
Gen. di Segnale - F767.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ed8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  080070d8  080070d8  000170d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007270  08007270  0002039c  2**0
                  CONTENTS
  4 .ARM          00000008  08007270  08007270  00017270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007278  08007278  0002039c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007278  08007278  00017278  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800727c  0800727c  0001727c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000025c  20000000  08007280  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000025c  080074dc  0002025c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002fc  0800757c  000202fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000770  2000039c  0800761c  0002039c  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000b0c  0800761c  00020b0c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0002039c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001a60b  00000000  00000000  000203ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003685  00000000  00000000  0003a9d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001480  00000000  00000000  0003e060  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000012f8  00000000  00000000  0003f4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002bc64  00000000  00000000  000407d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001a015  00000000  00000000  0006c43c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001076ca  00000000  00000000  00086451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0018db1b  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005d9c  00000000  00000000  0018db6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000039c 	.word	0x2000039c
 800021c:	00000000 	.word	0x00000000
 8000220:	080070c0 	.word	0x080070c0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200003a0 	.word	0x200003a0
 800023c:	080070c0 	.word	0x080070c0

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80005ea:	463b      	mov	r3, r7
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80005f2:	4b14      	ldr	r3, [pc, #80]	; (8000644 <MX_DAC_Init+0x60>)
 80005f4:	4a14      	ldr	r2, [pc, #80]	; (8000648 <MX_DAC_Init+0x64>)
 80005f6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80005f8:	4812      	ldr	r0, [pc, #72]	; (8000644 <MX_DAC_Init+0x60>)
 80005fa:	f001 fad0 	bl	8001b9e <HAL_DAC_Init>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000604:	f000 fd5a 	bl	80010bc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000608:	2300      	movs	r3, #0
 800060a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800060c:	2300      	movs	r3, #0
 800060e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000610:	463b      	mov	r3, r7
 8000612:	2200      	movs	r2, #0
 8000614:	4619      	mov	r1, r3
 8000616:	480b      	ldr	r0, [pc, #44]	; (8000644 <MX_DAC_Init+0x60>)
 8000618:	f001 fb5a 	bl	8001cd0 <HAL_DAC_ConfigChannel>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000622:	f000 fd4b 	bl	80010bc <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000626:	463b      	mov	r3, r7
 8000628:	2210      	movs	r2, #16
 800062a:	4619      	mov	r1, r3
 800062c:	4805      	ldr	r0, [pc, #20]	; (8000644 <MX_DAC_Init+0x60>)
 800062e:	f001 fb4f 	bl	8001cd0 <HAL_DAC_ConfigChannel>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d001      	beq.n	800063c <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8000638:	f000 fd40 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800063c:	bf00      	nop
 800063e:	3708      	adds	r7, #8
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	200003b8 	.word	0x200003b8
 8000648:	40007400 	.word	0x40007400

0800064c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b08a      	sub	sp, #40	; 0x28
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	605a      	str	r2, [r3, #4]
 800065e:	609a      	str	r2, [r3, #8]
 8000660:	60da      	str	r2, [r3, #12]
 8000662:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a15      	ldr	r2, [pc, #84]	; (80006c0 <HAL_DAC_MspInit+0x74>)
 800066a:	4293      	cmp	r3, r2
 800066c:	d123      	bne.n	80006b6 <HAL_DAC_MspInit+0x6a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800066e:	4b15      	ldr	r3, [pc, #84]	; (80006c4 <HAL_DAC_MspInit+0x78>)
 8000670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000672:	4a14      	ldr	r2, [pc, #80]	; (80006c4 <HAL_DAC_MspInit+0x78>)
 8000674:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000678:	6413      	str	r3, [r2, #64]	; 0x40
 800067a:	4b12      	ldr	r3, [pc, #72]	; (80006c4 <HAL_DAC_MspInit+0x78>)
 800067c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000686:	4b0f      	ldr	r3, [pc, #60]	; (80006c4 <HAL_DAC_MspInit+0x78>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068a:	4a0e      	ldr	r2, [pc, #56]	; (80006c4 <HAL_DAC_MspInit+0x78>)
 800068c:	f043 0301 	orr.w	r3, r3, #1
 8000690:	6313      	str	r3, [r2, #48]	; 0x30
 8000692:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <HAL_DAC_MspInit+0x78>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	f003 0301 	and.w	r3, r3, #1
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = DAC1_Output_Pin|DAC2_Output_Pin;
 800069e:	2330      	movs	r3, #48	; 0x30
 80006a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a2:	2303      	movs	r3, #3
 80006a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	4805      	ldr	r0, [pc, #20]	; (80006c8 <HAL_DAC_MspInit+0x7c>)
 80006b2:	f001 fe83 	bl	80023bc <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 80006b6:	bf00      	nop
 80006b8:	3728      	adds	r7, #40	; 0x28
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	40007400 	.word	0x40007400
 80006c4:	40023800 	.word	0x40023800
 80006c8:	40020000 	.word	0x40020000

080006cc <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <MX_ETH_Init+0x84>)
 80006d2:	4a20      	ldr	r2, [pc, #128]	; (8000754 <MX_ETH_Init+0x88>)
 80006d4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80006d6:	4b20      	ldr	r3, [pc, #128]	; (8000758 <MX_ETH_Init+0x8c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80006dc:	4b1e      	ldr	r3, [pc, #120]	; (8000758 <MX_ETH_Init+0x8c>)
 80006de:	2280      	movs	r2, #128	; 0x80
 80006e0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80006e2:	4b1d      	ldr	r3, [pc, #116]	; (8000758 <MX_ETH_Init+0x8c>)
 80006e4:	22e1      	movs	r2, #225	; 0xe1
 80006e6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	; (8000758 <MX_ETH_Init+0x8c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80006ee:	4b1a      	ldr	r3, [pc, #104]	; (8000758 <MX_ETH_Init+0x8c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80006f4:	4b18      	ldr	r3, [pc, #96]	; (8000758 <MX_ETH_Init+0x8c>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80006fa:	4b15      	ldr	r3, [pc, #84]	; (8000750 <MX_ETH_Init+0x84>)
 80006fc:	4a16      	ldr	r2, [pc, #88]	; (8000758 <MX_ETH_Init+0x8c>)
 80006fe:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000700:	4b13      	ldr	r3, [pc, #76]	; (8000750 <MX_ETH_Init+0x84>)
 8000702:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000706:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000708:	4b11      	ldr	r3, [pc, #68]	; (8000750 <MX_ETH_Init+0x84>)
 800070a:	4a14      	ldr	r2, [pc, #80]	; (800075c <MX_ETH_Init+0x90>)
 800070c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800070e:	4b10      	ldr	r3, [pc, #64]	; (8000750 <MX_ETH_Init+0x84>)
 8000710:	4a13      	ldr	r2, [pc, #76]	; (8000760 <MX_ETH_Init+0x94>)
 8000712:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000714:	4b0e      	ldr	r3, [pc, #56]	; (8000750 <MX_ETH_Init+0x84>)
 8000716:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800071a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800071c:	480c      	ldr	r0, [pc, #48]	; (8000750 <MX_ETH_Init+0x84>)
 800071e:	f001 fb27 	bl	8001d70 <HAL_ETH_Init>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000728:	f000 fcc8 	bl	80010bc <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800072c:	2238      	movs	r2, #56	; 0x38
 800072e:	2100      	movs	r1, #0
 8000730:	480c      	ldr	r0, [pc, #48]	; (8000764 <MX_ETH_Init+0x98>)
 8000732:	f005 fcb9 	bl	80060a8 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000736:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <MX_ETH_Init+0x98>)
 8000738:	2221      	movs	r2, #33	; 0x21
 800073a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800073c:	4b09      	ldr	r3, [pc, #36]	; (8000764 <MX_ETH_Init+0x98>)
 800073e:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000742:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000744:	4b07      	ldr	r3, [pc, #28]	; (8000764 <MX_ETH_Init+0x98>)
 8000746:	2200      	movs	r2, #0
 8000748:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20000404 	.word	0x20000404
 8000754:	40028000 	.word	0x40028000
 8000758:	200004b4 	.word	0x200004b4
 800075c:	200002fc 	.word	0x200002fc
 8000760:	2000025c 	.word	0x2000025c
 8000764:	200003cc 	.word	0x200003cc

08000768 <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b08e      	sub	sp, #56	; 0x38
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]
 800077c:	60da      	str	r2, [r3, #12]
 800077e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a4e      	ldr	r2, [pc, #312]	; (80008c0 <HAL_ETH_MspInit+0x158>)
 8000786:	4293      	cmp	r3, r2
 8000788:	f040 8096 	bne.w	80008b8 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800078c:	4b4d      	ldr	r3, [pc, #308]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 800078e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000790:	4a4c      	ldr	r2, [pc, #304]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 8000792:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000796:	6313      	str	r3, [r2, #48]	; 0x30
 8000798:	4b4a      	ldr	r3, [pc, #296]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 800079a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007a0:	623b      	str	r3, [r7, #32]
 80007a2:	6a3b      	ldr	r3, [r7, #32]
 80007a4:	4b47      	ldr	r3, [pc, #284]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a8:	4a46      	ldr	r2, [pc, #280]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80007ae:	6313      	str	r3, [r2, #48]	; 0x30
 80007b0:	4b44      	ldr	r3, [pc, #272]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80007b8:	61fb      	str	r3, [r7, #28]
 80007ba:	69fb      	ldr	r3, [r7, #28]
 80007bc:	4b41      	ldr	r3, [pc, #260]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c0:	4a40      	ldr	r2, [pc, #256]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007c2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80007c6:	6313      	str	r3, [r2, #48]	; 0x30
 80007c8:	4b3e      	ldr	r3, [pc, #248]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80007d0:	61bb      	str	r3, [r7, #24]
 80007d2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d4:	4b3b      	ldr	r3, [pc, #236]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d8:	4a3a      	ldr	r2, [pc, #232]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007da:	f043 0304 	orr.w	r3, r3, #4
 80007de:	6313      	str	r3, [r2, #48]	; 0x30
 80007e0:	4b38      	ldr	r3, [pc, #224]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e4:	f003 0304 	and.w	r3, r3, #4
 80007e8:	617b      	str	r3, [r7, #20]
 80007ea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ec:	4b35      	ldr	r3, [pc, #212]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f0:	4a34      	ldr	r2, [pc, #208]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007f2:	f043 0301 	orr.w	r3, r3, #1
 80007f6:	6313      	str	r3, [r2, #48]	; 0x30
 80007f8:	4b32      	ldr	r3, [pc, #200]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 80007fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fc:	f003 0301 	and.w	r3, r3, #1
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000804:	4b2f      	ldr	r3, [pc, #188]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 8000806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000808:	4a2e      	ldr	r2, [pc, #184]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 800080a:	f043 0302 	orr.w	r3, r3, #2
 800080e:	6313      	str	r3, [r2, #48]	; 0x30
 8000810:	4b2c      	ldr	r3, [pc, #176]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 8000812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000814:	f003 0302 	and.w	r3, r3, #2
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800081c:	4b29      	ldr	r3, [pc, #164]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 800081e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000820:	4a28      	ldr	r2, [pc, #160]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 8000822:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000826:	6313      	str	r3, [r2, #48]	; 0x30
 8000828:	4b26      	ldr	r3, [pc, #152]	; (80008c4 <HAL_ETH_MspInit+0x15c>)
 800082a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000830:	60bb      	str	r3, [r7, #8]
 8000832:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000834:	2332      	movs	r3, #50	; 0x32
 8000836:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000838:	2302      	movs	r3, #2
 800083a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083c:	2300      	movs	r3, #0
 800083e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000840:	2303      	movs	r3, #3
 8000842:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000844:	230b      	movs	r3, #11
 8000846:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000848:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800084c:	4619      	mov	r1, r3
 800084e:	481e      	ldr	r0, [pc, #120]	; (80008c8 <HAL_ETH_MspInit+0x160>)
 8000850:	f001 fdb4 	bl	80023bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000854:	2386      	movs	r3, #134	; 0x86
 8000856:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000858:	2302      	movs	r3, #2
 800085a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	2300      	movs	r3, #0
 800085e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000860:	2303      	movs	r3, #3
 8000862:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000864:	230b      	movs	r3, #11
 8000866:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000868:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800086c:	4619      	mov	r1, r3
 800086e:	4817      	ldr	r0, [pc, #92]	; (80008cc <HAL_ETH_MspInit+0x164>)
 8000870:	f001 fda4 	bl	80023bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000874:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087a:	2302      	movs	r3, #2
 800087c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000882:	2303      	movs	r3, #3
 8000884:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000886:	230b      	movs	r3, #11
 8000888:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800088e:	4619      	mov	r1, r3
 8000890:	480f      	ldr	r0, [pc, #60]	; (80008d0 <HAL_ETH_MspInit+0x168>)
 8000892:	f001 fd93 	bl	80023bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000896:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800089a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089c:	2302      	movs	r3, #2
 800089e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a4:	2303      	movs	r3, #3
 80008a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008a8:	230b      	movs	r3, #11
 80008aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008b0:	4619      	mov	r1, r3
 80008b2:	4808      	ldr	r0, [pc, #32]	; (80008d4 <HAL_ETH_MspInit+0x16c>)
 80008b4:	f001 fd82 	bl	80023bc <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 80008b8:	bf00      	nop
 80008ba:	3738      	adds	r7, #56	; 0x38
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40028000 	.word	0x40028000
 80008c4:	40023800 	.word	0x40023800
 80008c8:	40020800 	.word	0x40020800
 80008cc:	40020000 	.word	0x40020000
 80008d0:	40020400 	.word	0x40020400
 80008d4:	40021800 	.word	0x40021800

080008d8 <PlayStep>:
	.next_step=3,
	.cont=END_PHASE}}
};


void PlayStep(uint8_t fase, uint8_t *step_fase, uint8_t *nextStep){
 80008d8:	b580      	push	{r7, lr}
 80008da:	b088      	sub	sp, #32
 80008dc:	af00      	add	r7, sp, #0
 80008de:	4603      	mov	r3, r0
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	607a      	str	r2, [r7, #4]
 80008e4:	73fb      	strb	r3, [r7, #15]

	//printf("PlayStep: step=%u\r\n", *step_fase);

	if(Fase[fase][*step_fase].cont==END_PHASE){
 80008e6:	7bfa      	ldrb	r2, [r7, #15]
 80008e8:	68bb      	ldr	r3, [r7, #8]
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	4618      	mov	r0, r3
 80008ee:	4958      	ldr	r1, [pc, #352]	; (8000a50 <PlayStep+0x178>)
 80008f0:	4613      	mov	r3, r2
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	4413      	add	r3, r2
 80008f6:	4403      	add	r3, r0
 80008f8:	011b      	lsls	r3, r3, #4
 80008fa:	440b      	add	r3, r1
 80008fc:	330d      	adds	r3, #13
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b01      	cmp	r3, #1
 8000902:	d108      	bne.n	8000916 <PlayStep+0x3e>
		printf("-Fase%u ENDPHASE\r\n\n", fase);
 8000904:	7bfb      	ldrb	r3, [r7, #15]
 8000906:	4619      	mov	r1, r3
 8000908:	4852      	ldr	r0, [pc, #328]	; (8000a54 <PlayStep+0x17c>)
 800090a:	f005 fbd5 	bl	80060b8 <iprintf>
		//*nextStep=Fase[fase][*step_fase].next_step;
		*nextStep=1;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	2201      	movs	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
		return;
 8000914:	e08f      	b.n	8000a36 <PlayStep+0x15e>
	}


	// SIG1 con DAC1
	uint32_t val1 = (uint32_t)(Fase[fase][*step_fase].dac_signal[0]*4096)/3.3;
 8000916:	7bfa      	ldrb	r2, [r7, #15]
 8000918:	68bb      	ldr	r3, [r7, #8]
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	4618      	mov	r0, r3
 800091e:	494c      	ldr	r1, [pc, #304]	; (8000a50 <PlayStep+0x178>)
 8000920:	4613      	mov	r3, r2
 8000922:	009b      	lsls	r3, r3, #2
 8000924:	4413      	add	r3, r2
 8000926:	4403      	add	r3, r0
 8000928:	011b      	lsls	r3, r3, #4
 800092a:	440b      	add	r3, r1
 800092c:	edd3 7a00 	vldr	s15, [r3]
 8000930:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8000a58 <PlayStep+0x180>
 8000934:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000938:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800093c:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000940:	ed9f 5b3f 	vldr	d5, [pc, #252]	; 8000a40 <PlayStep+0x168>
 8000944:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000948:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800094c:	ee17 3a90 	vmov	r3, s15
 8000950:	61fb      	str	r3, [r7, #28]
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, val1);
 8000952:	69fb      	ldr	r3, [r7, #28]
 8000954:	2200      	movs	r2, #0
 8000956:	2100      	movs	r1, #0
 8000958:	4840      	ldr	r0, [pc, #256]	; (8000a5c <PlayStep+0x184>)
 800095a:	f001 f994 	bl	8001c86 <HAL_DAC_SetValue>

	// SIG2 con DAC2
	uint32_t val2 = (uint32_t)(Fase[fase][*step_fase].dac_signal[1]*4096)/3.3;
 800095e:	7bfa      	ldrb	r2, [r7, #15]
 8000960:	68bb      	ldr	r3, [r7, #8]
 8000962:	781b      	ldrb	r3, [r3, #0]
 8000964:	4618      	mov	r0, r3
 8000966:	493a      	ldr	r1, [pc, #232]	; (8000a50 <PlayStep+0x178>)
 8000968:	4613      	mov	r3, r2
 800096a:	009b      	lsls	r3, r3, #2
 800096c:	4413      	add	r3, r2
 800096e:	4403      	add	r3, r0
 8000970:	011b      	lsls	r3, r3, #4
 8000972:	440b      	add	r3, r1
 8000974:	3304      	adds	r3, #4
 8000976:	edd3 7a00 	vldr	s15, [r3]
 800097a:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8000a58 <PlayStep+0x180>
 800097e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000982:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000986:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800098a:	ed9f 5b2d 	vldr	d5, [pc, #180]	; 8000a40 <PlayStep+0x168>
 800098e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000992:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000996:	ee17 3a90 	vmov	r3, s15
 800099a:	61bb      	str	r3, [r7, #24]
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, val2);
 800099c:	69bb      	ldr	r3, [r7, #24]
 800099e:	2200      	movs	r2, #0
 80009a0:	2110      	movs	r1, #16
 80009a2:	482e      	ldr	r0, [pc, #184]	; (8000a5c <PlayStep+0x184>)
 80009a4:	f001 f96f 	bl	8001c86 <HAL_DAC_SetValue>

	// SIG3 con PWM
	uint16_t val3 = (((Fase[fase][*step_fase].dac_signal[2])/3.3) * 1023);
 80009a8:	7bfa      	ldrb	r2, [r7, #15]
 80009aa:	68bb      	ldr	r3, [r7, #8]
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	4618      	mov	r0, r3
 80009b0:	4927      	ldr	r1, [pc, #156]	; (8000a50 <PlayStep+0x178>)
 80009b2:	4613      	mov	r3, r2
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	4413      	add	r3, r2
 80009b8:	4403      	add	r3, r0
 80009ba:	011b      	lsls	r3, r3, #4
 80009bc:	440b      	add	r3, r1
 80009be:	3308      	adds	r3, #8
 80009c0:	edd3 7a00 	vldr	s15, [r3]
 80009c4:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80009c8:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 8000a40 <PlayStep+0x168>
 80009cc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80009d0:	ed9f 6b1d 	vldr	d6, [pc, #116]	; 8000a48 <PlayStep+0x170>
 80009d4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80009d8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80009dc:	ee17 3a90 	vmov	r3, s15
 80009e0:	82fb      	strh	r3, [r7, #22]
	TIM1->CCR1 = val3;
 80009e2:	4a1f      	ldr	r2, [pc, #124]	; (8000a60 <PlayStep+0x188>)
 80009e4:	8afb      	ldrh	r3, [r7, #22]
 80009e6:	6353      	str	r3, [r2, #52]	; 0x34

	printf("gensignal.c  next_step=%d\r\n\n", Fase[fase][*step_fase].next_step);
 80009e8:	7bfa      	ldrb	r2, [r7, #15]
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	4618      	mov	r0, r3
 80009f0:	4917      	ldr	r1, [pc, #92]	; (8000a50 <PlayStep+0x178>)
 80009f2:	4613      	mov	r3, r2
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	4413      	add	r3, r2
 80009f8:	4403      	add	r3, r0
 80009fa:	011b      	lsls	r3, r3, #4
 80009fc:	440b      	add	r3, r1
 80009fe:	330c      	adds	r3, #12
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	4619      	mov	r1, r3
 8000a04:	4817      	ldr	r0, [pc, #92]	; (8000a64 <PlayStep+0x18c>)
 8000a06:	f005 fb57 	bl	80060b8 <iprintf>
	*nextStep=Fase[fase][*step_fase].next_step;
 8000a0a:	7bfa      	ldrb	r2, [r7, #15]
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	4618      	mov	r0, r3
 8000a12:	490f      	ldr	r1, [pc, #60]	; (8000a50 <PlayStep+0x178>)
 8000a14:	4613      	mov	r3, r2
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	4413      	add	r3, r2
 8000a1a:	4403      	add	r3, r0
 8000a1c:	011b      	lsls	r3, r3, #4
 8000a1e:	440b      	add	r3, r1
 8000a20:	330c      	adds	r3, #12
 8000a22:	781a      	ldrb	r2, [r3, #0]
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	701a      	strb	r2, [r3, #0]
	*step_fase+=1;
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	b2da      	uxtb	r2, r3
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	701a      	strb	r2, [r3, #0]

	return;
 8000a34:	bf00      	nop
}
 8000a36:	3720      	adds	r7, #32
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	f3af 8000 	nop.w
 8000a40:	66666666 	.word	0x66666666
 8000a44:	400a6666 	.word	0x400a6666
 8000a48:	00000000 	.word	0x00000000
 8000a4c:	408ff800 	.word	0x408ff800
 8000a50:	20000000 	.word	0x20000000
 8000a54:	080070d8 	.word	0x080070d8
 8000a58:	45800000 	.word	0x45800000
 8000a5c:	200003b8 	.word	0x200003b8
 8000a60:	40010000 	.word	0x40010000
 8000a64:	080070ec 	.word	0x080070ec

08000a68 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08c      	sub	sp, #48	; 0x30
 8000a6c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6e:	f107 031c 	add.w	r3, r7, #28
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
 8000a7a:	60da      	str	r2, [r3, #12]
 8000a7c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7e:	4b4d      	ldr	r3, [pc, #308]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	4a4c      	ldr	r2, [pc, #304]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000a84:	f043 0304 	orr.w	r3, r3, #4
 8000a88:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8a:	4b4a      	ldr	r3, [pc, #296]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8e:	f003 0304 	and.w	r3, r3, #4
 8000a92:	61bb      	str	r3, [r7, #24]
 8000a94:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a96:	4b47      	ldr	r3, [pc, #284]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	4a46      	ldr	r2, [pc, #280]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000a9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa2:	4b44      	ldr	r3, [pc, #272]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000aaa:	617b      	str	r3, [r7, #20]
 8000aac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aae:	4b41      	ldr	r3, [pc, #260]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab2:	4a40      	ldr	r2, [pc, #256]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aba:	4b3e      	ldr	r3, [pc, #248]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	f003 0301 	and.w	r3, r3, #1
 8000ac2:	613b      	str	r3, [r7, #16]
 8000ac4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac6:	4b3b      	ldr	r3, [pc, #236]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	4a3a      	ldr	r2, [pc, #232]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000acc:	f043 0302 	orr.w	r3, r3, #2
 8000ad0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ad2:	4b38      	ldr	r3, [pc, #224]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad6:	f003 0302 	and.w	r3, r3, #2
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ade:	4b35      	ldr	r3, [pc, #212]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae2:	4a34      	ldr	r2, [pc, #208]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000ae4:	f043 0310 	orr.w	r3, r3, #16
 8000ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aea:	4b32      	ldr	r3, [pc, #200]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aee:	f003 0310 	and.w	r3, r3, #16
 8000af2:	60bb      	str	r3, [r7, #8]
 8000af4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000af6:	4b2f      	ldr	r3, [pc, #188]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afa:	4a2e      	ldr	r2, [pc, #184]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000afc:	f043 0308 	orr.w	r3, r3, #8
 8000b00:	6313      	str	r3, [r2, #48]	; 0x30
 8000b02:	4b2c      	ldr	r3, [pc, #176]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	f003 0308 	and.w	r3, r3, #8
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b0e:	4b29      	ldr	r3, [pc, #164]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	4a28      	ldr	r2, [pc, #160]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000b14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b18:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1a:	4b26      	ldr	r3, [pc, #152]	; (8000bb4 <MX_GPIO_Init+0x14c>)
 8000b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b22:	603b      	str	r3, [r7, #0]
 8000b24:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b26:	2200      	movs	r2, #0
 8000b28:	f244 0181 	movw	r1, #16513	; 0x4081
 8000b2c:	4822      	ldr	r0, [pc, #136]	; (8000bb8 <MX_GPIO_Init+0x150>)
 8000b2e:	f001 fe09 	bl	8002744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b32:	2200      	movs	r2, #0
 8000b34:	2140      	movs	r1, #64	; 0x40
 8000b36:	4821      	ldr	r0, [pc, #132]	; (8000bbc <MX_GPIO_Init+0x154>)
 8000b38:	f001 fe04 	bl	8002744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b42:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000b4c:	f107 031c 	add.w	r3, r7, #28
 8000b50:	4619      	mov	r1, r3
 8000b52:	481b      	ldr	r0, [pc, #108]	; (8000bc0 <MX_GPIO_Init+0x158>)
 8000b54:	f001 fc32 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000b58:	f244 0381 	movw	r3, #16513	; 0x4081
 8000b5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5e:	2301      	movs	r3, #1
 8000b60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b66:	2300      	movs	r3, #0
 8000b68:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b6a:	f107 031c 	add.w	r3, r7, #28
 8000b6e:	4619      	mov	r1, r3
 8000b70:	4811      	ldr	r0, [pc, #68]	; (8000bb8 <MX_GPIO_Init+0x150>)
 8000b72:	f001 fc23 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b76:	2340      	movs	r3, #64	; 0x40
 8000b78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b82:	2300      	movs	r3, #0
 8000b84:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b86:	f107 031c 	add.w	r3, r7, #28
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	480b      	ldr	r0, [pc, #44]	; (8000bbc <MX_GPIO_Init+0x154>)
 8000b8e:	f001 fc15 	bl	80023bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b92:	2380      	movs	r3, #128	; 0x80
 8000b94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b96:	2300      	movs	r3, #0
 8000b98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b9e:	f107 031c 	add.w	r3, r7, #28
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4805      	ldr	r0, [pc, #20]	; (8000bbc <MX_GPIO_Init+0x154>)
 8000ba6:	f001 fc09 	bl	80023bc <HAL_GPIO_Init>

}
 8000baa:	bf00      	nop
 8000bac:	3730      	adds	r7, #48	; 0x30
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40023800 	.word	0x40023800
 8000bb8:	40020400 	.word	0x40020400
 8000bbc:	40021800 	.word	0x40021800
 8000bc0:	40020800 	.word	0x40020800

08000bc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bc8:	f000 fe57 	bl	800187a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bcc:	f000 f9b6 	bl	8000f3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bd0:	f7ff ff4a 	bl	8000a68 <MX_GPIO_Init>
  MX_ETH_Init();
 8000bd4:	f7ff fd7a 	bl	80006cc <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000bd8:	f000 fcee 	bl	80015b8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000bdc:	f000 fd7c 	bl	80016d8 <MX_USB_OTG_FS_PCD_Init>
  MX_DAC_Init();
 8000be0:	f7ff fd00 	bl	80005e4 <MX_DAC_Init>
  MX_TIM1_Init();
 8000be4:	f000 fb7e 	bl	80012e4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000be8:	f000 fc28 	bl	800143c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8000bec:	2100      	movs	r1, #0
 8000bee:	48af      	ldr	r0, [pc, #700]	; (8000eac <main+0x2e8>)
 8000bf0:	f000 fff7 	bl	8001be2 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8000bf4:	2110      	movs	r1, #16
 8000bf6:	48ad      	ldr	r0, [pc, #692]	; (8000eac <main+0x2e8>)
 8000bf8:	f000 fff3 	bl	8001be2 <HAL_DAC_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	48ac      	ldr	r0, [pc, #688]	; (8000eb0 <main+0x2ec>)
 8000c00:	f003 f940 	bl	8003e84 <HAL_TIM_PWM_Start>
  TIM1->CCR1 = 0;
 8000c04:	4bab      	ldr	r3, [pc, #684]	; (8000eb4 <main+0x2f0>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK){
 8000c0a:	48ab      	ldr	r0, [pc, #684]	; (8000eb8 <main+0x2f4>)
 8000c0c:	f003 f860 	bl	8003cd0 <HAL_TIM_Base_Start_IT>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <main+0x56>
	  /* Starting Error */
	  Error_Handler();
 8000c16:	f000 fa51 	bl	80010bc <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // gestione stato + LED
	  switch(genSigState){
 8000c1a:	4ba8      	ldr	r3, [pc, #672]	; (8000ebc <main+0x2f8>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	2b05      	cmp	r3, #5
 8000c20:	f200 8120 	bhi.w	8000e64 <main+0x2a0>
 8000c24:	a201      	add	r2, pc, #4	; (adr r2, 8000c2c <main+0x68>)
 8000c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c2a:	bf00      	nop
 8000c2c:	08000c45 	.word	0x08000c45
 8000c30:	08000ca1 	.word	0x08000ca1
 8000c34:	08000cfd 	.word	0x08000cfd
 8000c38:	08000d59 	.word	0x08000d59
 8000c3c:	08000db5 	.word	0x08000db5
 8000c40:	08000e0d 	.word	0x08000e0d
		case GS_RESET:
			//printf("reset\r\n");
			//step_index=0;
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  //accendo rosso
 8000c44:	2201      	movs	r2, #1
 8000c46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c4a:	489d      	ldr	r0, [pc, #628]	; (8000ec0 <main+0x2fc>)
 8000c4c:	f001 fd7a 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);  //accendo blu
 8000c50:	2201      	movs	r2, #1
 8000c52:	2180      	movs	r1, #128	; 0x80
 8000c54:	489a      	ldr	r0, [pc, #616]	; (8000ec0 <main+0x2fc>)
 8000c56:	f001 fd75 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  //accendo verde
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	2101      	movs	r1, #1
 8000c5e:	4898      	ldr	r0, [pc, #608]	; (8000ec0 <main+0x2fc>)
 8000c60:	f001 fd70 	bl	8002744 <HAL_GPIO_WritePin>

			if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) && butt_Mutex){
 8000c64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c68:	4896      	ldr	r0, [pc, #600]	; (8000ec4 <main+0x300>)
 8000c6a:	f001 fd53 	bl	8002714 <HAL_GPIO_ReadPin>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	f000 8111 	beq.w	8000e98 <main+0x2d4>
 8000c76:	4b94      	ldr	r3, [pc, #592]	; (8000ec8 <main+0x304>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	f000 810c 	beq.w	8000e98 <main+0x2d4>
				genSigState=FASE1;
 8000c80:	4b8e      	ldr	r3, [pc, #568]	; (8000ebc <main+0x2f8>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	601a      	str	r2, [r3, #0]
				step_index=0; // inizia la prossima fase dall'inizio
 8000c86:	4b91      	ldr	r3, [pc, #580]	; (8000ecc <main+0x308>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	701a      	strb	r2, [r3, #0]
				next_step=1;
 8000c8c:	4b90      	ldr	r3, [pc, #576]	; (8000ed0 <main+0x30c>)
 8000c8e:	2201      	movs	r2, #1
 8000c90:	701a      	strb	r2, [r3, #0]
				butt_Mutex=0;
 8000c92:	4b8d      	ldr	r3, [pc, #564]	; (8000ec8 <main+0x304>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
				printf("\n\n   ---- CASE 1 ----\r\n\n");
 8000c98:	488e      	ldr	r0, [pc, #568]	; (8000ed4 <main+0x310>)
 8000c9a:	f005 fa93 	bl	80061c4 <puts>

				continue;
 8000c9e:	e140      	b.n	8000f22 <main+0x35e>
			}
			break;

		case FASE1:
			//printf("case 1\r\n");
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  //accendo rosso
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ca6:	4886      	ldr	r0, [pc, #536]	; (8000ec0 <main+0x2fc>)
 8000ca8:	f001 fd4c 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);  //accendo blu
 8000cac:	2200      	movs	r2, #0
 8000cae:	2180      	movs	r1, #128	; 0x80
 8000cb0:	4883      	ldr	r0, [pc, #524]	; (8000ec0 <main+0x2fc>)
 8000cb2:	f001 fd47 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  //accendo verde
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2101      	movs	r1, #1
 8000cba:	4881      	ldr	r0, [pc, #516]	; (8000ec0 <main+0x2fc>)
 8000cbc:	f001 fd42 	bl	8002744 <HAL_GPIO_WritePin>

			if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) && butt_Mutex){
 8000cc0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cc4:	487f      	ldr	r0, [pc, #508]	; (8000ec4 <main+0x300>)
 8000cc6:	f001 fd25 	bl	8002714 <HAL_GPIO_ReadPin>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 80e5 	beq.w	8000e9c <main+0x2d8>
 8000cd2:	4b7d      	ldr	r3, [pc, #500]	; (8000ec8 <main+0x304>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f000 80e0 	beq.w	8000e9c <main+0x2d8>
				genSigState=FASE2;
 8000cdc:	4b77      	ldr	r3, [pc, #476]	; (8000ebc <main+0x2f8>)
 8000cde:	2202      	movs	r2, #2
 8000ce0:	601a      	str	r2, [r3, #0]
				step_index=0;
 8000ce2:	4b7a      	ldr	r3, [pc, #488]	; (8000ecc <main+0x308>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	701a      	strb	r2, [r3, #0]
				next_step=1;
 8000ce8:	4b79      	ldr	r3, [pc, #484]	; (8000ed0 <main+0x30c>)
 8000cea:	2201      	movs	r2, #1
 8000cec:	701a      	strb	r2, [r3, #0]
				butt_Mutex=0;
 8000cee:	4b76      	ldr	r3, [pc, #472]	; (8000ec8 <main+0x304>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
				printf("\n\n   ---- CASE 2 ----\r\n\n");
 8000cf4:	4878      	ldr	r0, [pc, #480]	; (8000ed8 <main+0x314>)
 8000cf6:	f005 fa65 	bl	80061c4 <puts>

				continue;
 8000cfa:	e112      	b.n	8000f22 <main+0x35e>
			}
			break;

		case FASE2:
			//printf("case 2\r\n");
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);  //accendo rosso
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d02:	486f      	ldr	r0, [pc, #444]	; (8000ec0 <main+0x2fc>)
 8000d04:	f001 fd1e 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);  //accendo blu
 8000d08:	2201      	movs	r2, #1
 8000d0a:	2180      	movs	r1, #128	; 0x80
 8000d0c:	486c      	ldr	r0, [pc, #432]	; (8000ec0 <main+0x2fc>)
 8000d0e:	f001 fd19 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  //accendo verde
 8000d12:	2200      	movs	r2, #0
 8000d14:	2101      	movs	r1, #1
 8000d16:	486a      	ldr	r0, [pc, #424]	; (8000ec0 <main+0x2fc>)
 8000d18:	f001 fd14 	bl	8002744 <HAL_GPIO_WritePin>

			if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) && butt_Mutex){
 8000d1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d20:	4868      	ldr	r0, [pc, #416]	; (8000ec4 <main+0x300>)
 8000d22:	f001 fcf7 	bl	8002714 <HAL_GPIO_ReadPin>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	f000 80b9 	beq.w	8000ea0 <main+0x2dc>
 8000d2e:	4b66      	ldr	r3, [pc, #408]	; (8000ec8 <main+0x304>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f000 80b4 	beq.w	8000ea0 <main+0x2dc>
				genSigState=FASE3;
 8000d38:	4b60      	ldr	r3, [pc, #384]	; (8000ebc <main+0x2f8>)
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	601a      	str	r2, [r3, #0]
				step_index=0;
 8000d3e:	4b63      	ldr	r3, [pc, #396]	; (8000ecc <main+0x308>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	701a      	strb	r2, [r3, #0]
				next_step=1;
 8000d44:	4b62      	ldr	r3, [pc, #392]	; (8000ed0 <main+0x30c>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	701a      	strb	r2, [r3, #0]
				butt_Mutex=0;
 8000d4a:	4b5f      	ldr	r3, [pc, #380]	; (8000ec8 <main+0x304>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
				printf("\n\n   ---- CASE 3 ----\r\n\n");
 8000d50:	4862      	ldr	r0, [pc, #392]	; (8000edc <main+0x318>)
 8000d52:	f005 fa37 	bl	80061c4 <puts>

				continue;
 8000d56:	e0e4      	b.n	8000f22 <main+0x35e>
			}
			break;

		case FASE3:
			//printf("case 3\r\n");
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);  //accendo rosso
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d5e:	4858      	ldr	r0, [pc, #352]	; (8000ec0 <main+0x2fc>)
 8000d60:	f001 fcf0 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);  //accendo blu
 8000d64:	2200      	movs	r2, #0
 8000d66:	2180      	movs	r1, #128	; 0x80
 8000d68:	4855      	ldr	r0, [pc, #340]	; (8000ec0 <main+0x2fc>)
 8000d6a:	f001 fceb 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  //accendo verde
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2101      	movs	r1, #1
 8000d72:	4853      	ldr	r0, [pc, #332]	; (8000ec0 <main+0x2fc>)
 8000d74:	f001 fce6 	bl	8002744 <HAL_GPIO_WritePin>

			if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) && butt_Mutex){
 8000d78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d7c:	4851      	ldr	r0, [pc, #324]	; (8000ec4 <main+0x300>)
 8000d7e:	f001 fcc9 	bl	8002714 <HAL_GPIO_ReadPin>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	f000 808d 	beq.w	8000ea4 <main+0x2e0>
 8000d8a:	4b4f      	ldr	r3, [pc, #316]	; (8000ec8 <main+0x304>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	f000 8088 	beq.w	8000ea4 <main+0x2e0>
				genSigState=FASE4;
 8000d94:	4b49      	ldr	r3, [pc, #292]	; (8000ebc <main+0x2f8>)
 8000d96:	2204      	movs	r2, #4
 8000d98:	601a      	str	r2, [r3, #0]
				step_index=0;
 8000d9a:	4b4c      	ldr	r3, [pc, #304]	; (8000ecc <main+0x308>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	701a      	strb	r2, [r3, #0]
				next_step=1;
 8000da0:	4b4b      	ldr	r3, [pc, #300]	; (8000ed0 <main+0x30c>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	701a      	strb	r2, [r3, #0]
				butt_Mutex=0;
 8000da6:	4b48      	ldr	r3, [pc, #288]	; (8000ec8 <main+0x304>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
				printf("\n\n   ---- CASE 4 ----\r\n\n");
 8000dac:	484c      	ldr	r0, [pc, #304]	; (8000ee0 <main+0x31c>)
 8000dae:	f005 fa09 	bl	80061c4 <puts>

				continue;
 8000db2:	e0b6      	b.n	8000f22 <main+0x35e>
			}
			break;

		case FASE4:
			//printf("case 4\r\n");
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  //accendo rosso
 8000db4:	2201      	movs	r2, #1
 8000db6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dba:	4841      	ldr	r0, [pc, #260]	; (8000ec0 <main+0x2fc>)
 8000dbc:	f001 fcc2 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);  //accendo blu
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	2180      	movs	r1, #128	; 0x80
 8000dc4:	483e      	ldr	r0, [pc, #248]	; (8000ec0 <main+0x2fc>)
 8000dc6:	f001 fcbd 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);  //accendo verde
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2101      	movs	r1, #1
 8000dce:	483c      	ldr	r0, [pc, #240]	; (8000ec0 <main+0x2fc>)
 8000dd0:	f001 fcb8 	bl	8002744 <HAL_GPIO_WritePin>

			if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) && butt_Mutex){
 8000dd4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dd8:	483a      	ldr	r0, [pc, #232]	; (8000ec4 <main+0x300>)
 8000dda:	f001 fc9b 	bl	8002714 <HAL_GPIO_ReadPin>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d061      	beq.n	8000ea8 <main+0x2e4>
 8000de4:	4b38      	ldr	r3, [pc, #224]	; (8000ec8 <main+0x304>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d05d      	beq.n	8000ea8 <main+0x2e4>
				genSigState=FASE5;
 8000dec:	4b33      	ldr	r3, [pc, #204]	; (8000ebc <main+0x2f8>)
 8000dee:	2205      	movs	r2, #5
 8000df0:	601a      	str	r2, [r3, #0]
				step_index=0;
 8000df2:	4b36      	ldr	r3, [pc, #216]	; (8000ecc <main+0x308>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	701a      	strb	r2, [r3, #0]
				next_step=1;
 8000df8:	4b35      	ldr	r3, [pc, #212]	; (8000ed0 <main+0x30c>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	701a      	strb	r2, [r3, #0]
				butt_Mutex=0;
 8000dfe:	4b32      	ldr	r3, [pc, #200]	; (8000ec8 <main+0x304>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
				printf("\n\n   ---- CASE 5 ----\r\n\n");
 8000e04:	4837      	ldr	r0, [pc, #220]	; (8000ee4 <main+0x320>)
 8000e06:	f005 f9dd 	bl	80061c4 <puts>

				continue;
 8000e0a:	e08a      	b.n	8000f22 <main+0x35e>
			}
			break;

		case FASE5:
			//printf("case 5\r\n");
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);  //accendo rosso
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e12:	482b      	ldr	r0, [pc, #172]	; (8000ec0 <main+0x2fc>)
 8000e14:	f001 fc96 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);  //accendo blu
 8000e18:	2201      	movs	r2, #1
 8000e1a:	2180      	movs	r1, #128	; 0x80
 8000e1c:	4828      	ldr	r0, [pc, #160]	; (8000ec0 <main+0x2fc>)
 8000e1e:	f001 fc91 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  //accendo verde
 8000e22:	2201      	movs	r2, #1
 8000e24:	2101      	movs	r1, #1
 8000e26:	4826      	ldr	r0, [pc, #152]	; (8000ec0 <main+0x2fc>)
 8000e28:	f001 fc8c 	bl	8002744 <HAL_GPIO_WritePin>

			if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) && butt_Mutex){
 8000e2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e30:	4824      	ldr	r0, [pc, #144]	; (8000ec4 <main+0x300>)
 8000e32:	f001 fc6f 	bl	8002714 <HAL_GPIO_ReadPin>
 8000e36:	4603      	mov	r3, r0
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d059      	beq.n	8000ef0 <main+0x32c>
 8000e3c:	4b22      	ldr	r3, [pc, #136]	; (8000ec8 <main+0x304>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d055      	beq.n	8000ef0 <main+0x32c>
				genSigState=0; //mi porta allo stato RESET
 8000e44:	4b1d      	ldr	r3, [pc, #116]	; (8000ebc <main+0x2f8>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	601a      	str	r2, [r3, #0]
				step_index=0;
 8000e4a:	4b20      	ldr	r3, [pc, #128]	; (8000ecc <main+0x308>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	701a      	strb	r2, [r3, #0]
				next_step=1;
 8000e50:	4b1f      	ldr	r3, [pc, #124]	; (8000ed0 <main+0x30c>)
 8000e52:	2201      	movs	r2, #1
 8000e54:	701a      	strb	r2, [r3, #0]
				butt_Mutex=0;
 8000e56:	4b1c      	ldr	r3, [pc, #112]	; (8000ec8 <main+0x304>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	601a      	str	r2, [r3, #0]
				printf("\n\n   ---- RESET ----\r\n\n");
 8000e5c:	4822      	ldr	r0, [pc, #136]	; (8000ee8 <main+0x324>)
 8000e5e:	f005 f9b1 	bl	80061c4 <puts>

				continue;
 8000e62:	e05e      	b.n	8000f22 <main+0x35e>
			}
			break;

		default:
			genSigState=GS_RESET;
 8000e64:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <main+0x2f8>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
			step_index=0;
 8000e6a:	4b18      	ldr	r3, [pc, #96]	; (8000ecc <main+0x308>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	701a      	strb	r2, [r3, #0]

			printf("---DEFAULT\r\n");
 8000e70:	481e      	ldr	r0, [pc, #120]	; (8000eec <main+0x328>)
 8000e72:	f005 f9a7 	bl	80061c4 <puts>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  //accendo rosso
 8000e76:	2201      	movs	r2, #1
 8000e78:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e7c:	4810      	ldr	r0, [pc, #64]	; (8000ec0 <main+0x2fc>)
 8000e7e:	f001 fc61 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);  //accendo blu
 8000e82:	2201      	movs	r2, #1
 8000e84:	2180      	movs	r1, #128	; 0x80
 8000e86:	480e      	ldr	r0, [pc, #56]	; (8000ec0 <main+0x2fc>)
 8000e88:	f001 fc5c 	bl	8002744 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);  //accendo verde
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	2101      	movs	r1, #1
 8000e90:	480b      	ldr	r0, [pc, #44]	; (8000ec0 <main+0x2fc>)
 8000e92:	f001 fc57 	bl	8002744 <HAL_GPIO_WritePin>
			break;
 8000e96:	e02c      	b.n	8000ef2 <main+0x32e>
			break;
 8000e98:	bf00      	nop
 8000e9a:	e02a      	b.n	8000ef2 <main+0x32e>
			break;
 8000e9c:	bf00      	nop
 8000e9e:	e028      	b.n	8000ef2 <main+0x32e>
			break;
 8000ea0:	bf00      	nop
 8000ea2:	e026      	b.n	8000ef2 <main+0x32e>
			break;
 8000ea4:	bf00      	nop
 8000ea6:	e024      	b.n	8000ef2 <main+0x32e>
			break;
 8000ea8:	bf00      	nop
 8000eaa:	e022      	b.n	8000ef2 <main+0x32e>
 8000eac:	200003b8 	.word	0x200003b8
 8000eb0:	200004d0 	.word	0x200004d0
 8000eb4:	40010000 	.word	0x40010000
 8000eb8:	2000051c 	.word	0x2000051c
 8000ebc:	200004bc 	.word	0x200004bc
 8000ec0:	40020400 	.word	0x40020400
 8000ec4:	40020800 	.word	0x40020800
 8000ec8:	200001e4 	.word	0x200001e4
 8000ecc:	200004c0 	.word	0x200004c0
 8000ed0:	200001e8 	.word	0x200001e8
 8000ed4:	0800710c 	.word	0x0800710c
 8000ed8:	08007124 	.word	0x08007124
 8000edc:	0800713c 	.word	0x0800713c
 8000ee0:	08007154 	.word	0x08007154
 8000ee4:	0800716c 	.word	0x0800716c
 8000ee8:	08007184 	.word	0x08007184
 8000eec:	0800719c 	.word	0x0800719c
			break;
 8000ef0:	bf00      	nop
	  }


	  p_step_index=&step_index;
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <main+0x360>)
 8000ef4:	4a0c      	ldr	r2, [pc, #48]	; (8000f28 <main+0x364>)
 8000ef6:	601a      	str	r2, [r3, #0]
	  p_next_step=&next_step;
 8000ef8:	4b0c      	ldr	r3, [pc, #48]	; (8000f2c <main+0x368>)
 8000efa:	4a0d      	ldr	r2, [pc, #52]	; (8000f30 <main+0x36c>)
 8000efc:	601a      	str	r2, [r3, #0]

	  // se mutex è ok, avvia prossimo step della fase
	  if(stepMutex==PLAY){
 8000efe:	4b0d      	ldr	r3, [pc, #52]	; (8000f34 <main+0x370>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	f47f ae89 	bne.w	8000c1a <main+0x56>
		  PlayStep(genSigState, p_step_index, p_next_step);
 8000f08:	4b0b      	ldr	r3, [pc, #44]	; (8000f38 <main+0x374>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	4a05      	ldr	r2, [pc, #20]	; (8000f24 <main+0x360>)
 8000f10:	6811      	ldr	r1, [r2, #0]
 8000f12:	4a06      	ldr	r2, [pc, #24]	; (8000f2c <main+0x368>)
 8000f14:	6812      	ldr	r2, [r2, #0]
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fcde 	bl	80008d8 <PlayStep>
		  stepMutex=WAIT;
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <main+0x370>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
	  switch(genSigState){
 8000f22:	e67a      	b.n	8000c1a <main+0x56>
 8000f24:	200004c4 	.word	0x200004c4
 8000f28:	200004c0 	.word	0x200004c0
 8000f2c:	200004c8 	.word	0x200004c8
 8000f30:	200001e8 	.word	0x200001e8
 8000f34:	200001e0 	.word	0x200001e0
 8000f38:	200004bc 	.word	0x200004bc

08000f3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b094      	sub	sp, #80	; 0x50
 8000f40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f42:	f107 031c 	add.w	r3, r7, #28
 8000f46:	2234      	movs	r2, #52	; 0x34
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f005 f8ac 	bl	80060a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f50:	f107 0308 	add.w	r3, r7, #8
 8000f54:	2200      	movs	r2, #0
 8000f56:	601a      	str	r2, [r3, #0]
 8000f58:	605a      	str	r2, [r3, #4]
 8000f5a:	609a      	str	r2, [r3, #8]
 8000f5c:	60da      	str	r2, [r3, #12]
 8000f5e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f60:	f001 fd52 	bl	8002a08 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f64:	4b28      	ldr	r3, [pc, #160]	; (8001008 <SystemClock_Config+0xcc>)
 8000f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f68:	4a27      	ldr	r2, [pc, #156]	; (8001008 <SystemClock_Config+0xcc>)
 8000f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f6e:	6413      	str	r3, [r2, #64]	; 0x40
 8000f70:	4b25      	ldr	r3, [pc, #148]	; (8001008 <SystemClock_Config+0xcc>)
 8000f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f78:	607b      	str	r3, [r7, #4]
 8000f7a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f7c:	4b23      	ldr	r3, [pc, #140]	; (800100c <SystemClock_Config+0xd0>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f84:	4a21      	ldr	r2, [pc, #132]	; (800100c <SystemClock_Config+0xd0>)
 8000f86:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f8a:	6013      	str	r3, [r2, #0]
 8000f8c:	4b1f      	ldr	r3, [pc, #124]	; (800100c <SystemClock_Config+0xd0>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f94:	603b      	str	r3, [r7, #0]
 8000f96:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fa0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fa6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000faa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fac:	2304      	movs	r3, #4
 8000fae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000fb0:	2390      	movs	r3, #144	; 0x90
 8000fb2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fb4:	2302      	movs	r3, #2
 8000fb6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000fb8:	2306      	movs	r3, #6
 8000fba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fc0:	f107 031c 	add.w	r3, r7, #28
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f001 fd2f 	bl	8002a28 <HAL_RCC_OscConfig>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000fd0:	f000 f874 	bl	80010bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fd4:	230f      	movs	r3, #15
 8000fd6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000fdc:	2380      	movs	r3, #128	; 0x80
 8000fde:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fe0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fe4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fea:	f107 0308 	add.w	r3, r7, #8
 8000fee:	2102      	movs	r1, #2
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f001 ffc7 	bl	8002f84 <HAL_RCC_ClockConfig>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000ffc:	f000 f85e 	bl	80010bc <Error_Handler>
  }
}
 8001000:	bf00      	nop
 8001002:	3750      	adds	r7, #80	; 0x50
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40023800 	.word	0x40023800
 800100c:	40007000 	.word	0x40007000

08001010 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8001018:	1d39      	adds	r1, r7, #4
 800101a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800101e:	2201      	movs	r2, #1
 8001020:	4803      	ldr	r0, [pc, #12]	; (8001030 <__io_putchar+0x20>)
 8001022:	f004 f885 	bl	8005130 <HAL_UART_Transmit>
  return ch;
 8001026:	687b      	ldr	r3, [r7, #4]
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000568 	.word	0x20000568

08001034 <HAL_TIM_PeriodElapsedCallback>:

// Interrupt di TIM2 (0.33s)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4a19      	ldr	r2, [pc, #100]	; (80010a4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d12b      	bne.n	800109c <HAL_TIM_PeriodElapsedCallback+0x68>
	{
		printf("TICK - next_step=%d\r\n", next_step);
 8001044:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	4619      	mov	r1, r3
 800104a:	4818      	ldr	r0, [pc, #96]	; (80010ac <HAL_TIM_PeriodElapsedCallback+0x78>)
 800104c:	f005 f834 	bl	80060b8 <iprintf>

		next_step--;
 8001050:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	3b01      	subs	r3, #1
 8001056:	b2da      	uxtb	r2, r3
 8001058:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800105a:	701a      	strb	r2, [r3, #0]
		if(next_step==0 && stepMutex==WAIT){
 800105c:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d106      	bne.n	8001072 <HAL_TIM_PeriodElapsedCallback+0x3e>
 8001064:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d102      	bne.n	8001072 <HAL_TIM_PeriodElapsedCallback+0x3e>
			stepMutex=PLAY;
 800106c:	4b10      	ldr	r3, [pc, #64]	; (80010b0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800106e:	2201      	movs	r2, #1
 8001070:	601a      	str	r2, [r3, #0]
			//printf("stepMutex=PLAY\r\n");
		}

		if(butt_counter>0){
 8001072:	4b10      	ldr	r3, [pc, #64]	; (80010b4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d006      	beq.n	8001088 <HAL_TIM_PeriodElapsedCallback+0x54>
			butt_counter--;
 800107a:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	3b01      	subs	r3, #1
 8001080:	b2da      	uxtb	r2, r3
 8001082:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001084:	701a      	strb	r2, [r3, #0]
		else if(butt_Mutex==0){
			butt_counter=3;
			butt_Mutex=1;
		}
	}
}
 8001086:	e009      	b.n	800109c <HAL_TIM_PeriodElapsedCallback+0x68>
		else if(butt_Mutex==0){
 8001088:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d105      	bne.n	800109c <HAL_TIM_PeriodElapsedCallback+0x68>
			butt_counter=3;
 8001090:	4b08      	ldr	r3, [pc, #32]	; (80010b4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001092:	2203      	movs	r2, #3
 8001094:	701a      	strb	r2, [r3, #0]
			butt_Mutex=1;
 8001096:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001098:	2201      	movs	r2, #1
 800109a:	601a      	str	r2, [r3, #0]
}
 800109c:	bf00      	nop
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	2000051c 	.word	0x2000051c
 80010a8:	200001e8 	.word	0x200001e8
 80010ac:	080071a8 	.word	0x080071a8
 80010b0:	200001e0 	.word	0x200001e0
 80010b4:	200001e9 	.word	0x200001e9
 80010b8:	200001e4 	.word	0x200001e4

080010bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010c0:	b672      	cpsid	i
}
 80010c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010c4:	e7fe      	b.n	80010c4 <Error_Handler+0x8>
	...

080010c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <HAL_MspInit+0x44>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	4a0e      	ldr	r2, [pc, #56]	; (800110c <HAL_MspInit+0x44>)
 80010d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d8:	6413      	str	r3, [r2, #64]	; 0x40
 80010da:	4b0c      	ldr	r3, [pc, #48]	; (800110c <HAL_MspInit+0x44>)
 80010dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010e6:	4b09      	ldr	r3, [pc, #36]	; (800110c <HAL_MspInit+0x44>)
 80010e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ea:	4a08      	ldr	r2, [pc, #32]	; (800110c <HAL_MspInit+0x44>)
 80010ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010f0:	6453      	str	r3, [r2, #68]	; 0x44
 80010f2:	4b06      	ldr	r3, [pc, #24]	; (800110c <HAL_MspInit+0x44>)
 80010f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010fa:	603b      	str	r3, [r7, #0]
 80010fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800

08001110 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001114:	e7fe      	b.n	8001114 <NMI_Handler+0x4>

08001116 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001116:	b480      	push	{r7}
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800111a:	e7fe      	b.n	800111a <HardFault_Handler+0x4>

0800111c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001120:	e7fe      	b.n	8001120 <MemManage_Handler+0x4>

08001122 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001122:	b480      	push	{r7}
 8001124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001126:	e7fe      	b.n	8001126 <BusFault_Handler+0x4>

08001128 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800112c:	e7fe      	b.n	800112c <UsageFault_Handler+0x4>

0800112e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800112e:	b480      	push	{r7}
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001132:	bf00      	nop
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001140:	bf00      	nop
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr

0800114a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800114a:	b480      	push	{r7}
 800114c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr

08001158 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800115c:	f000 fbca 	bl	80018f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}

08001164 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001168:	4802      	ldr	r0, [pc, #8]	; (8001174 <TIM2_IRQHandler+0x10>)
 800116a:	f002 ff85 	bl	8004078 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	2000051c 	.word	0x2000051c

08001178 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
 8001188:	e00a      	b.n	80011a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800118a:	f3af 8000 	nop.w
 800118e:	4601      	mov	r1, r0
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	1c5a      	adds	r2, r3, #1
 8001194:	60ba      	str	r2, [r7, #8]
 8001196:	b2ca      	uxtb	r2, r1
 8001198:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	3301      	adds	r3, #1
 800119e:	617b      	str	r3, [r7, #20]
 80011a0:	697a      	ldr	r2, [r7, #20]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	dbf0      	blt.n	800118a <_read+0x12>
	}

return len;
 80011a8:	687b      	ldr	r3, [r7, #4]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	b086      	sub	sp, #24
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	60f8      	str	r0, [r7, #12]
 80011ba:	60b9      	str	r1, [r7, #8]
 80011bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011be:	2300      	movs	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]
 80011c2:	e009      	b.n	80011d8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	1c5a      	adds	r2, r3, #1
 80011c8:	60ba      	str	r2, [r7, #8]
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff ff1f 	bl	8001010 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	3301      	adds	r3, #1
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	429a      	cmp	r2, r3
 80011de:	dbf1      	blt.n	80011c4 <_write+0x12>
	}
	return len;
 80011e0:	687b      	ldr	r3, [r7, #4]
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3718      	adds	r7, #24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <_close>:

int _close(int file)
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
	return -1;
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001202:	b480      	push	{r7}
 8001204:	b083      	sub	sp, #12
 8001206:	af00      	add	r7, sp, #0
 8001208:	6078      	str	r0, [r7, #4]
 800120a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001212:	605a      	str	r2, [r3, #4]
	return 0;
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	370c      	adds	r7, #12
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <_isatty>:

int _isatty(int file)
{
 8001222:	b480      	push	{r7}
 8001224:	b083      	sub	sp, #12
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
	return 1;
 800122a:	2301      	movs	r3, #1
}
 800122c:	4618      	mov	r0, r3
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
	return 0;
 8001244:	2300      	movs	r3, #0
}
 8001246:	4618      	mov	r0, r3
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
	...

08001254 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800125c:	4a14      	ldr	r2, [pc, #80]	; (80012b0 <_sbrk+0x5c>)
 800125e:	4b15      	ldr	r3, [pc, #84]	; (80012b4 <_sbrk+0x60>)
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001268:	4b13      	ldr	r3, [pc, #76]	; (80012b8 <_sbrk+0x64>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d102      	bne.n	8001276 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001270:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <_sbrk+0x64>)
 8001272:	4a12      	ldr	r2, [pc, #72]	; (80012bc <_sbrk+0x68>)
 8001274:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001276:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <_sbrk+0x64>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	429a      	cmp	r2, r3
 8001282:	d207      	bcs.n	8001294 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001284:	f004 fee6 	bl	8006054 <__errno>
 8001288:	4603      	mov	r3, r0
 800128a:	220c      	movs	r2, #12
 800128c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800128e:	f04f 33ff 	mov.w	r3, #4294967295
 8001292:	e009      	b.n	80012a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <_sbrk+0x64>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800129a:	4b07      	ldr	r3, [pc, #28]	; (80012b8 <_sbrk+0x64>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4413      	add	r3, r2
 80012a2:	4a05      	ldr	r2, [pc, #20]	; (80012b8 <_sbrk+0x64>)
 80012a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012a6:	68fb      	ldr	r3, [r7, #12]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20080000 	.word	0x20080000
 80012b4:	00000400 	.word	0x00000400
 80012b8:	200004cc 	.word	0x200004cc
 80012bc:	20000b10 	.word	0x20000b10

080012c0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <SystemInit+0x20>)
 80012c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012ca:	4a05      	ldr	r2, [pc, #20]	; (80012e0 <SystemInit+0x20>)
 80012cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	e000ed00 	.word	0xe000ed00

080012e4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b09a      	sub	sp, #104	; 0x68
 80012e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ea:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001304:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
 8001314:	615a      	str	r2, [r3, #20]
 8001316:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001318:	1d3b      	adds	r3, r7, #4
 800131a:	222c      	movs	r2, #44	; 0x2c
 800131c:	2100      	movs	r1, #0
 800131e:	4618      	mov	r0, r3
 8001320:	f004 fec2 	bl	80060a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001324:	4b43      	ldr	r3, [pc, #268]	; (8001434 <MX_TIM1_Init+0x150>)
 8001326:	4a44      	ldr	r2, [pc, #272]	; (8001438 <MX_TIM1_Init+0x154>)
 8001328:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800132a:	4b42      	ldr	r3, [pc, #264]	; (8001434 <MX_TIM1_Init+0x150>)
 800132c:	2200      	movs	r2, #0
 800132e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001330:	4b40      	ldr	r3, [pc, #256]	; (8001434 <MX_TIM1_Init+0x150>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 8001336:	4b3f      	ldr	r3, [pc, #252]	; (8001434 <MX_TIM1_Init+0x150>)
 8001338:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800133c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133e:	4b3d      	ldr	r3, [pc, #244]	; (8001434 <MX_TIM1_Init+0x150>)
 8001340:	2200      	movs	r2, #0
 8001342:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001344:	4b3b      	ldr	r3, [pc, #236]	; (8001434 <MX_TIM1_Init+0x150>)
 8001346:	2200      	movs	r2, #0
 8001348:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800134a:	4b3a      	ldr	r3, [pc, #232]	; (8001434 <MX_TIM1_Init+0x150>)
 800134c:	2280      	movs	r2, #128	; 0x80
 800134e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001350:	4838      	ldr	r0, [pc, #224]	; (8001434 <MX_TIM1_Init+0x150>)
 8001352:	f002 fc65 	bl	8003c20 <HAL_TIM_Base_Init>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800135c:	f7ff feae 	bl	80010bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001360:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001364:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001366:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800136a:	4619      	mov	r1, r3
 800136c:	4831      	ldr	r0, [pc, #196]	; (8001434 <MX_TIM1_Init+0x150>)
 800136e:	f003 f8b7 	bl	80044e0 <HAL_TIM_ConfigClockSource>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001378:	f7ff fea0 	bl	80010bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800137c:	482d      	ldr	r0, [pc, #180]	; (8001434 <MX_TIM1_Init+0x150>)
 800137e:	f002 fd1f 	bl	8003dc0 <HAL_TIM_PWM_Init>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001388:	f7ff fe98 	bl	80010bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800138c:	2300      	movs	r3, #0
 800138e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001390:	2300      	movs	r3, #0
 8001392:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001398:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800139c:	4619      	mov	r1, r3
 800139e:	4825      	ldr	r0, [pc, #148]	; (8001434 <MX_TIM1_Init+0x150>)
 80013a0:	f003 fd4e 	bl	8004e40 <HAL_TIMEx_MasterConfigSynchronization>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80013aa:	f7ff fe87 	bl	80010bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ae:	2360      	movs	r3, #96	; 0x60
 80013b0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b6:	2300      	movs	r3, #0
 80013b8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013ba:	2300      	movs	r3, #0
 80013bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013be:	2300      	movs	r3, #0
 80013c0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013c6:	2300      	movs	r3, #0
 80013c8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013ce:	2200      	movs	r2, #0
 80013d0:	4619      	mov	r1, r3
 80013d2:	4818      	ldr	r0, [pc, #96]	; (8001434 <MX_TIM1_Init+0x150>)
 80013d4:	f002 ff70 	bl	80042b8 <HAL_TIM_PWM_ConfigChannel>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80013de:	f7ff fe6d 	bl	80010bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013e2:	2300      	movs	r3, #0
 80013e4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013ea:	2300      	movs	r3, #0
 80013ec:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013f2:	2300      	movs	r3, #0
 80013f4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013fa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001400:	2300      	movs	r3, #0
 8001402:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001404:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800140a:	2300      	movs	r3, #0
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800140e:	2300      	movs	r3, #0
 8001410:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001412:	1d3b      	adds	r3, r7, #4
 8001414:	4619      	mov	r1, r3
 8001416:	4807      	ldr	r0, [pc, #28]	; (8001434 <MX_TIM1_Init+0x150>)
 8001418:	f003 fda0 	bl	8004f5c <HAL_TIMEx_ConfigBreakDeadTime>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001422:	f7ff fe4b 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001426:	4803      	ldr	r0, [pc, #12]	; (8001434 <MX_TIM1_Init+0x150>)
 8001428:	f000 f88e 	bl	8001548 <HAL_TIM_MspPostInit>

}
 800142c:	bf00      	nop
 800142e:	3768      	adds	r7, #104	; 0x68
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	200004d0 	.word	0x200004d0
 8001438:	40010000 	.word	0x40010000

0800143c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b088      	sub	sp, #32
 8001440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001442:	f107 0310 	add.w	r3, r7, #16
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
 800144a:	605a      	str	r2, [r3, #4]
 800144c:	609a      	str	r2, [r3, #8]
 800144e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	605a      	str	r2, [r3, #4]
 8001458:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800145a:	4b1e      	ldr	r3, [pc, #120]	; (80014d4 <MX_TIM2_Init+0x98>)
 800145c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001460:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001462:	4b1c      	ldr	r3, [pc, #112]	; (80014d4 <MX_TIM2_Init+0x98>)
 8001464:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001468:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800146a:	4b1a      	ldr	r3, [pc, #104]	; (80014d4 <MX_TIM2_Init+0x98>)
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3332;
 8001470:	4b18      	ldr	r3, [pc, #96]	; (80014d4 <MX_TIM2_Init+0x98>)
 8001472:	f640 5204 	movw	r2, #3332	; 0xd04
 8001476:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001478:	4b16      	ldr	r3, [pc, #88]	; (80014d4 <MX_TIM2_Init+0x98>)
 800147a:	2200      	movs	r2, #0
 800147c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147e:	4b15      	ldr	r3, [pc, #84]	; (80014d4 <MX_TIM2_Init+0x98>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001484:	4813      	ldr	r0, [pc, #76]	; (80014d4 <MX_TIM2_Init+0x98>)
 8001486:	f002 fbcb 	bl	8003c20 <HAL_TIM_Base_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001490:	f7ff fe14 	bl	80010bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001494:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001498:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800149a:	f107 0310 	add.w	r3, r7, #16
 800149e:	4619      	mov	r1, r3
 80014a0:	480c      	ldr	r0, [pc, #48]	; (80014d4 <MX_TIM2_Init+0x98>)
 80014a2:	f003 f81d 	bl	80044e0 <HAL_TIM_ConfigClockSource>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80014ac:	f7ff fe06 	bl	80010bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b0:	2300      	movs	r3, #0
 80014b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014b8:	1d3b      	adds	r3, r7, #4
 80014ba:	4619      	mov	r1, r3
 80014bc:	4805      	ldr	r0, [pc, #20]	; (80014d4 <MX_TIM2_Init+0x98>)
 80014be:	f003 fcbf 	bl	8004e40 <HAL_TIMEx_MasterConfigSynchronization>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80014c8:	f7ff fdf8 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014cc:	bf00      	nop
 80014ce:	3720      	adds	r7, #32
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	2000051c 	.word	0x2000051c

080014d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a16      	ldr	r2, [pc, #88]	; (8001540 <HAL_TIM_Base_MspInit+0x68>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d10c      	bne.n	8001504 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014ea:	4b16      	ldr	r3, [pc, #88]	; (8001544 <HAL_TIM_Base_MspInit+0x6c>)
 80014ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ee:	4a15      	ldr	r2, [pc, #84]	; (8001544 <HAL_TIM_Base_MspInit+0x6c>)
 80014f0:	f043 0301 	orr.w	r3, r3, #1
 80014f4:	6453      	str	r3, [r2, #68]	; 0x44
 80014f6:	4b13      	ldr	r3, [pc, #76]	; (8001544 <HAL_TIM_Base_MspInit+0x6c>)
 80014f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001502:	e018      	b.n	8001536 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM2)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800150c:	d113      	bne.n	8001536 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800150e:	4b0d      	ldr	r3, [pc, #52]	; (8001544 <HAL_TIM_Base_MspInit+0x6c>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001512:	4a0c      	ldr	r2, [pc, #48]	; (8001544 <HAL_TIM_Base_MspInit+0x6c>)
 8001514:	f043 0301 	orr.w	r3, r3, #1
 8001518:	6413      	str	r3, [r2, #64]	; 0x40
 800151a:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <HAL_TIM_Base_MspInit+0x6c>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	f003 0301 	and.w	r3, r3, #1
 8001522:	60bb      	str	r3, [r7, #8]
 8001524:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001526:	2200      	movs	r2, #0
 8001528:	2100      	movs	r1, #0
 800152a:	201c      	movs	r0, #28
 800152c:	f000 fb01 	bl	8001b32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001530:	201c      	movs	r0, #28
 8001532:	f000 fb1a 	bl	8001b6a <HAL_NVIC_EnableIRQ>
}
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40010000 	.word	0x40010000
 8001544:	40023800 	.word	0x40023800

08001548 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b088      	sub	sp, #32
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001550:	f107 030c 	add.w	r3, r7, #12
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a11      	ldr	r2, [pc, #68]	; (80015ac <HAL_TIM_MspPostInit+0x64>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d11c      	bne.n	80015a4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800156a:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <HAL_TIM_MspPostInit+0x68>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a10      	ldr	r2, [pc, #64]	; (80015b0 <HAL_TIM_MspPostInit+0x68>)
 8001570:	f043 0310 	orr.w	r3, r3, #16
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <HAL_TIM_MspPostInit+0x68>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f003 0310 	and.w	r3, r3, #16
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001582:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001586:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001588:	2302      	movs	r3, #2
 800158a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001594:	2301      	movs	r3, #1
 8001596:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	4619      	mov	r1, r3
 800159e:	4805      	ldr	r0, [pc, #20]	; (80015b4 <HAL_TIM_MspPostInit+0x6c>)
 80015a0:	f000 ff0c 	bl	80023bc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80015a4:	bf00      	nop
 80015a6:	3720      	adds	r7, #32
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	40010000 	.word	0x40010000
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40021000 	.word	0x40021000

080015b8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015bc:	4b14      	ldr	r3, [pc, #80]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015be:	4a15      	ldr	r2, [pc, #84]	; (8001614 <MX_USART3_UART_Init+0x5c>)
 80015c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015c2:	4b13      	ldr	r3, [pc, #76]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015d8:	2200      	movs	r2, #0
 80015da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015dc:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015de:	220c      	movs	r2, #12
 80015e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015e2:	4b0b      	ldr	r3, [pc, #44]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015e8:	4b09      	ldr	r3, [pc, #36]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ee:	4b08      	ldr	r3, [pc, #32]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015f4:	4b06      	ldr	r3, [pc, #24]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015fa:	4805      	ldr	r0, [pc, #20]	; (8001610 <MX_USART3_UART_Init+0x58>)
 80015fc:	f003 fd4a 	bl	8005094 <HAL_UART_Init>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001606:	f7ff fd59 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20000568 	.word	0x20000568
 8001614:	40004800 	.word	0x40004800

08001618 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b0ae      	sub	sp, #184	; 0xb8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	2290      	movs	r2, #144	; 0x90
 8001636:	2100      	movs	r1, #0
 8001638:	4618      	mov	r0, r3
 800163a:	f004 fd35 	bl	80060a8 <memset>
  if(uartHandle->Instance==USART3)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a22      	ldr	r2, [pc, #136]	; (80016cc <HAL_UART_MspInit+0xb4>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d13c      	bne.n	80016c2 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001648:	f44f 7380 	mov.w	r3, #256	; 0x100
 800164c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800164e:	2300      	movs	r3, #0
 8001650:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	4618      	mov	r0, r3
 8001658:	f001 feba 	bl	80033d0 <HAL_RCCEx_PeriphCLKConfig>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001662:	f7ff fd2b 	bl	80010bc <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001666:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 8001668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166a:	4a19      	ldr	r2, [pc, #100]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 800166c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001670:	6413      	str	r3, [r2, #64]	; 0x40
 8001672:	4b17      	ldr	r3, [pc, #92]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001676:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800167a:	613b      	str	r3, [r7, #16]
 800167c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800167e:	4b14      	ldr	r3, [pc, #80]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a13      	ldr	r2, [pc, #76]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 8001684:	f043 0308 	orr.w	r3, r3, #8
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b11      	ldr	r3, [pc, #68]	; (80016d0 <HAL_UART_MspInit+0xb8>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0308 	and.w	r3, r3, #8
 8001692:	60fb      	str	r3, [r7, #12]
 8001694:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001696:	f44f 7340 	mov.w	r3, #768	; 0x300
 800169a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169e:	2302      	movs	r3, #2
 80016a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016aa:	2303      	movs	r3, #3
 80016ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016b0:	2307      	movs	r3, #7
 80016b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016b6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016ba:	4619      	mov	r1, r3
 80016bc:	4805      	ldr	r0, [pc, #20]	; (80016d4 <HAL_UART_MspInit+0xbc>)
 80016be:	f000 fe7d 	bl	80023bc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80016c2:	bf00      	nop
 80016c4:	37b8      	adds	r7, #184	; 0xb8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40004800 	.word	0x40004800
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40020c00 	.word	0x40020c00

080016d8 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80016dc:	4b14      	ldr	r3, [pc, #80]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016de:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80016e2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80016e4:	4b12      	ldr	r3, [pc, #72]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016e6:	2206      	movs	r2, #6
 80016e8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80016ea:	4b11      	ldr	r3, [pc, #68]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016ec:	2202      	movs	r2, #2
 80016ee:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80016f0:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80016f6:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016f8:	2202      	movs	r2, #2
 80016fa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80016fc:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80016fe:	2201      	movs	r2, #1
 8001700:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001702:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001704:	2200      	movs	r2, #0
 8001706:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001708:	4b09      	ldr	r3, [pc, #36]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800170a:	2200      	movs	r2, #0
 800170c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800170e:	4b08      	ldr	r3, [pc, #32]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001710:	2201      	movs	r2, #1
 8001712:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001714:	4b06      	ldr	r3, [pc, #24]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001716:	2200      	movs	r2, #0
 8001718:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800171a:	4805      	ldr	r0, [pc, #20]	; (8001730 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800171c:	f001 f82b 	bl	8002776 <HAL_PCD_Init>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001726:	f7ff fcc9 	bl	80010bc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	200005f0 	.word	0x200005f0

08001734 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b0ae      	sub	sp, #184	; 0xb8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800174c:	f107 0314 	add.w	r3, r7, #20
 8001750:	2290      	movs	r2, #144	; 0x90
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f004 fca7 	bl	80060a8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001762:	d159      	bne.n	8001818 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001764:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001768:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800176a:	2300      	movs	r3, #0
 800176c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	4618      	mov	r0, r3
 8001776:	f001 fe2b 	bl	80033d0 <HAL_RCCEx_PeriphCLKConfig>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001780:	f7ff fc9c 	bl	80010bc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001784:	4b26      	ldr	r3, [pc, #152]	; (8001820 <HAL_PCD_MspInit+0xec>)
 8001786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001788:	4a25      	ldr	r2, [pc, #148]	; (8001820 <HAL_PCD_MspInit+0xec>)
 800178a:	f043 0301 	orr.w	r3, r3, #1
 800178e:	6313      	str	r3, [r2, #48]	; 0x30
 8001790:	4b23      	ldr	r3, [pc, #140]	; (8001820 <HAL_PCD_MspInit+0xec>)
 8001792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001794:	f003 0301 	and.w	r3, r3, #1
 8001798:	613b      	str	r3, [r7, #16]
 800179a:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800179c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80017a0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a4:	2302      	movs	r3, #2
 80017a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b0:	2303      	movs	r3, #3
 80017b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80017b6:	230a      	movs	r3, #10
 80017b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017bc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017c0:	4619      	mov	r1, r3
 80017c2:	4818      	ldr	r0, [pc, #96]	; (8001824 <HAL_PCD_MspInit+0xf0>)
 80017c4:	f000 fdfa 	bl	80023bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80017c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017d0:	2300      	movs	r3, #0
 80017d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80017dc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017e0:	4619      	mov	r1, r3
 80017e2:	4810      	ldr	r0, [pc, #64]	; (8001824 <HAL_PCD_MspInit+0xf0>)
 80017e4:	f000 fdea 	bl	80023bc <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80017e8:	4b0d      	ldr	r3, [pc, #52]	; (8001820 <HAL_PCD_MspInit+0xec>)
 80017ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017ec:	4a0c      	ldr	r2, [pc, #48]	; (8001820 <HAL_PCD_MspInit+0xec>)
 80017ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017f2:	6353      	str	r3, [r2, #52]	; 0x34
 80017f4:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <HAL_PCD_MspInit+0xec>)
 80017f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017fc:	60fb      	str	r3, [r7, #12]
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	4b07      	ldr	r3, [pc, #28]	; (8001820 <HAL_PCD_MspInit+0xec>)
 8001802:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001804:	4a06      	ldr	r2, [pc, #24]	; (8001820 <HAL_PCD_MspInit+0xec>)
 8001806:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800180a:	6453      	str	r3, [r2, #68]	; 0x44
 800180c:	4b04      	ldr	r3, [pc, #16]	; (8001820 <HAL_PCD_MspInit+0xec>)
 800180e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001810:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001818:	bf00      	nop
 800181a:	37b8      	adds	r7, #184	; 0xb8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40023800 	.word	0x40023800
 8001824:	40020000 	.word	0x40020000

08001828 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001828:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001860 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800182c:	480d      	ldr	r0, [pc, #52]	; (8001864 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800182e:	490e      	ldr	r1, [pc, #56]	; (8001868 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001830:	4a0e      	ldr	r2, [pc, #56]	; (800186c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001832:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001834:	e002      	b.n	800183c <LoopCopyDataInit>

08001836 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001836:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001838:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800183a:	3304      	adds	r3, #4

0800183c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800183c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800183e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001840:	d3f9      	bcc.n	8001836 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001842:	4a0b      	ldr	r2, [pc, #44]	; (8001870 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001844:	4c0b      	ldr	r4, [pc, #44]	; (8001874 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001846:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001848:	e001      	b.n	800184e <LoopFillZerobss>

0800184a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800184a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800184c:	3204      	adds	r2, #4

0800184e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800184e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001850:	d3fb      	bcc.n	800184a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001852:	f7ff fd35 	bl	80012c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001856:	f004 fc03 	bl	8006060 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800185a:	f7ff f9b3 	bl	8000bc4 <main>
  bx  lr    
 800185e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001860:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001864:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001868:	2000025c 	.word	0x2000025c
  ldr r2, =_sidata
 800186c:	08007280 	.word	0x08007280
  ldr r2, =_sbss
 8001870:	2000039c 	.word	0x2000039c
  ldr r4, =_ebss
 8001874:	20000b0c 	.word	0x20000b0c

08001878 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001878:	e7fe      	b.n	8001878 <ADC_IRQHandler>

0800187a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800187e:	2003      	movs	r0, #3
 8001880:	f000 f94c 	bl	8001b1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001884:	2000      	movs	r0, #0
 8001886:	f000 f805 	bl	8001894 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800188a:	f7ff fc1d 	bl	80010c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800188e:	2300      	movs	r3, #0
}
 8001890:	4618      	mov	r0, r3
 8001892:	bd80      	pop	{r7, pc}

08001894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800189c:	4b12      	ldr	r3, [pc, #72]	; (80018e8 <HAL_InitTick+0x54>)
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	4b12      	ldr	r3, [pc, #72]	; (80018ec <HAL_InitTick+0x58>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	4619      	mov	r1, r3
 80018a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 f967 	bl	8001b86 <HAL_SYSTICK_Config>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e00e      	b.n	80018e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2b0f      	cmp	r3, #15
 80018c6:	d80a      	bhi.n	80018de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018c8:	2200      	movs	r2, #0
 80018ca:	6879      	ldr	r1, [r7, #4]
 80018cc:	f04f 30ff 	mov.w	r0, #4294967295
 80018d0:	f000 f92f 	bl	8001b32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018d4:	4a06      	ldr	r2, [pc, #24]	; (80018f0 <HAL_InitTick+0x5c>)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018da:	2300      	movs	r3, #0
 80018dc:	e000      	b.n	80018e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	200001ec 	.word	0x200001ec
 80018ec:	200001f4 	.word	0x200001f4
 80018f0:	200001f0 	.word	0x200001f0

080018f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018f8:	4b06      	ldr	r3, [pc, #24]	; (8001914 <HAL_IncTick+0x20>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	461a      	mov	r2, r3
 80018fe:	4b06      	ldr	r3, [pc, #24]	; (8001918 <HAL_IncTick+0x24>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4413      	add	r3, r2
 8001904:	4a04      	ldr	r2, [pc, #16]	; (8001918 <HAL_IncTick+0x24>)
 8001906:	6013      	str	r3, [r2, #0]
}
 8001908:	bf00      	nop
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	200001f4 	.word	0x200001f4
 8001918:	20000af8 	.word	0x20000af8

0800191c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return uwTick;
 8001920:	4b03      	ldr	r3, [pc, #12]	; (8001930 <HAL_GetTick+0x14>)
 8001922:	681b      	ldr	r3, [r3, #0]
}
 8001924:	4618      	mov	r0, r3
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	20000af8 	.word	0x20000af8

08001934 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800193c:	f7ff ffee 	bl	800191c <HAL_GetTick>
 8001940:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800194c:	d005      	beq.n	800195a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800194e:	4b0a      	ldr	r3, [pc, #40]	; (8001978 <HAL_Delay+0x44>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	461a      	mov	r2, r3
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4413      	add	r3, r2
 8001958:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800195a:	bf00      	nop
 800195c:	f7ff ffde 	bl	800191c <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	68fa      	ldr	r2, [r7, #12]
 8001968:	429a      	cmp	r2, r3
 800196a:	d8f7      	bhi.n	800195c <HAL_Delay+0x28>
  {
  }
}
 800196c:	bf00      	nop
 800196e:	bf00      	nop
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200001f4 	.word	0x200001f4

0800197c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800197c:	b480      	push	{r7}
 800197e:	b085      	sub	sp, #20
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800198c:	4b0b      	ldr	r3, [pc, #44]	; (80019bc <__NVIC_SetPriorityGrouping+0x40>)
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001992:	68ba      	ldr	r2, [r7, #8]
 8001994:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001998:	4013      	ands	r3, r2
 800199a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80019a4:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <__NVIC_SetPriorityGrouping+0x44>)
 80019a6:	4313      	orrs	r3, r2
 80019a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019aa:	4a04      	ldr	r2, [pc, #16]	; (80019bc <__NVIC_SetPriorityGrouping+0x40>)
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	60d3      	str	r3, [r2, #12]
}
 80019b0:	bf00      	nop
 80019b2:	3714      	adds	r7, #20
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	e000ed00 	.word	0xe000ed00
 80019c0:	05fa0000 	.word	0x05fa0000

080019c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019c8:	4b04      	ldr	r3, [pc, #16]	; (80019dc <__NVIC_GetPriorityGrouping+0x18>)
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	0a1b      	lsrs	r3, r3, #8
 80019ce:	f003 0307 	and.w	r3, r3, #7
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000ed00 	.word	0xe000ed00

080019e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	4603      	mov	r3, r0
 80019e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	db0b      	blt.n	8001a0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019f2:	79fb      	ldrb	r3, [r7, #7]
 80019f4:	f003 021f 	and.w	r2, r3, #31
 80019f8:	4907      	ldr	r1, [pc, #28]	; (8001a18 <__NVIC_EnableIRQ+0x38>)
 80019fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fe:	095b      	lsrs	r3, r3, #5
 8001a00:	2001      	movs	r0, #1
 8001a02:	fa00 f202 	lsl.w	r2, r0, r2
 8001a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	e000e100 	.word	0xe000e100

08001a1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	6039      	str	r1, [r7, #0]
 8001a26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	db0a      	blt.n	8001a46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	b2da      	uxtb	r2, r3
 8001a34:	490c      	ldr	r1, [pc, #48]	; (8001a68 <__NVIC_SetPriority+0x4c>)
 8001a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3a:	0112      	lsls	r2, r2, #4
 8001a3c:	b2d2      	uxtb	r2, r2
 8001a3e:	440b      	add	r3, r1
 8001a40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a44:	e00a      	b.n	8001a5c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	b2da      	uxtb	r2, r3
 8001a4a:	4908      	ldr	r1, [pc, #32]	; (8001a6c <__NVIC_SetPriority+0x50>)
 8001a4c:	79fb      	ldrb	r3, [r7, #7]
 8001a4e:	f003 030f 	and.w	r3, r3, #15
 8001a52:	3b04      	subs	r3, #4
 8001a54:	0112      	lsls	r2, r2, #4
 8001a56:	b2d2      	uxtb	r2, r2
 8001a58:	440b      	add	r3, r1
 8001a5a:	761a      	strb	r2, [r3, #24]
}
 8001a5c:	bf00      	nop
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	e000e100 	.word	0xe000e100
 8001a6c:	e000ed00 	.word	0xe000ed00

08001a70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b089      	sub	sp, #36	; 0x24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	f1c3 0307 	rsb	r3, r3, #7
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	bf28      	it	cs
 8001a8e:	2304      	movcs	r3, #4
 8001a90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	3304      	adds	r3, #4
 8001a96:	2b06      	cmp	r3, #6
 8001a98:	d902      	bls.n	8001aa0 <NVIC_EncodePriority+0x30>
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	3b03      	subs	r3, #3
 8001a9e:	e000      	b.n	8001aa2 <NVIC_EncodePriority+0x32>
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	43da      	mvns	r2, r3
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	401a      	ands	r2, r3
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac2:	43d9      	mvns	r1, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac8:	4313      	orrs	r3, r2
         );
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3724      	adds	r7, #36	; 0x24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
	...

08001ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ae8:	d301      	bcc.n	8001aee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aea:	2301      	movs	r3, #1
 8001aec:	e00f      	b.n	8001b0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aee:	4a0a      	ldr	r2, [pc, #40]	; (8001b18 <SysTick_Config+0x40>)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	3b01      	subs	r3, #1
 8001af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001af6:	210f      	movs	r1, #15
 8001af8:	f04f 30ff 	mov.w	r0, #4294967295
 8001afc:	f7ff ff8e 	bl	8001a1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b00:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <SysTick_Config+0x40>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b06:	4b04      	ldr	r3, [pc, #16]	; (8001b18 <SysTick_Config+0x40>)
 8001b08:	2207      	movs	r2, #7
 8001b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3708      	adds	r7, #8
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	e000e010 	.word	0xe000e010

08001b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f7ff ff29 	bl	800197c <__NVIC_SetPriorityGrouping>
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b086      	sub	sp, #24
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	4603      	mov	r3, r0
 8001b3a:	60b9      	str	r1, [r7, #8]
 8001b3c:	607a      	str	r2, [r7, #4]
 8001b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b44:	f7ff ff3e 	bl	80019c4 <__NVIC_GetPriorityGrouping>
 8001b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	68b9      	ldr	r1, [r7, #8]
 8001b4e:	6978      	ldr	r0, [r7, #20]
 8001b50:	f7ff ff8e 	bl	8001a70 <NVIC_EncodePriority>
 8001b54:	4602      	mov	r2, r0
 8001b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b5a:	4611      	mov	r1, r2
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7ff ff5d 	bl	8001a1c <__NVIC_SetPriority>
}
 8001b62:	bf00      	nop
 8001b64:	3718      	adds	r7, #24
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	4603      	mov	r3, r0
 8001b72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff31 	bl	80019e0 <__NVIC_EnableIRQ>
}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff ffa2 	bl	8001ad8 <SysTick_Config>
 8001b94:	4603      	mov	r3, r0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d101      	bne.n	8001bb0 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e014      	b.n	8001bda <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	791b      	ldrb	r3, [r3, #4]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d105      	bne.n	8001bc6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f7fe fd43 	bl	800064c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2202      	movs	r2, #2
 8001bca:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2200      	movs	r2, #0
 8001bd0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001be2:	b480      	push	{r7}
 8001be4:	b083      	sub	sp, #12
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	6078      	str	r0, [r7, #4]
 8001bea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	795b      	ldrb	r3, [r3, #5]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d101      	bne.n	8001bf8 <HAL_DAC_Start+0x16>
 8001bf4:	2302      	movs	r3, #2
 8001bf6:	e040      	b.n	8001c7a <HAL_DAC_Start+0x98>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2202      	movs	r2, #2
 8001c02:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	6819      	ldr	r1, [r3, #0]
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	f003 0310 	and.w	r3, r3, #16
 8001c10:	2201      	movs	r2, #1
 8001c12:	409a      	lsls	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	430a      	orrs	r2, r1
 8001c1a:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d10f      	bne.n	8001c42 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001c2c:	2b3c      	cmp	r3, #60	; 0x3c
 8001c2e:	d11d      	bne.n	8001c6c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f042 0201 	orr.w	r2, r2, #1
 8001c3e:	605a      	str	r2, [r3, #4]
 8001c40:	e014      	b.n	8001c6c <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	f003 0310 	and.w	r3, r3, #16
 8001c52:	213c      	movs	r1, #60	; 0x3c
 8001c54:	fa01 f303 	lsl.w	r3, r1, r3
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d107      	bne.n	8001c6c <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f042 0202 	orr.w	r2, r2, #2
 8001c6a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b087      	sub	sp, #28
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	60f8      	str	r0, [r7, #12]
 8001c8e:	60b9      	str	r1, [r7, #8]
 8001c90:	607a      	str	r2, [r7, #4]
 8001c92:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8001c94:	2300      	movs	r3, #0
 8001c96:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8001c9e:	68bb      	ldr	r3, [r7, #8]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d105      	bne.n	8001cb0 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4413      	add	r3, r2
 8001caa:	3308      	adds	r3, #8
 8001cac:	617b      	str	r3, [r7, #20]
 8001cae:	e004      	b.n	8001cba <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	3314      	adds	r3, #20
 8001cb8:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001cc2:	2300      	movs	r3, #0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	371c      	adds	r7, #28
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b087      	sub	sp, #28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	795b      	ldrb	r3, [r3, #5]
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	d101      	bne.n	8001ce8 <HAL_DAC_ConfigChannel+0x18>
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	e03c      	b.n	8001d62 <HAL_DAC_ConfigChannel+0x92>
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2201      	movs	r2, #1
 8001cec:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f003 0310 	and.w	r3, r3, #16
 8001d02:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	68bb      	ldr	r3, [r7, #8]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f003 0310 	and.w	r3, r3, #16
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	6819      	ldr	r1, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f003 0310 	and.w	r3, r3, #16
 8001d44:	22c0      	movs	r2, #192	; 0xc0
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43da      	mvns	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	400a      	ands	r2, r1
 8001d52:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2201      	movs	r2, #1
 8001d58:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	371c      	adds	r7, #28
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
	...

08001d70 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d101      	bne.n	8001d82 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e06a      	b.n	8001e58 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d106      	bne.n	8001d9a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2223      	movs	r2, #35	; 0x23
 8001d90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f7fe fce7 	bl	8000768 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	4b31      	ldr	r3, [pc, #196]	; (8001e60 <HAL_ETH_Init+0xf0>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9e:	4a30      	ldr	r2, [pc, #192]	; (8001e60 <HAL_ETH_Init+0xf0>)
 8001da0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001da4:	6453      	str	r3, [r2, #68]	; 0x44
 8001da6:	4b2e      	ldr	r3, [pc, #184]	; (8001e60 <HAL_ETH_Init+0xf0>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001daa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001db2:	4b2c      	ldr	r3, [pc, #176]	; (8001e64 <HAL_ETH_Init+0xf4>)
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	4a2b      	ldr	r2, [pc, #172]	; (8001e64 <HAL_ETH_Init+0xf4>)
 8001db8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001dbc:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001dbe:	4b29      	ldr	r3, [pc, #164]	; (8001e64 <HAL_ETH_Init+0xf4>)
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	4927      	ldr	r1, [pc, #156]	; (8001e64 <HAL_ETH_Init+0xf4>)
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001dcc:	4b25      	ldr	r3, [pc, #148]	; (8001e64 <HAL_ETH_Init+0xf4>)
 8001dce:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6812      	ldr	r2, [r2, #0]
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001de6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001de8:	f7ff fd98 	bl	800191c <HAL_GetTick>
 8001dec:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001dee:	e011      	b.n	8001e14 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001df0:	f7ff fd94 	bl	800191c <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001dfe:	d909      	bls.n	8001e14 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2204      	movs	r2, #4
 8001e04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	22e0      	movs	r2, #224	; 0xe0
 8001e0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e021      	b.n	8001e58 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d1e4      	bne.n	8001df0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f000 f958 	bl	80020dc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f000 f9ff 	bl	8002230 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f000 fa55 	bl	80022e2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	2100      	movs	r1, #0
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f000 f9bd 	bl	80021c0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2210      	movs	r2, #16
 8001e52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001e56:	2300      	movs	r3, #0
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3710      	adds	r7, #16
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40023800 	.word	0x40023800
 8001e64:	40013800 	.word	0x40013800

08001e68 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
 8001e70:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	4b51      	ldr	r3, [pc, #324]	; (8001fc4 <ETH_SetMACConfig+0x15c>)
 8001e7e:	4013      	ands	r3, r2
 8001e80:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	7c1b      	ldrb	r3, [r3, #16]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d102      	bne.n	8001e90 <ETH_SetMACConfig+0x28>
 8001e8a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001e8e:	e000      	b.n	8001e92 <ETH_SetMACConfig+0x2a>
 8001e90:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	7c5b      	ldrb	r3, [r3, #17]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d102      	bne.n	8001ea0 <ETH_SetMACConfig+0x38>
 8001e9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e9e:	e000      	b.n	8001ea2 <ETH_SetMACConfig+0x3a>
 8001ea0:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001ea2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001ea8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	7fdb      	ldrb	r3, [r3, #31]
 8001eae:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001eb0:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001eb6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001eb8:	683a      	ldr	r2, [r7, #0]
 8001eba:	7f92      	ldrb	r2, [r2, #30]
 8001ebc:	2a00      	cmp	r2, #0
 8001ebe:	d102      	bne.n	8001ec6 <ETH_SetMACConfig+0x5e>
 8001ec0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ec4:	e000      	b.n	8001ec8 <ETH_SetMACConfig+0x60>
 8001ec6:	2200      	movs	r2, #0
                        macconf->Speed |
 8001ec8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	7f1b      	ldrb	r3, [r3, #28]
 8001ece:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001ed0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001ed6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	791b      	ldrb	r3, [r3, #4]
 8001edc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001ede:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001ee6:	2a00      	cmp	r2, #0
 8001ee8:	d102      	bne.n	8001ef0 <ETH_SetMACConfig+0x88>
 8001eea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001eee:	e000      	b.n	8001ef2 <ETH_SetMACConfig+0x8a>
 8001ef0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001ef2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	7bdb      	ldrb	r3, [r3, #15]
 8001ef8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001efa:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001f00:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001f08:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	68fa      	ldr	r2, [r7, #12]
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f22:	2001      	movs	r0, #1
 8001f24:	f7ff fd06 	bl	8001934 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68fa      	ldr	r2, [r7, #12]
 8001f2e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	699b      	ldr	r3, [r3, #24]
 8001f36:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001f3e:	4013      	ands	r3, r2
 8001f40:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f46:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001f4e:	2a00      	cmp	r2, #0
 8001f50:	d101      	bne.n	8001f56 <ETH_SetMACConfig+0xee>
 8001f52:	2280      	movs	r2, #128	; 0x80
 8001f54:	e000      	b.n	8001f58 <ETH_SetMACConfig+0xf0>
 8001f56:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001f58:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001f5e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001f66:	2a01      	cmp	r2, #1
 8001f68:	d101      	bne.n	8001f6e <ETH_SetMACConfig+0x106>
 8001f6a:	2208      	movs	r2, #8
 8001f6c:	e000      	b.n	8001f70 <ETH_SetMACConfig+0x108>
 8001f6e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001f70:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001f78:	2a01      	cmp	r2, #1
 8001f7a:	d101      	bne.n	8001f80 <ETH_SetMACConfig+0x118>
 8001f7c:	2204      	movs	r2, #4
 8001f7e:	e000      	b.n	8001f82 <ETH_SetMACConfig+0x11a>
 8001f80:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001f82:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001f84:	683a      	ldr	r2, [r7, #0]
 8001f86:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001f8a:	2a01      	cmp	r2, #1
 8001f8c:	d101      	bne.n	8001f92 <ETH_SetMACConfig+0x12a>
 8001f8e:	2202      	movs	r2, #2
 8001f90:	e000      	b.n	8001f94 <ETH_SetMACConfig+0x12c>
 8001f92:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001f94:	4313      	orrs	r3, r2
 8001f96:	68fa      	ldr	r2, [r7, #12]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68fa      	ldr	r2, [r7, #12]
 8001fa2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001fac:	2001      	movs	r0, #1
 8001fae:	f7ff fcc1 	bl	8001934 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	619a      	str	r2, [r3, #24]
}
 8001fba:	bf00      	nop
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	ff20810f 	.word	0xff20810f

08001fc8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	4b3d      	ldr	r3, [pc, #244]	; (80020d8 <ETH_SetDMAConfig+0x110>)
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	7b1b      	ldrb	r3, [r3, #12]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d102      	bne.n	8001ff4 <ETH_SetDMAConfig+0x2c>
 8001fee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001ff2:	e000      	b.n	8001ff6 <ETH_SetDMAConfig+0x2e>
 8001ff4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	7b5b      	ldrb	r3, [r3, #13]
 8001ffa:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001ffc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	7f52      	ldrb	r2, [r2, #29]
 8002002:	2a00      	cmp	r2, #0
 8002004:	d102      	bne.n	800200c <ETH_SetDMAConfig+0x44>
 8002006:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800200a:	e000      	b.n	800200e <ETH_SetDMAConfig+0x46>
 800200c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800200e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	7b9b      	ldrb	r3, [r3, #14]
 8002014:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002016:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800201c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	7f1b      	ldrb	r3, [r3, #28]
 8002022:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002024:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	7f9b      	ldrb	r3, [r3, #30]
 800202a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800202c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002032:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800203a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800203c:	4313      	orrs	r3, r2
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	4313      	orrs	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800204c:	461a      	mov	r2, r3
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800205e:	2001      	movs	r0, #1
 8002060:	f7ff fc68 	bl	8001934 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800206c:	461a      	mov	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	791b      	ldrb	r3, [r3, #4]
 8002076:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800207c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002082:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002088:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002090:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002092:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002098:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800209a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80020a0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	6812      	ldr	r2, [r2, #0]
 80020a6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80020aa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80020ae:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80020bc:	2001      	movs	r0, #1
 80020be:	f7ff fc39 	bl	8001934 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80020ca:	461a      	mov	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6013      	str	r3, [r2, #0]
}
 80020d0:	bf00      	nop
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	f8de3f23 	.word	0xf8de3f23

080020dc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b0a6      	sub	sp, #152	; 0x98
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80020e4:	2301      	movs	r3, #1
 80020e6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80020ea:	2301      	movs	r3, #1
 80020ec:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80020f0:	2300      	movs	r3, #0
 80020f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80020f4:	2300      	movs	r3, #0
 80020f6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80020fa:	2301      	movs	r3, #1
 80020fc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002100:	2300      	movs	r3, #0
 8002102:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8002106:	2301      	movs	r3, #1
 8002108:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002112:	2300      	movs	r3, #0
 8002114:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002118:	2300      	movs	r3, #0
 800211a:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800211c:	2300      	movs	r3, #0
 800211e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002122:	2300      	movs	r3, #0
 8002124:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002126:	2300      	movs	r3, #0
 8002128:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800212c:	2300      	movs	r3, #0
 800212e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002132:	2300      	movs	r3, #0
 8002134:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002138:	2300      	movs	r3, #0
 800213a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800213e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002142:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002144:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002148:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800214a:	2300      	movs	r3, #0
 800214c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002150:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002154:	4619      	mov	r1, r3
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7ff fe86 	bl	8001e68 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800215c:	2301      	movs	r3, #1
 800215e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002160:	2301      	movs	r3, #1
 8002162:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002164:	2301      	movs	r3, #1
 8002166:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800216a:	2301      	movs	r3, #1
 800216c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800216e:	2300      	movs	r3, #0
 8002170:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002172:	2300      	movs	r3, #0
 8002174:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002178:	2300      	movs	r3, #0
 800217a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800217e:	2300      	movs	r3, #0
 8002180:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002182:	2301      	movs	r3, #1
 8002184:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002188:	2301      	movs	r3, #1
 800218a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800218c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002190:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002192:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002196:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002198:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800219c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800219e:	2301      	movs	r3, #1
 80021a0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80021a8:	2300      	movs	r3, #0
 80021aa:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80021ac:	f107 0308 	add.w	r3, r7, #8
 80021b0:	4619      	mov	r1, r3
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff ff08 	bl	8001fc8 <ETH_SetDMAConfig>
}
 80021b8:	bf00      	nop
 80021ba:	3798      	adds	r7, #152	; 0x98
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b087      	sub	sp, #28
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	60b9      	str	r1, [r7, #8]
 80021ca:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3305      	adds	r3, #5
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	021b      	lsls	r3, r3, #8
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	3204      	adds	r2, #4
 80021d8:	7812      	ldrb	r2, [r2, #0]
 80021da:	4313      	orrs	r3, r2
 80021dc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	4b11      	ldr	r3, [pc, #68]	; (8002228 <ETH_MACAddressConfig+0x68>)
 80021e2:	4413      	add	r3, r2
 80021e4:	461a      	mov	r2, r3
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3303      	adds	r3, #3
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	061a      	lsls	r2, r3, #24
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3302      	adds	r3, #2
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	041b      	lsls	r3, r3, #16
 80021fa:	431a      	orrs	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3301      	adds	r3, #1
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	021b      	lsls	r3, r3, #8
 8002204:	4313      	orrs	r3, r2
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	7812      	ldrb	r2, [r2, #0]
 800220a:	4313      	orrs	r3, r2
 800220c:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	4b06      	ldr	r3, [pc, #24]	; (800222c <ETH_MACAddressConfig+0x6c>)
 8002212:	4413      	add	r3, r2
 8002214:	461a      	mov	r2, r3
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	6013      	str	r3, [r2, #0]
}
 800221a:	bf00      	nop
 800221c:	371c      	adds	r7, #28
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40028040 	.word	0x40028040
 800222c:	40028044 	.word	0x40028044

08002230 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002238:	2300      	movs	r3, #0
 800223a:	60fb      	str	r3, [r7, #12]
 800223c:	e03e      	b.n	80022bc <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68d9      	ldr	r1, [r3, #12]
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	4613      	mov	r3, r2
 8002246:	009b      	lsls	r3, r3, #2
 8002248:	4413      	add	r3, r2
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	440b      	add	r3, r1
 800224e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	2200      	movs	r2, #0
 800225a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	2200      	movs	r2, #0
 8002260:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	2200      	movs	r2, #0
 8002266:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002268:	68b9      	ldr	r1, [r7, #8]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68fa      	ldr	r2, [r7, #12]
 800226e:	3206      	adds	r2, #6
 8002270:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	2b02      	cmp	r3, #2
 8002284:	d80c      	bhi.n	80022a0 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68d9      	ldr	r1, [r3, #12]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	1c5a      	adds	r2, r3, #1
 800228e:	4613      	mov	r3, r2
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4413      	add	r3, r2
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	440b      	add	r3, r1
 8002298:	461a      	mov	r2, r3
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	60da      	str	r2, [r3, #12]
 800229e:	e004      	b.n	80022aa <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	461a      	mov	r2, r3
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	3301      	adds	r3, #1
 80022ba:	60fb      	str	r3, [r7, #12]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2b03      	cmp	r3, #3
 80022c0:	d9bd      	bls.n	800223e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80022d4:	611a      	str	r2, [r3, #16]
}
 80022d6:	bf00      	nop
 80022d8:	3714      	adds	r7, #20
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr

080022e2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80022e2:	b480      	push	{r7}
 80022e4:	b085      	sub	sp, #20
 80022e6:	af00      	add	r7, sp, #0
 80022e8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80022ea:	2300      	movs	r3, #0
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	e046      	b.n	800237e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6919      	ldr	r1, [r3, #16]
 80022f4:	68fa      	ldr	r2, [r7, #12]
 80022f6:	4613      	mov	r3, r2
 80022f8:	009b      	lsls	r3, r3, #2
 80022fa:	4413      	add	r3, r2
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	440b      	add	r3, r1
 8002300:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	2200      	movs	r2, #0
 800230c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	2200      	movs	r2, #0
 8002312:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	2200      	movs	r2, #0
 8002318:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	2200      	movs	r2, #0
 800231e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	2200      	movs	r2, #0
 8002324:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002326:	68bb      	ldr	r3, [r7, #8]
 8002328:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800232c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	f244 52f8 	movw	r2, #17912	; 0x45f8
 8002334:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002342:	68b9      	ldr	r1, [r7, #8]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	3212      	adds	r2, #18
 800234a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	2b02      	cmp	r3, #2
 8002352:	d80c      	bhi.n	800236e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6919      	ldr	r1, [r3, #16]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	1c5a      	adds	r2, r3, #1
 800235c:	4613      	mov	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	4413      	add	r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	440b      	add	r3, r1
 8002366:	461a      	mov	r2, r3
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	60da      	str	r2, [r3, #12]
 800236c:	e004      	b.n	8002378 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	461a      	mov	r2, r3
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	3301      	adds	r3, #1
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2b03      	cmp	r3, #3
 8002382:	d9b5      	bls.n	80022f0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	691a      	ldr	r2, [r3, #16]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023ae:	60da      	str	r2, [r3, #12]
}
 80023b0:	bf00      	nop
 80023b2:	3714      	adds	r7, #20
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023bc:	b480      	push	{r7}
 80023be:	b089      	sub	sp, #36	; 0x24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80023c6:	2300      	movs	r3, #0
 80023c8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80023ce:	2300      	movs	r3, #0
 80023d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
 80023da:	e175      	b.n	80026c8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80023dc:	2201      	movs	r2, #1
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	697a      	ldr	r2, [r7, #20]
 80023ec:	4013      	ands	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	f040 8164 	bne.w	80026c2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f003 0303 	and.w	r3, r3, #3
 8002402:	2b01      	cmp	r3, #1
 8002404:	d005      	beq.n	8002412 <HAL_GPIO_Init+0x56>
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f003 0303 	and.w	r3, r3, #3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d130      	bne.n	8002474 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	2203      	movs	r2, #3
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	43db      	mvns	r3, r3
 8002424:	69ba      	ldr	r2, [r7, #24]
 8002426:	4013      	ands	r3, r2
 8002428:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	4313      	orrs	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002448:	2201      	movs	r2, #1
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	43db      	mvns	r3, r3
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	4013      	ands	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	091b      	lsrs	r3, r3, #4
 800245e:	f003 0201 	and.w	r2, r3, #1
 8002462:	69fb      	ldr	r3, [r7, #28]
 8002464:	fa02 f303 	lsl.w	r3, r2, r3
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	4313      	orrs	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f003 0303 	and.w	r3, r3, #3
 800247c:	2b03      	cmp	r3, #3
 800247e:	d017      	beq.n	80024b0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	2203      	movs	r2, #3
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	43db      	mvns	r3, r3
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4013      	ands	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f003 0303 	and.w	r3, r3, #3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d123      	bne.n	8002504 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	08da      	lsrs	r2, r3, #3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	3208      	adds	r2, #8
 80024c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	f003 0307 	and.w	r3, r3, #7
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	220f      	movs	r2, #15
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	691a      	ldr	r2, [r3, #16]
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	08da      	lsrs	r2, r3, #3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	3208      	adds	r2, #8
 80024fe:	69b9      	ldr	r1, [r7, #24]
 8002500:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	2203      	movs	r2, #3
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	4013      	ands	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	f003 0203 	and.w	r2, r3, #3
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4313      	orrs	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002540:	2b00      	cmp	r3, #0
 8002542:	f000 80be 	beq.w	80026c2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002546:	4b66      	ldr	r3, [pc, #408]	; (80026e0 <HAL_GPIO_Init+0x324>)
 8002548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254a:	4a65      	ldr	r2, [pc, #404]	; (80026e0 <HAL_GPIO_Init+0x324>)
 800254c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002550:	6453      	str	r3, [r2, #68]	; 0x44
 8002552:	4b63      	ldr	r3, [pc, #396]	; (80026e0 <HAL_GPIO_Init+0x324>)
 8002554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002556:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800255a:	60fb      	str	r3, [r7, #12]
 800255c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800255e:	4a61      	ldr	r2, [pc, #388]	; (80026e4 <HAL_GPIO_Init+0x328>)
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	089b      	lsrs	r3, r3, #2
 8002564:	3302      	adds	r3, #2
 8002566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800256a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	f003 0303 	and.w	r3, r3, #3
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	220f      	movs	r2, #15
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43db      	mvns	r3, r3
 800257c:	69ba      	ldr	r2, [r7, #24]
 800257e:	4013      	ands	r3, r2
 8002580:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a58      	ldr	r2, [pc, #352]	; (80026e8 <HAL_GPIO_Init+0x32c>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d037      	beq.n	80025fa <HAL_GPIO_Init+0x23e>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a57      	ldr	r2, [pc, #348]	; (80026ec <HAL_GPIO_Init+0x330>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d031      	beq.n	80025f6 <HAL_GPIO_Init+0x23a>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a56      	ldr	r2, [pc, #344]	; (80026f0 <HAL_GPIO_Init+0x334>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d02b      	beq.n	80025f2 <HAL_GPIO_Init+0x236>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a55      	ldr	r2, [pc, #340]	; (80026f4 <HAL_GPIO_Init+0x338>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d025      	beq.n	80025ee <HAL_GPIO_Init+0x232>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a54      	ldr	r2, [pc, #336]	; (80026f8 <HAL_GPIO_Init+0x33c>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d01f      	beq.n	80025ea <HAL_GPIO_Init+0x22e>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a53      	ldr	r2, [pc, #332]	; (80026fc <HAL_GPIO_Init+0x340>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d019      	beq.n	80025e6 <HAL_GPIO_Init+0x22a>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a52      	ldr	r2, [pc, #328]	; (8002700 <HAL_GPIO_Init+0x344>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d013      	beq.n	80025e2 <HAL_GPIO_Init+0x226>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a51      	ldr	r2, [pc, #324]	; (8002704 <HAL_GPIO_Init+0x348>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d00d      	beq.n	80025de <HAL_GPIO_Init+0x222>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a50      	ldr	r2, [pc, #320]	; (8002708 <HAL_GPIO_Init+0x34c>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d007      	beq.n	80025da <HAL_GPIO_Init+0x21e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4f      	ldr	r2, [pc, #316]	; (800270c <HAL_GPIO_Init+0x350>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d101      	bne.n	80025d6 <HAL_GPIO_Init+0x21a>
 80025d2:	2309      	movs	r3, #9
 80025d4:	e012      	b.n	80025fc <HAL_GPIO_Init+0x240>
 80025d6:	230a      	movs	r3, #10
 80025d8:	e010      	b.n	80025fc <HAL_GPIO_Init+0x240>
 80025da:	2308      	movs	r3, #8
 80025dc:	e00e      	b.n	80025fc <HAL_GPIO_Init+0x240>
 80025de:	2307      	movs	r3, #7
 80025e0:	e00c      	b.n	80025fc <HAL_GPIO_Init+0x240>
 80025e2:	2306      	movs	r3, #6
 80025e4:	e00a      	b.n	80025fc <HAL_GPIO_Init+0x240>
 80025e6:	2305      	movs	r3, #5
 80025e8:	e008      	b.n	80025fc <HAL_GPIO_Init+0x240>
 80025ea:	2304      	movs	r3, #4
 80025ec:	e006      	b.n	80025fc <HAL_GPIO_Init+0x240>
 80025ee:	2303      	movs	r3, #3
 80025f0:	e004      	b.n	80025fc <HAL_GPIO_Init+0x240>
 80025f2:	2302      	movs	r3, #2
 80025f4:	e002      	b.n	80025fc <HAL_GPIO_Init+0x240>
 80025f6:	2301      	movs	r3, #1
 80025f8:	e000      	b.n	80025fc <HAL_GPIO_Init+0x240>
 80025fa:	2300      	movs	r3, #0
 80025fc:	69fa      	ldr	r2, [r7, #28]
 80025fe:	f002 0203 	and.w	r2, r2, #3
 8002602:	0092      	lsls	r2, r2, #2
 8002604:	4093      	lsls	r3, r2
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4313      	orrs	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800260c:	4935      	ldr	r1, [pc, #212]	; (80026e4 <HAL_GPIO_Init+0x328>)
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	089b      	lsrs	r3, r3, #2
 8002612:	3302      	adds	r3, #2
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800261a:	4b3d      	ldr	r3, [pc, #244]	; (8002710 <HAL_GPIO_Init+0x354>)
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	43db      	mvns	r3, r3
 8002624:	69ba      	ldr	r2, [r7, #24]
 8002626:	4013      	ands	r3, r2
 8002628:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d003      	beq.n	800263e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	4313      	orrs	r3, r2
 800263c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800263e:	4a34      	ldr	r2, [pc, #208]	; (8002710 <HAL_GPIO_Init+0x354>)
 8002640:	69bb      	ldr	r3, [r7, #24]
 8002642:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002644:	4b32      	ldr	r3, [pc, #200]	; (8002710 <HAL_GPIO_Init+0x354>)
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	43db      	mvns	r3, r3
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4013      	ands	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d003      	beq.n	8002668 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	4313      	orrs	r3, r2
 8002666:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002668:	4a29      	ldr	r2, [pc, #164]	; (8002710 <HAL_GPIO_Init+0x354>)
 800266a:	69bb      	ldr	r3, [r7, #24]
 800266c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800266e:	4b28      	ldr	r3, [pc, #160]	; (8002710 <HAL_GPIO_Init+0x354>)
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	43db      	mvns	r3, r3
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	4013      	ands	r3, r2
 800267c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d003      	beq.n	8002692 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800268a:	69ba      	ldr	r2, [r7, #24]
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	4313      	orrs	r3, r2
 8002690:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002692:	4a1f      	ldr	r2, [pc, #124]	; (8002710 <HAL_GPIO_Init+0x354>)
 8002694:	69bb      	ldr	r3, [r7, #24]
 8002696:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002698:	4b1d      	ldr	r3, [pc, #116]	; (8002710 <HAL_GPIO_Init+0x354>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	43db      	mvns	r3, r3
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4013      	ands	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026bc:	4a14      	ldr	r2, [pc, #80]	; (8002710 <HAL_GPIO_Init+0x354>)
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80026c2:	69fb      	ldr	r3, [r7, #28]
 80026c4:	3301      	adds	r3, #1
 80026c6:	61fb      	str	r3, [r7, #28]
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	2b0f      	cmp	r3, #15
 80026cc:	f67f ae86 	bls.w	80023dc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80026d0:	bf00      	nop
 80026d2:	bf00      	nop
 80026d4:	3724      	adds	r7, #36	; 0x24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	40023800 	.word	0x40023800
 80026e4:	40013800 	.word	0x40013800
 80026e8:	40020000 	.word	0x40020000
 80026ec:	40020400 	.word	0x40020400
 80026f0:	40020800 	.word	0x40020800
 80026f4:	40020c00 	.word	0x40020c00
 80026f8:	40021000 	.word	0x40021000
 80026fc:	40021400 	.word	0x40021400
 8002700:	40021800 	.word	0x40021800
 8002704:	40021c00 	.word	0x40021c00
 8002708:	40022000 	.word	0x40022000
 800270c:	40022400 	.word	0x40022400
 8002710:	40013c00 	.word	0x40013c00

08002714 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691a      	ldr	r2, [r3, #16]
 8002724:	887b      	ldrh	r3, [r7, #2]
 8002726:	4013      	ands	r3, r2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d002      	beq.n	8002732 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800272c:	2301      	movs	r3, #1
 800272e:	73fb      	strb	r3, [r7, #15]
 8002730:	e001      	b.n	8002736 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002732:	2300      	movs	r3, #0
 8002734:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002736:	7bfb      	ldrb	r3, [r7, #15]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	460b      	mov	r3, r1
 800274e:	807b      	strh	r3, [r7, #2]
 8002750:	4613      	mov	r3, r2
 8002752:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002754:	787b      	ldrb	r3, [r7, #1]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d003      	beq.n	8002762 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800275a:	887a      	ldrh	r2, [r7, #2]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002760:	e003      	b.n	800276a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002762:	887b      	ldrh	r3, [r7, #2]
 8002764:	041a      	lsls	r2, r3, #16
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	619a      	str	r2, [r3, #24]
}
 800276a:	bf00      	nop
 800276c:	370c      	adds	r7, #12
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr

08002776 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002776:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002778:	b08f      	sub	sp, #60	; 0x3c
 800277a:	af0a      	add	r7, sp, #40	; 0x28
 800277c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e116      	b.n	80029b6 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b00      	cmp	r3, #0
 8002798:	d106      	bne.n	80027a8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f7fe ffc6 	bl	8001734 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2203      	movs	r2, #3
 80027ac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d102      	bne.n	80027c2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f003 f9a8 	bl	8005b1c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	603b      	str	r3, [r7, #0]
 80027d2:	687e      	ldr	r6, [r7, #4]
 80027d4:	466d      	mov	r5, sp
 80027d6:	f106 0410 	add.w	r4, r6, #16
 80027da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80027e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80027e2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80027e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80027ea:	1d33      	adds	r3, r6, #4
 80027ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027ee:	6838      	ldr	r0, [r7, #0]
 80027f0:	f003 f93c 	bl	8005a6c <USB_CoreInit>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d005      	beq.n	8002806 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2202      	movs	r2, #2
 80027fe:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e0d7      	b.n	80029b6 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2100      	movs	r1, #0
 800280c:	4618      	mov	r0, r3
 800280e:	f003 f996 	bl	8005b3e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002812:	2300      	movs	r3, #0
 8002814:	73fb      	strb	r3, [r7, #15]
 8002816:	e04a      	b.n	80028ae <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002818:	7bfa      	ldrb	r2, [r7, #15]
 800281a:	6879      	ldr	r1, [r7, #4]
 800281c:	4613      	mov	r3, r2
 800281e:	00db      	lsls	r3, r3, #3
 8002820:	4413      	add	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	440b      	add	r3, r1
 8002826:	333d      	adds	r3, #61	; 0x3d
 8002828:	2201      	movs	r2, #1
 800282a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800282c:	7bfa      	ldrb	r2, [r7, #15]
 800282e:	6879      	ldr	r1, [r7, #4]
 8002830:	4613      	mov	r3, r2
 8002832:	00db      	lsls	r3, r3, #3
 8002834:	4413      	add	r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	440b      	add	r3, r1
 800283a:	333c      	adds	r3, #60	; 0x3c
 800283c:	7bfa      	ldrb	r2, [r7, #15]
 800283e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002840:	7bfa      	ldrb	r2, [r7, #15]
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	b298      	uxth	r0, r3
 8002846:	6879      	ldr	r1, [r7, #4]
 8002848:	4613      	mov	r3, r2
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	4413      	add	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	440b      	add	r3, r1
 8002852:	3344      	adds	r3, #68	; 0x44
 8002854:	4602      	mov	r2, r0
 8002856:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002858:	7bfa      	ldrb	r2, [r7, #15]
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	4613      	mov	r3, r2
 800285e:	00db      	lsls	r3, r3, #3
 8002860:	4413      	add	r3, r2
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	3340      	adds	r3, #64	; 0x40
 8002868:	2200      	movs	r2, #0
 800286a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800286c:	7bfa      	ldrb	r2, [r7, #15]
 800286e:	6879      	ldr	r1, [r7, #4]
 8002870:	4613      	mov	r3, r2
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	4413      	add	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	440b      	add	r3, r1
 800287a:	3348      	adds	r3, #72	; 0x48
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002880:	7bfa      	ldrb	r2, [r7, #15]
 8002882:	6879      	ldr	r1, [r7, #4]
 8002884:	4613      	mov	r3, r2
 8002886:	00db      	lsls	r3, r3, #3
 8002888:	4413      	add	r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	440b      	add	r3, r1
 800288e:	334c      	adds	r3, #76	; 0x4c
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002894:	7bfa      	ldrb	r2, [r7, #15]
 8002896:	6879      	ldr	r1, [r7, #4]
 8002898:	4613      	mov	r3, r2
 800289a:	00db      	lsls	r3, r3, #3
 800289c:	4413      	add	r3, r2
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	440b      	add	r3, r1
 80028a2:	3354      	adds	r3, #84	; 0x54
 80028a4:	2200      	movs	r2, #0
 80028a6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
 80028aa:	3301      	adds	r3, #1
 80028ac:	73fb      	strb	r3, [r7, #15]
 80028ae:	7bfa      	ldrb	r2, [r7, #15]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d3af      	bcc.n	8002818 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028b8:	2300      	movs	r3, #0
 80028ba:	73fb      	strb	r3, [r7, #15]
 80028bc:	e044      	b.n	8002948 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80028be:	7bfa      	ldrb	r2, [r7, #15]
 80028c0:	6879      	ldr	r1, [r7, #4]
 80028c2:	4613      	mov	r3, r2
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	4413      	add	r3, r2
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	440b      	add	r3, r1
 80028cc:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80028d0:	2200      	movs	r2, #0
 80028d2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80028d4:	7bfa      	ldrb	r2, [r7, #15]
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	4613      	mov	r3, r2
 80028da:	00db      	lsls	r3, r3, #3
 80028dc:	4413      	add	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	440b      	add	r3, r1
 80028e2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80028e6:	7bfa      	ldrb	r2, [r7, #15]
 80028e8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80028ea:	7bfa      	ldrb	r2, [r7, #15]
 80028ec:	6879      	ldr	r1, [r7, #4]
 80028ee:	4613      	mov	r3, r2
 80028f0:	00db      	lsls	r3, r3, #3
 80028f2:	4413      	add	r3, r2
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	440b      	add	r3, r1
 80028f8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80028fc:	2200      	movs	r2, #0
 80028fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002900:	7bfa      	ldrb	r2, [r7, #15]
 8002902:	6879      	ldr	r1, [r7, #4]
 8002904:	4613      	mov	r3, r2
 8002906:	00db      	lsls	r3, r3, #3
 8002908:	4413      	add	r3, r2
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	440b      	add	r3, r1
 800290e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002916:	7bfa      	ldrb	r2, [r7, #15]
 8002918:	6879      	ldr	r1, [r7, #4]
 800291a:	4613      	mov	r3, r2
 800291c:	00db      	lsls	r3, r3, #3
 800291e:	4413      	add	r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	440b      	add	r3, r1
 8002924:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800292c:	7bfa      	ldrb	r2, [r7, #15]
 800292e:	6879      	ldr	r1, [r7, #4]
 8002930:	4613      	mov	r3, r2
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	4413      	add	r3, r2
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800293e:	2200      	movs	r2, #0
 8002940:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	3301      	adds	r3, #1
 8002946:	73fb      	strb	r3, [r7, #15]
 8002948:	7bfa      	ldrb	r2, [r7, #15]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	429a      	cmp	r2, r3
 8002950:	d3b5      	bcc.n	80028be <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	603b      	str	r3, [r7, #0]
 8002958:	687e      	ldr	r6, [r7, #4]
 800295a:	466d      	mov	r5, sp
 800295c:	f106 0410 	add.w	r4, r6, #16
 8002960:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002962:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002964:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002966:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002968:	e894 0003 	ldmia.w	r4, {r0, r1}
 800296c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002970:	1d33      	adds	r3, r6, #4
 8002972:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002974:	6838      	ldr	r0, [r7, #0]
 8002976:	f003 f92f 	bl	8005bd8 <USB_DevInit>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	d005      	beq.n	800298c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002988:	2301      	movs	r3, #1
 800298a:	e014      	b.n	80029b6 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d102      	bne.n	80029aa <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 f80b 	bl	80029c0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f003 faed 	bl	8005f8e <USB_DevDisconnect>

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3714      	adds	r7, #20
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080029c0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80029ee:	4b05      	ldr	r3, [pc, #20]	; (8002a04 <HAL_PCDEx_ActivateLPM+0x44>)
 80029f0:	4313      	orrs	r3, r2
 80029f2:	68fa      	ldr	r2, [r7, #12]
 80029f4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80029f6:	2300      	movs	r3, #0
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3714      	adds	r7, #20
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr
 8002a04:	10000003 	.word	0x10000003

08002a08 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a0c:	4b05      	ldr	r3, [pc, #20]	; (8002a24 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a04      	ldr	r2, [pc, #16]	; (8002a24 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a16:	6013      	str	r3, [r2, #0]
}
 8002a18:	bf00      	nop
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	40007000 	.word	0x40007000

08002a28 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002a30:	2300      	movs	r3, #0
 8002a32:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e29b      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	f000 8087 	beq.w	8002b5a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a4c:	4b96      	ldr	r3, [pc, #600]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f003 030c 	and.w	r3, r3, #12
 8002a54:	2b04      	cmp	r3, #4
 8002a56:	d00c      	beq.n	8002a72 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a58:	4b93      	ldr	r3, [pc, #588]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	f003 030c 	and.w	r3, r3, #12
 8002a60:	2b08      	cmp	r3, #8
 8002a62:	d112      	bne.n	8002a8a <HAL_RCC_OscConfig+0x62>
 8002a64:	4b90      	ldr	r3, [pc, #576]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a6c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a70:	d10b      	bne.n	8002a8a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a72:	4b8d      	ldr	r3, [pc, #564]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d06c      	beq.n	8002b58 <HAL_RCC_OscConfig+0x130>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d168      	bne.n	8002b58 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e275      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a92:	d106      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x7a>
 8002a94:	4b84      	ldr	r3, [pc, #528]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a83      	ldr	r2, [pc, #524]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002a9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a9e:	6013      	str	r3, [r2, #0]
 8002aa0:	e02e      	b.n	8002b00 <HAL_RCC_OscConfig+0xd8>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10c      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x9c>
 8002aaa:	4b7f      	ldr	r3, [pc, #508]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a7e      	ldr	r2, [pc, #504]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002ab0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ab4:	6013      	str	r3, [r2, #0]
 8002ab6:	4b7c      	ldr	r3, [pc, #496]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a7b      	ldr	r2, [pc, #492]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002abc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ac0:	6013      	str	r3, [r2, #0]
 8002ac2:	e01d      	b.n	8002b00 <HAL_RCC_OscConfig+0xd8>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002acc:	d10c      	bne.n	8002ae8 <HAL_RCC_OscConfig+0xc0>
 8002ace:	4b76      	ldr	r3, [pc, #472]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a75      	ldr	r2, [pc, #468]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002ad4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ad8:	6013      	str	r3, [r2, #0]
 8002ada:	4b73      	ldr	r3, [pc, #460]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a72      	ldr	r2, [pc, #456]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae4:	6013      	str	r3, [r2, #0]
 8002ae6:	e00b      	b.n	8002b00 <HAL_RCC_OscConfig+0xd8>
 8002ae8:	4b6f      	ldr	r3, [pc, #444]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a6e      	ldr	r2, [pc, #440]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002aee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002af2:	6013      	str	r3, [r2, #0]
 8002af4:	4b6c      	ldr	r3, [pc, #432]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a6b      	ldr	r2, [pc, #428]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002afa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002afe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d013      	beq.n	8002b30 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b08:	f7fe ff08 	bl	800191c <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b10:	f7fe ff04 	bl	800191c <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b64      	cmp	r3, #100	; 0x64
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e229      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b22:	4b61      	ldr	r3, [pc, #388]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d0f0      	beq.n	8002b10 <HAL_RCC_OscConfig+0xe8>
 8002b2e:	e014      	b.n	8002b5a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b30:	f7fe fef4 	bl	800191c <HAL_GetTick>
 8002b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b36:	e008      	b.n	8002b4a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b38:	f7fe fef0 	bl	800191c <HAL_GetTick>
 8002b3c:	4602      	mov	r2, r0
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	2b64      	cmp	r3, #100	; 0x64
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e215      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b4a:	4b57      	ldr	r3, [pc, #348]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1f0      	bne.n	8002b38 <HAL_RCC_OscConfig+0x110>
 8002b56:	e000      	b.n	8002b5a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0302 	and.w	r3, r3, #2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d069      	beq.n	8002c3a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b66:	4b50      	ldr	r3, [pc, #320]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f003 030c 	and.w	r3, r3, #12
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00b      	beq.n	8002b8a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b72:	4b4d      	ldr	r3, [pc, #308]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 030c 	and.w	r3, r3, #12
 8002b7a:	2b08      	cmp	r3, #8
 8002b7c:	d11c      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x190>
 8002b7e:	4b4a      	ldr	r3, [pc, #296]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d116      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b8a:	4b47      	ldr	r3, [pc, #284]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d005      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x17a>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d001      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e1e9      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba2:	4b41      	ldr	r3, [pc, #260]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	493d      	ldr	r1, [pc, #244]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bb6:	e040      	b.n	8002c3a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d023      	beq.n	8002c08 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bc0:	4b39      	ldr	r3, [pc, #228]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a38      	ldr	r2, [pc, #224]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bcc:	f7fe fea6 	bl	800191c <HAL_GetTick>
 8002bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bd4:	f7fe fea2 	bl	800191c <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e1c7      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002be6:	4b30      	ldr	r3, [pc, #192]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0f0      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bf2:	4b2d      	ldr	r3, [pc, #180]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	691b      	ldr	r3, [r3, #16]
 8002bfe:	00db      	lsls	r3, r3, #3
 8002c00:	4929      	ldr	r1, [pc, #164]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	600b      	str	r3, [r1, #0]
 8002c06:	e018      	b.n	8002c3a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c08:	4b27      	ldr	r3, [pc, #156]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a26      	ldr	r2, [pc, #152]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002c0e:	f023 0301 	bic.w	r3, r3, #1
 8002c12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c14:	f7fe fe82 	bl	800191c <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c1c:	f7fe fe7e 	bl	800191c <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e1a3      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c2e:	4b1e      	ldr	r3, [pc, #120]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0302 	and.w	r3, r3, #2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1f0      	bne.n	8002c1c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 0308 	and.w	r3, r3, #8
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d038      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d019      	beq.n	8002c82 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c4e:	4b16      	ldr	r3, [pc, #88]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002c50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c52:	4a15      	ldr	r2, [pc, #84]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c5a:	f7fe fe5f 	bl	800191c <HAL_GetTick>
 8002c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c60:	e008      	b.n	8002c74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c62:	f7fe fe5b 	bl	800191c <HAL_GetTick>
 8002c66:	4602      	mov	r2, r0
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	1ad3      	subs	r3, r2, r3
 8002c6c:	2b02      	cmp	r3, #2
 8002c6e:	d901      	bls.n	8002c74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002c70:	2303      	movs	r3, #3
 8002c72:	e180      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c74:	4b0c      	ldr	r3, [pc, #48]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002c76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d0f0      	beq.n	8002c62 <HAL_RCC_OscConfig+0x23a>
 8002c80:	e01a      	b.n	8002cb8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c82:	4b09      	ldr	r3, [pc, #36]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002c84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c86:	4a08      	ldr	r2, [pc, #32]	; (8002ca8 <HAL_RCC_OscConfig+0x280>)
 8002c88:	f023 0301 	bic.w	r3, r3, #1
 8002c8c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c8e:	f7fe fe45 	bl	800191c <HAL_GetTick>
 8002c92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c94:	e00a      	b.n	8002cac <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c96:	f7fe fe41 	bl	800191c <HAL_GetTick>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	1ad3      	subs	r3, r2, r3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d903      	bls.n	8002cac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e166      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
 8002ca8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cac:	4b92      	ldr	r3, [pc, #584]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002cae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002cb0:	f003 0302 	and.w	r3, r3, #2
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1ee      	bne.n	8002c96 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0304 	and.w	r3, r3, #4
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	f000 80a4 	beq.w	8002e0e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cc6:	4b8c      	ldr	r3, [pc, #560]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d10d      	bne.n	8002cee <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cd2:	4b89      	ldr	r3, [pc, #548]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	4a88      	ldr	r2, [pc, #544]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002cd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cdc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cde:	4b86      	ldr	r3, [pc, #536]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ce6:	60bb      	str	r3, [r7, #8]
 8002ce8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cea:	2301      	movs	r3, #1
 8002cec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cee:	4b83      	ldr	r3, [pc, #524]	; (8002efc <HAL_RCC_OscConfig+0x4d4>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d118      	bne.n	8002d2c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002cfa:	4b80      	ldr	r3, [pc, #512]	; (8002efc <HAL_RCC_OscConfig+0x4d4>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a7f      	ldr	r2, [pc, #508]	; (8002efc <HAL_RCC_OscConfig+0x4d4>)
 8002d00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d06:	f7fe fe09 	bl	800191c <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d0c:	e008      	b.n	8002d20 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d0e:	f7fe fe05 	bl	800191c <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b64      	cmp	r3, #100	; 0x64
 8002d1a:	d901      	bls.n	8002d20 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e12a      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d20:	4b76      	ldr	r3, [pc, #472]	; (8002efc <HAL_RCC_OscConfig+0x4d4>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d0f0      	beq.n	8002d0e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d106      	bne.n	8002d42 <HAL_RCC_OscConfig+0x31a>
 8002d34:	4b70      	ldr	r3, [pc, #448]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d38:	4a6f      	ldr	r2, [pc, #444]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d3a:	f043 0301 	orr.w	r3, r3, #1
 8002d3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002d40:	e02d      	b.n	8002d9e <HAL_RCC_OscConfig+0x376>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10c      	bne.n	8002d64 <HAL_RCC_OscConfig+0x33c>
 8002d4a:	4b6b      	ldr	r3, [pc, #428]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d4e:	4a6a      	ldr	r2, [pc, #424]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d50:	f023 0301 	bic.w	r3, r3, #1
 8002d54:	6713      	str	r3, [r2, #112]	; 0x70
 8002d56:	4b68      	ldr	r3, [pc, #416]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d5a:	4a67      	ldr	r2, [pc, #412]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d5c:	f023 0304 	bic.w	r3, r3, #4
 8002d60:	6713      	str	r3, [r2, #112]	; 0x70
 8002d62:	e01c      	b.n	8002d9e <HAL_RCC_OscConfig+0x376>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	2b05      	cmp	r3, #5
 8002d6a:	d10c      	bne.n	8002d86 <HAL_RCC_OscConfig+0x35e>
 8002d6c:	4b62      	ldr	r3, [pc, #392]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d70:	4a61      	ldr	r2, [pc, #388]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d72:	f043 0304 	orr.w	r3, r3, #4
 8002d76:	6713      	str	r3, [r2, #112]	; 0x70
 8002d78:	4b5f      	ldr	r3, [pc, #380]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d7c:	4a5e      	ldr	r2, [pc, #376]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d7e:	f043 0301 	orr.w	r3, r3, #1
 8002d82:	6713      	str	r3, [r2, #112]	; 0x70
 8002d84:	e00b      	b.n	8002d9e <HAL_RCC_OscConfig+0x376>
 8002d86:	4b5c      	ldr	r3, [pc, #368]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d8a:	4a5b      	ldr	r2, [pc, #364]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d8c:	f023 0301 	bic.w	r3, r3, #1
 8002d90:	6713      	str	r3, [r2, #112]	; 0x70
 8002d92:	4b59      	ldr	r3, [pc, #356]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d96:	4a58      	ldr	r2, [pc, #352]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002d98:	f023 0304 	bic.w	r3, r3, #4
 8002d9c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d015      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002da6:	f7fe fdb9 	bl	800191c <HAL_GetTick>
 8002daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dac:	e00a      	b.n	8002dc4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dae:	f7fe fdb5 	bl	800191c <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e0d8      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dc4:	4b4c      	ldr	r3, [pc, #304]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d0ee      	beq.n	8002dae <HAL_RCC_OscConfig+0x386>
 8002dd0:	e014      	b.n	8002dfc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd2:	f7fe fda3 	bl	800191c <HAL_GetTick>
 8002dd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dd8:	e00a      	b.n	8002df0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dda:	f7fe fd9f 	bl	800191c <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d901      	bls.n	8002df0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002dec:	2303      	movs	r3, #3
 8002dee:	e0c2      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002df0:	4b41      	ldr	r3, [pc, #260]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002df2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002df4:	f003 0302 	and.w	r3, r3, #2
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1ee      	bne.n	8002dda <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002dfc:	7dfb      	ldrb	r3, [r7, #23]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d105      	bne.n	8002e0e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e02:	4b3d      	ldr	r3, [pc, #244]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e06:	4a3c      	ldr	r2, [pc, #240]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002e08:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e0c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	699b      	ldr	r3, [r3, #24]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f000 80ae 	beq.w	8002f74 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e18:	4b37      	ldr	r3, [pc, #220]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 030c 	and.w	r3, r3, #12
 8002e20:	2b08      	cmp	r3, #8
 8002e22:	d06d      	beq.n	8002f00 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d14b      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e2c:	4b32      	ldr	r3, [pc, #200]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a31      	ldr	r2, [pc, #196]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002e32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e38:	f7fe fd70 	bl	800191c <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e40:	f7fe fd6c 	bl	800191c <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e091      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e52:	4b29      	ldr	r3, [pc, #164]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1f0      	bne.n	8002e40 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	69da      	ldr	r2, [r3, #28]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e6c:	019b      	lsls	r3, r3, #6
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e74:	085b      	lsrs	r3, r3, #1
 8002e76:	3b01      	subs	r3, #1
 8002e78:	041b      	lsls	r3, r3, #16
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e80:	061b      	lsls	r3, r3, #24
 8002e82:	431a      	orrs	r2, r3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e88:	071b      	lsls	r3, r3, #28
 8002e8a:	491b      	ldr	r1, [pc, #108]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e90:	4b19      	ldr	r3, [pc, #100]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a18      	ldr	r2, [pc, #96]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002e96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e9c:	f7fe fd3e 	bl	800191c <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea4:	f7fe fd3a 	bl	800191c <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e05f      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eb6:	4b10      	ldr	r3, [pc, #64]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0f0      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x47c>
 8002ec2:	e057      	b.n	8002f74 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a0b      	ldr	r2, [pc, #44]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002eca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ece:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed0:	f7fe fd24 	bl	800191c <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed8:	f7fe fd20 	bl	800191c <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e045      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eea:	4b03      	ldr	r3, [pc, #12]	; (8002ef8 <HAL_RCC_OscConfig+0x4d0>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f0      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x4b0>
 8002ef6:	e03d      	b.n	8002f74 <HAL_RCC_OscConfig+0x54c>
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002f00:	4b1f      	ldr	r3, [pc, #124]	; (8002f80 <HAL_RCC_OscConfig+0x558>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d030      	beq.n	8002f70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d129      	bne.n	8002f70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d122      	bne.n	8002f70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f2a:	68fa      	ldr	r2, [r7, #12]
 8002f2c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002f30:	4013      	ands	r3, r2
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002f36:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d119      	bne.n	8002f70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f46:	085b      	lsrs	r3, r3, #1
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d10f      	bne.n	8002f70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f5a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d107      	bne.n	8002f70 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d001      	beq.n	8002f74 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e000      	b.n	8002f76 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3718      	adds	r7, #24
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40023800 	.word	0x40023800

08002f84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d101      	bne.n	8002f9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e0d0      	b.n	800313e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f9c:	4b6a      	ldr	r3, [pc, #424]	; (8003148 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f003 030f 	and.w	r3, r3, #15
 8002fa4:	683a      	ldr	r2, [r7, #0]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d910      	bls.n	8002fcc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002faa:	4b67      	ldr	r3, [pc, #412]	; (8003148 <HAL_RCC_ClockConfig+0x1c4>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f023 020f 	bic.w	r2, r3, #15
 8002fb2:	4965      	ldr	r1, [pc, #404]	; (8003148 <HAL_RCC_ClockConfig+0x1c4>)
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fba:	4b63      	ldr	r3, [pc, #396]	; (8003148 <HAL_RCC_ClockConfig+0x1c4>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 030f 	and.w	r3, r3, #15
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d001      	beq.n	8002fcc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e0b8      	b.n	800313e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0302 	and.w	r3, r3, #2
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d020      	beq.n	800301a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0304 	and.w	r3, r3, #4
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d005      	beq.n	8002ff0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fe4:	4b59      	ldr	r3, [pc, #356]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	4a58      	ldr	r2, [pc, #352]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8002fea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002fee:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0308 	and.w	r3, r3, #8
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d005      	beq.n	8003008 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ffc:	4b53      	ldr	r3, [pc, #332]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	4a52      	ldr	r2, [pc, #328]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8003002:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003006:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003008:	4b50      	ldr	r3, [pc, #320]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	494d      	ldr	r1, [pc, #308]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8003016:	4313      	orrs	r3, r2
 8003018:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d040      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d107      	bne.n	800303e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800302e:	4b47      	ldr	r3, [pc, #284]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d115      	bne.n	8003066 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e07f      	b.n	800313e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	2b02      	cmp	r3, #2
 8003044:	d107      	bne.n	8003056 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003046:	4b41      	ldr	r3, [pc, #260]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d109      	bne.n	8003066 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e073      	b.n	800313e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003056:	4b3d      	ldr	r3, [pc, #244]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e06b      	b.n	800313e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003066:	4b39      	ldr	r3, [pc, #228]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f023 0203 	bic.w	r2, r3, #3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	4936      	ldr	r1, [pc, #216]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8003074:	4313      	orrs	r3, r2
 8003076:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003078:	f7fe fc50 	bl	800191c <HAL_GetTick>
 800307c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800307e:	e00a      	b.n	8003096 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003080:	f7fe fc4c 	bl	800191c <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	f241 3288 	movw	r2, #5000	; 0x1388
 800308e:	4293      	cmp	r3, r2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e053      	b.n	800313e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003096:	4b2d      	ldr	r3, [pc, #180]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f003 020c 	and.w	r2, r3, #12
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d1eb      	bne.n	8003080 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030a8:	4b27      	ldr	r3, [pc, #156]	; (8003148 <HAL_RCC_ClockConfig+0x1c4>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 030f 	and.w	r3, r3, #15
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d210      	bcs.n	80030d8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030b6:	4b24      	ldr	r3, [pc, #144]	; (8003148 <HAL_RCC_ClockConfig+0x1c4>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f023 020f 	bic.w	r2, r3, #15
 80030be:	4922      	ldr	r1, [pc, #136]	; (8003148 <HAL_RCC_ClockConfig+0x1c4>)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c6:	4b20      	ldr	r3, [pc, #128]	; (8003148 <HAL_RCC_ClockConfig+0x1c4>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d001      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e032      	b.n	800313e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f003 0304 	and.w	r3, r3, #4
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d008      	beq.n	80030f6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030e4:	4b19      	ldr	r3, [pc, #100]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	4916      	ldr	r1, [pc, #88]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0308 	and.w	r3, r3, #8
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d009      	beq.n	8003116 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003102:	4b12      	ldr	r3, [pc, #72]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	490e      	ldr	r1, [pc, #56]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 8003112:	4313      	orrs	r3, r2
 8003114:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003116:	f000 f821 	bl	800315c <HAL_RCC_GetSysClockFreq>
 800311a:	4602      	mov	r2, r0
 800311c:	4b0b      	ldr	r3, [pc, #44]	; (800314c <HAL_RCC_ClockConfig+0x1c8>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	091b      	lsrs	r3, r3, #4
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	490a      	ldr	r1, [pc, #40]	; (8003150 <HAL_RCC_ClockConfig+0x1cc>)
 8003128:	5ccb      	ldrb	r3, [r1, r3]
 800312a:	fa22 f303 	lsr.w	r3, r2, r3
 800312e:	4a09      	ldr	r2, [pc, #36]	; (8003154 <HAL_RCC_ClockConfig+0x1d0>)
 8003130:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003132:	4b09      	ldr	r3, [pc, #36]	; (8003158 <HAL_RCC_ClockConfig+0x1d4>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4618      	mov	r0, r3
 8003138:	f7fe fbac 	bl	8001894 <HAL_InitTick>

  return HAL_OK;
 800313c:	2300      	movs	r3, #0
}
 800313e:	4618      	mov	r0, r3
 8003140:	3710      	adds	r7, #16
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	40023c00 	.word	0x40023c00
 800314c:	40023800 	.word	0x40023800
 8003150:	080071c0 	.word	0x080071c0
 8003154:	200001ec 	.word	0x200001ec
 8003158:	200001f0 	.word	0x200001f0

0800315c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800315c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003160:	b094      	sub	sp, #80	; 0x50
 8003162:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003164:	2300      	movs	r3, #0
 8003166:	647b      	str	r3, [r7, #68]	; 0x44
 8003168:	2300      	movs	r3, #0
 800316a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800316c:	2300      	movs	r3, #0
 800316e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003170:	2300      	movs	r3, #0
 8003172:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003174:	4b79      	ldr	r3, [pc, #484]	; (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	f003 030c 	and.w	r3, r3, #12
 800317c:	2b08      	cmp	r3, #8
 800317e:	d00d      	beq.n	800319c <HAL_RCC_GetSysClockFreq+0x40>
 8003180:	2b08      	cmp	r3, #8
 8003182:	f200 80e1 	bhi.w	8003348 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003186:	2b00      	cmp	r3, #0
 8003188:	d002      	beq.n	8003190 <HAL_RCC_GetSysClockFreq+0x34>
 800318a:	2b04      	cmp	r3, #4
 800318c:	d003      	beq.n	8003196 <HAL_RCC_GetSysClockFreq+0x3a>
 800318e:	e0db      	b.n	8003348 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003190:	4b73      	ldr	r3, [pc, #460]	; (8003360 <HAL_RCC_GetSysClockFreq+0x204>)
 8003192:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003194:	e0db      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003196:	4b73      	ldr	r3, [pc, #460]	; (8003364 <HAL_RCC_GetSysClockFreq+0x208>)
 8003198:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800319a:	e0d8      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800319c:	4b6f      	ldr	r3, [pc, #444]	; (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031a4:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80031a6:	4b6d      	ldr	r3, [pc, #436]	; (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d063      	beq.n	800327a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031b2:	4b6a      	ldr	r3, [pc, #424]	; (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	099b      	lsrs	r3, r3, #6
 80031b8:	2200      	movs	r2, #0
 80031ba:	63bb      	str	r3, [r7, #56]	; 0x38
 80031bc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80031be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031c4:	633b      	str	r3, [r7, #48]	; 0x30
 80031c6:	2300      	movs	r3, #0
 80031c8:	637b      	str	r3, [r7, #52]	; 0x34
 80031ca:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80031ce:	4622      	mov	r2, r4
 80031d0:	462b      	mov	r3, r5
 80031d2:	f04f 0000 	mov.w	r0, #0
 80031d6:	f04f 0100 	mov.w	r1, #0
 80031da:	0159      	lsls	r1, r3, #5
 80031dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031e0:	0150      	lsls	r0, r2, #5
 80031e2:	4602      	mov	r2, r0
 80031e4:	460b      	mov	r3, r1
 80031e6:	4621      	mov	r1, r4
 80031e8:	1a51      	subs	r1, r2, r1
 80031ea:	6139      	str	r1, [r7, #16]
 80031ec:	4629      	mov	r1, r5
 80031ee:	eb63 0301 	sbc.w	r3, r3, r1
 80031f2:	617b      	str	r3, [r7, #20]
 80031f4:	f04f 0200 	mov.w	r2, #0
 80031f8:	f04f 0300 	mov.w	r3, #0
 80031fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003200:	4659      	mov	r1, fp
 8003202:	018b      	lsls	r3, r1, #6
 8003204:	4651      	mov	r1, sl
 8003206:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800320a:	4651      	mov	r1, sl
 800320c:	018a      	lsls	r2, r1, #6
 800320e:	4651      	mov	r1, sl
 8003210:	ebb2 0801 	subs.w	r8, r2, r1
 8003214:	4659      	mov	r1, fp
 8003216:	eb63 0901 	sbc.w	r9, r3, r1
 800321a:	f04f 0200 	mov.w	r2, #0
 800321e:	f04f 0300 	mov.w	r3, #0
 8003222:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003226:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800322a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800322e:	4690      	mov	r8, r2
 8003230:	4699      	mov	r9, r3
 8003232:	4623      	mov	r3, r4
 8003234:	eb18 0303 	adds.w	r3, r8, r3
 8003238:	60bb      	str	r3, [r7, #8]
 800323a:	462b      	mov	r3, r5
 800323c:	eb49 0303 	adc.w	r3, r9, r3
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	f04f 0200 	mov.w	r2, #0
 8003246:	f04f 0300 	mov.w	r3, #0
 800324a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800324e:	4629      	mov	r1, r5
 8003250:	024b      	lsls	r3, r1, #9
 8003252:	4621      	mov	r1, r4
 8003254:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003258:	4621      	mov	r1, r4
 800325a:	024a      	lsls	r2, r1, #9
 800325c:	4610      	mov	r0, r2
 800325e:	4619      	mov	r1, r3
 8003260:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003262:	2200      	movs	r2, #0
 8003264:	62bb      	str	r3, [r7, #40]	; 0x28
 8003266:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003268:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800326c:	f7fd f838 	bl	80002e0 <__aeabi_uldivmod>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4613      	mov	r3, r2
 8003276:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003278:	e058      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800327a:	4b38      	ldr	r3, [pc, #224]	; (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	099b      	lsrs	r3, r3, #6
 8003280:	2200      	movs	r2, #0
 8003282:	4618      	mov	r0, r3
 8003284:	4611      	mov	r1, r2
 8003286:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800328a:	623b      	str	r3, [r7, #32]
 800328c:	2300      	movs	r3, #0
 800328e:	627b      	str	r3, [r7, #36]	; 0x24
 8003290:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003294:	4642      	mov	r2, r8
 8003296:	464b      	mov	r3, r9
 8003298:	f04f 0000 	mov.w	r0, #0
 800329c:	f04f 0100 	mov.w	r1, #0
 80032a0:	0159      	lsls	r1, r3, #5
 80032a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032a6:	0150      	lsls	r0, r2, #5
 80032a8:	4602      	mov	r2, r0
 80032aa:	460b      	mov	r3, r1
 80032ac:	4641      	mov	r1, r8
 80032ae:	ebb2 0a01 	subs.w	sl, r2, r1
 80032b2:	4649      	mov	r1, r9
 80032b4:	eb63 0b01 	sbc.w	fp, r3, r1
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f04f 0300 	mov.w	r3, #0
 80032c0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032c4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032c8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032cc:	ebb2 040a 	subs.w	r4, r2, sl
 80032d0:	eb63 050b 	sbc.w	r5, r3, fp
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	00eb      	lsls	r3, r5, #3
 80032de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032e2:	00e2      	lsls	r2, r4, #3
 80032e4:	4614      	mov	r4, r2
 80032e6:	461d      	mov	r5, r3
 80032e8:	4643      	mov	r3, r8
 80032ea:	18e3      	adds	r3, r4, r3
 80032ec:	603b      	str	r3, [r7, #0]
 80032ee:	464b      	mov	r3, r9
 80032f0:	eb45 0303 	adc.w	r3, r5, r3
 80032f4:	607b      	str	r3, [r7, #4]
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	f04f 0300 	mov.w	r3, #0
 80032fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003302:	4629      	mov	r1, r5
 8003304:	028b      	lsls	r3, r1, #10
 8003306:	4621      	mov	r1, r4
 8003308:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800330c:	4621      	mov	r1, r4
 800330e:	028a      	lsls	r2, r1, #10
 8003310:	4610      	mov	r0, r2
 8003312:	4619      	mov	r1, r3
 8003314:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003316:	2200      	movs	r2, #0
 8003318:	61bb      	str	r3, [r7, #24]
 800331a:	61fa      	str	r2, [r7, #28]
 800331c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003320:	f7fc ffde 	bl	80002e0 <__aeabi_uldivmod>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4613      	mov	r3, r2
 800332a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800332c:	4b0b      	ldr	r3, [pc, #44]	; (800335c <HAL_RCC_GetSysClockFreq+0x200>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	0c1b      	lsrs	r3, r3, #16
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	3301      	adds	r3, #1
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800333c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800333e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003340:	fbb2 f3f3 	udiv	r3, r2, r3
 8003344:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003346:	e002      	b.n	800334e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003348:	4b05      	ldr	r3, [pc, #20]	; (8003360 <HAL_RCC_GetSysClockFreq+0x204>)
 800334a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800334c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800334e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003350:	4618      	mov	r0, r3
 8003352:	3750      	adds	r7, #80	; 0x50
 8003354:	46bd      	mov	sp, r7
 8003356:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800335a:	bf00      	nop
 800335c:	40023800 	.word	0x40023800
 8003360:	00f42400 	.word	0x00f42400
 8003364:	007a1200 	.word	0x007a1200

08003368 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800336c:	4b03      	ldr	r3, [pc, #12]	; (800337c <HAL_RCC_GetHCLKFreq+0x14>)
 800336e:	681b      	ldr	r3, [r3, #0]
}
 8003370:	4618      	mov	r0, r3
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	200001ec 	.word	0x200001ec

08003380 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003384:	f7ff fff0 	bl	8003368 <HAL_RCC_GetHCLKFreq>
 8003388:	4602      	mov	r2, r0
 800338a:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	0a9b      	lsrs	r3, r3, #10
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	4903      	ldr	r1, [pc, #12]	; (80033a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003396:	5ccb      	ldrb	r3, [r1, r3]
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800339c:	4618      	mov	r0, r3
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40023800 	.word	0x40023800
 80033a4:	080071d0 	.word	0x080071d0

080033a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033ac:	f7ff ffdc 	bl	8003368 <HAL_RCC_GetHCLKFreq>
 80033b0:	4602      	mov	r2, r0
 80033b2:	4b05      	ldr	r3, [pc, #20]	; (80033c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	0b5b      	lsrs	r3, r3, #13
 80033b8:	f003 0307 	and.w	r3, r3, #7
 80033bc:	4903      	ldr	r1, [pc, #12]	; (80033cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80033be:	5ccb      	ldrb	r3, [r1, r3]
 80033c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	40023800 	.word	0x40023800
 80033cc:	080071d0 	.word	0x080071d0

080033d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b088      	sub	sp, #32
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80033d8:	2300      	movs	r3, #0
 80033da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80033dc:	2300      	movs	r3, #0
 80033de:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80033e0:	2300      	movs	r3, #0
 80033e2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80033e4:	2300      	movs	r3, #0
 80033e6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80033e8:	2300      	movs	r3, #0
 80033ea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0301 	and.w	r3, r3, #1
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d012      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80033f8:	4b69      	ldr	r3, [pc, #420]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	4a68      	ldr	r2, [pc, #416]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003402:	6093      	str	r3, [r2, #8]
 8003404:	4b66      	ldr	r3, [pc, #408]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800340c:	4964      	ldr	r1, [pc, #400]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340e:	4313      	orrs	r3, r2
 8003410:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800341a:	2301      	movs	r3, #1
 800341c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d017      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800342a:	4b5d      	ldr	r3, [pc, #372]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800342c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003430:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003438:	4959      	ldr	r1, [pc, #356]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800343a:	4313      	orrs	r3, r2
 800343c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003444:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003448:	d101      	bne.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800344a:	2301      	movs	r3, #1
 800344c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003456:	2301      	movs	r3, #1
 8003458:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d017      	beq.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003466:	4b4e      	ldr	r3, [pc, #312]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003468:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800346c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	494a      	ldr	r1, [pc, #296]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003476:	4313      	orrs	r3, r2
 8003478:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003480:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003484:	d101      	bne.n	800348a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003486:	2301      	movs	r3, #1
 8003488:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003492:	2301      	movs	r3, #1
 8003494:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80034a2:	2301      	movs	r3, #1
 80034a4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0320 	and.w	r3, r3, #32
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f000 808b 	beq.w	80035ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80034b4:	4b3a      	ldr	r3, [pc, #232]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b8:	4a39      	ldr	r2, [pc, #228]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034be:	6413      	str	r3, [r2, #64]	; 0x40
 80034c0:	4b37      	ldr	r3, [pc, #220]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034c8:	60bb      	str	r3, [r7, #8]
 80034ca:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80034cc:	4b35      	ldr	r3, [pc, #212]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a34      	ldr	r2, [pc, #208]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034d8:	f7fe fa20 	bl	800191c <HAL_GetTick>
 80034dc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80034de:	e008      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034e0:	f7fe fa1c 	bl	800191c <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b64      	cmp	r3, #100	; 0x64
 80034ec:	d901      	bls.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e38f      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80034f2:	4b2c      	ldr	r3, [pc, #176]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0f0      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034fe:	4b28      	ldr	r3, [pc, #160]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003500:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003502:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003506:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d035      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	429a      	cmp	r2, r3
 800351a:	d02e      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800351c:	4b20      	ldr	r3, [pc, #128]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800351e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003520:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003524:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003526:	4b1e      	ldr	r3, [pc, #120]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800352a:	4a1d      	ldr	r2, [pc, #116]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800352c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003530:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003532:	4b1b      	ldr	r3, [pc, #108]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003536:	4a1a      	ldr	r2, [pc, #104]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003538:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800353c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800353e:	4a18      	ldr	r2, [pc, #96]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003544:	4b16      	ldr	r3, [pc, #88]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b01      	cmp	r3, #1
 800354e:	d114      	bne.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003550:	f7fe f9e4 	bl	800191c <HAL_GetTick>
 8003554:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003556:	e00a      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003558:	f7fe f9e0 	bl	800191c <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	f241 3288 	movw	r2, #5000	; 0x1388
 8003566:	4293      	cmp	r3, r2
 8003568:	d901      	bls.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e351      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800356e:	4b0c      	ldr	r3, [pc, #48]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d0ee      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003582:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003586:	d111      	bne.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003588:	4b05      	ldr	r3, [pc, #20]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003594:	4b04      	ldr	r3, [pc, #16]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003596:	400b      	ands	r3, r1
 8003598:	4901      	ldr	r1, [pc, #4]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800359a:	4313      	orrs	r3, r2
 800359c:	608b      	str	r3, [r1, #8]
 800359e:	e00b      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80035a0:	40023800 	.word	0x40023800
 80035a4:	40007000 	.word	0x40007000
 80035a8:	0ffffcff 	.word	0x0ffffcff
 80035ac:	4bac      	ldr	r3, [pc, #688]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	4aab      	ldr	r2, [pc, #684]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035b2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80035b6:	6093      	str	r3, [r2, #8]
 80035b8:	4ba9      	ldr	r3, [pc, #676]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035ba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c4:	49a6      	ldr	r1, [pc, #664]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0310 	and.w	r3, r3, #16
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d010      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80035d6:	4ba2      	ldr	r3, [pc, #648]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035dc:	4aa0      	ldr	r2, [pc, #640]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035e2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80035e6:	4b9e      	ldr	r3, [pc, #632]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035e8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f0:	499b      	ldr	r1, [pc, #620]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00a      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003604:	4b96      	ldr	r3, [pc, #600]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800360a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003612:	4993      	ldr	r1, [pc, #588]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003614:	4313      	orrs	r3, r2
 8003616:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00a      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003626:	4b8e      	ldr	r3, [pc, #568]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003628:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800362c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003634:	498a      	ldr	r1, [pc, #552]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003636:	4313      	orrs	r3, r2
 8003638:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d00a      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003648:	4b85      	ldr	r3, [pc, #532]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800364a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800364e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003656:	4982      	ldr	r1, [pc, #520]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003658:	4313      	orrs	r3, r2
 800365a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00a      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800366a:	4b7d      	ldr	r3, [pc, #500]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800366c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003670:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003678:	4979      	ldr	r1, [pc, #484]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800367a:	4313      	orrs	r3, r2
 800367c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00a      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800368c:	4b74      	ldr	r3, [pc, #464]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800368e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003692:	f023 0203 	bic.w	r2, r3, #3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800369a:	4971      	ldr	r1, [pc, #452]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800369c:	4313      	orrs	r3, r2
 800369e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00a      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036ae:	4b6c      	ldr	r3, [pc, #432]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b4:	f023 020c 	bic.w	r2, r3, #12
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036bc:	4968      	ldr	r1, [pc, #416]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00a      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036d0:	4b63      	ldr	r3, [pc, #396]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036de:	4960      	ldr	r1, [pc, #384]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d00a      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036f2:	4b5b      	ldr	r3, [pc, #364]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003700:	4957      	ldr	r1, [pc, #348]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003702:	4313      	orrs	r3, r2
 8003704:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003710:	2b00      	cmp	r3, #0
 8003712:	d00a      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003714:	4b52      	ldr	r3, [pc, #328]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800371a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003722:	494f      	ldr	r1, [pc, #316]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003724:	4313      	orrs	r3, r2
 8003726:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00a      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003736:	4b4a      	ldr	r3, [pc, #296]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800373c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003744:	4946      	ldr	r1, [pc, #280]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003746:	4313      	orrs	r3, r2
 8003748:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00a      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003758:	4b41      	ldr	r3, [pc, #260]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800375a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800375e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003766:	493e      	ldr	r1, [pc, #248]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003768:	4313      	orrs	r3, r2
 800376a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00a      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800377a:	4b39      	ldr	r3, [pc, #228]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800377c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003780:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003788:	4935      	ldr	r1, [pc, #212]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800378a:	4313      	orrs	r3, r2
 800378c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00a      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800379c:	4b30      	ldr	r3, [pc, #192]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800379e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037aa:	492d      	ldr	r1, [pc, #180]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d011      	beq.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80037be:	4b28      	ldr	r3, [pc, #160]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037cc:	4924      	ldr	r1, [pc, #144]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037dc:	d101      	bne.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80037de:	2301      	movs	r3, #1
 80037e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0308 	and.w	r3, r3, #8
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d001      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80037ee:	2301      	movs	r3, #1
 80037f0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d00a      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037fe:	4b18      	ldr	r3, [pc, #96]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003804:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800380c:	4914      	ldr	r1, [pc, #80]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800380e:	4313      	orrs	r3, r2
 8003810:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d00b      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003820:	4b0f      	ldr	r3, [pc, #60]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003826:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003830:	490b      	ldr	r1, [pc, #44]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003832:	4313      	orrs	r3, r2
 8003834:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00f      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003844:	4b06      	ldr	r3, [pc, #24]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003854:	4902      	ldr	r1, [pc, #8]	; (8003860 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003856:	4313      	orrs	r3, r2
 8003858:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800385c:	e002      	b.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800385e:	bf00      	nop
 8003860:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00b      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003870:	4b8a      	ldr	r3, [pc, #552]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003872:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003876:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003880:	4986      	ldr	r1, [pc, #536]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003882:	4313      	orrs	r3, r2
 8003884:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00b      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003894:	4b81      	ldr	r3, [pc, #516]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003896:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800389a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038a4:	497d      	ldr	r1, [pc, #500]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d006      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	f000 80d6 	beq.w	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80038c0:	4b76      	ldr	r3, [pc, #472]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a75      	ldr	r2, [pc, #468]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038c6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80038ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038cc:	f7fe f826 	bl	800191c <HAL_GetTick>
 80038d0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80038d4:	f7fe f822 	bl	800191c <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b64      	cmp	r3, #100	; 0x64
 80038e0:	d901      	bls.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e195      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80038e6:	4b6d      	ldr	r3, [pc, #436]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d021      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003902:	2b00      	cmp	r3, #0
 8003904:	d11d      	bne.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003906:	4b65      	ldr	r3, [pc, #404]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003908:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800390c:	0c1b      	lsrs	r3, r3, #16
 800390e:	f003 0303 	and.w	r3, r3, #3
 8003912:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003914:	4b61      	ldr	r3, [pc, #388]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003916:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800391a:	0e1b      	lsrs	r3, r3, #24
 800391c:	f003 030f 	and.w	r3, r3, #15
 8003920:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	019a      	lsls	r2, r3, #6
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	041b      	lsls	r3, r3, #16
 800392c:	431a      	orrs	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	061b      	lsls	r3, r3, #24
 8003932:	431a      	orrs	r2, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	071b      	lsls	r3, r3, #28
 800393a:	4958      	ldr	r1, [pc, #352]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800393c:	4313      	orrs	r3, r2
 800393e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d004      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003952:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003956:	d00a      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003960:	2b00      	cmp	r3, #0
 8003962:	d02e      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003968:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800396c:	d129      	bne.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800396e:	4b4b      	ldr	r3, [pc, #300]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003970:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003974:	0c1b      	lsrs	r3, r3, #16
 8003976:	f003 0303 	and.w	r3, r3, #3
 800397a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800397c:	4b47      	ldr	r3, [pc, #284]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800397e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003982:	0f1b      	lsrs	r3, r3, #28
 8003984:	f003 0307 	and.w	r3, r3, #7
 8003988:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	019a      	lsls	r2, r3, #6
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	041b      	lsls	r3, r3, #16
 8003994:	431a      	orrs	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	061b      	lsls	r3, r3, #24
 800399c:	431a      	orrs	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	071b      	lsls	r3, r3, #28
 80039a2:	493e      	ldr	r1, [pc, #248]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80039aa:	4b3c      	ldr	r3, [pc, #240]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039b0:	f023 021f 	bic.w	r2, r3, #31
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b8:	3b01      	subs	r3, #1
 80039ba:	4938      	ldr	r1, [pc, #224]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d01d      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80039ce:	4b33      	ldr	r3, [pc, #204]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039d4:	0e1b      	lsrs	r3, r3, #24
 80039d6:	f003 030f 	and.w	r3, r3, #15
 80039da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80039dc:	4b2f      	ldr	r3, [pc, #188]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039e2:	0f1b      	lsrs	r3, r3, #28
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	019a      	lsls	r2, r3, #6
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	691b      	ldr	r3, [r3, #16]
 80039f4:	041b      	lsls	r3, r3, #16
 80039f6:	431a      	orrs	r2, r3
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	061b      	lsls	r3, r3, #24
 80039fc:	431a      	orrs	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	071b      	lsls	r3, r3, #28
 8003a02:	4926      	ldr	r1, [pc, #152]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d011      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	019a      	lsls	r2, r3, #6
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	041b      	lsls	r3, r3, #16
 8003a22:	431a      	orrs	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	061b      	lsls	r3, r3, #24
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	071b      	lsls	r3, r3, #28
 8003a32:	491a      	ldr	r1, [pc, #104]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a34:	4313      	orrs	r3, r2
 8003a36:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003a3a:	4b18      	ldr	r3, [pc, #96]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a17      	ldr	r2, [pc, #92]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a40:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003a44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a46:	f7fd ff69 	bl	800191c <HAL_GetTick>
 8003a4a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a4c:	e008      	b.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a4e:	f7fd ff65 	bl	800191c <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	2b64      	cmp	r3, #100	; 0x64
 8003a5a:	d901      	bls.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e0d8      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003a60:	4b0e      	ldr	r3, [pc, #56]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d0f0      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	f040 80ce 	bne.w	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003a74:	4b09      	ldr	r3, [pc, #36]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a08      	ldr	r2, [pc, #32]	; (8003a9c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a80:	f7fd ff4c 	bl	800191c <HAL_GetTick>
 8003a84:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003a86:	e00b      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003a88:	f7fd ff48 	bl	800191c <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	; 0x64
 8003a94:	d904      	bls.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e0bb      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003a9a:	bf00      	nop
 8003a9c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003aa0:	4b5e      	ldr	r3, [pc, #376]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003aa8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003aac:	d0ec      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d003      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d009      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d02e      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d12a      	bne.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003ad6:	4b51      	ldr	r3, [pc, #324]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003adc:	0c1b      	lsrs	r3, r3, #16
 8003ade:	f003 0303 	and.w	r3, r3, #3
 8003ae2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ae4:	4b4d      	ldr	r3, [pc, #308]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aea:	0f1b      	lsrs	r3, r3, #28
 8003aec:	f003 0307 	and.w	r3, r3, #7
 8003af0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	695b      	ldr	r3, [r3, #20]
 8003af6:	019a      	lsls	r2, r3, #6
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	041b      	lsls	r3, r3, #16
 8003afc:	431a      	orrs	r2, r3
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	061b      	lsls	r3, r3, #24
 8003b04:	431a      	orrs	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	071b      	lsls	r3, r3, #28
 8003b0a:	4944      	ldr	r1, [pc, #272]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003b12:	4b42      	ldr	r3, [pc, #264]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b18:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b20:	3b01      	subs	r3, #1
 8003b22:	021b      	lsls	r3, r3, #8
 8003b24:	493d      	ldr	r1, [pc, #244]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d022      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b40:	d11d      	bne.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b42:	4b36      	ldr	r3, [pc, #216]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b48:	0e1b      	lsrs	r3, r3, #24
 8003b4a:	f003 030f 	and.w	r3, r3, #15
 8003b4e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003b50:	4b32      	ldr	r3, [pc, #200]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b56:	0f1b      	lsrs	r3, r3, #28
 8003b58:	f003 0307 	and.w	r3, r3, #7
 8003b5c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	695b      	ldr	r3, [r3, #20]
 8003b62:	019a      	lsls	r2, r3, #6
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a1b      	ldr	r3, [r3, #32]
 8003b68:	041b      	lsls	r3, r3, #16
 8003b6a:	431a      	orrs	r2, r3
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	061b      	lsls	r3, r3, #24
 8003b70:	431a      	orrs	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	071b      	lsls	r3, r3, #28
 8003b76:	4929      	ldr	r1, [pc, #164]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d028      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003b8a:	4b24      	ldr	r3, [pc, #144]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b90:	0e1b      	lsrs	r3, r3, #24
 8003b92:	f003 030f 	and.w	r3, r3, #15
 8003b96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003b98:	4b20      	ldr	r3, [pc, #128]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b9e:	0c1b      	lsrs	r3, r3, #16
 8003ba0:	f003 0303 	and.w	r3, r3, #3
 8003ba4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	019a      	lsls	r2, r3, #6
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	041b      	lsls	r3, r3, #16
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	061b      	lsls	r3, r3, #24
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	69db      	ldr	r3, [r3, #28]
 8003bbc:	071b      	lsls	r3, r3, #28
 8003bbe:	4917      	ldr	r1, [pc, #92]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003bc6:	4b15      	ldr	r3, [pc, #84]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003bcc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd4:	4911      	ldr	r1, [pc, #68]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003bdc:	4b0f      	ldr	r3, [pc, #60]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a0e      	ldr	r2, [pc, #56]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003be2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003be6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003be8:	f7fd fe98 	bl	800191c <HAL_GetTick>
 8003bec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003bee:	e008      	b.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003bf0:	f7fd fe94 	bl	800191c <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b64      	cmp	r3, #100	; 0x64
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e007      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003c02:	4b06      	ldr	r3, [pc, #24]	; (8003c1c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c0e:	d1ef      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3720      	adds	r7, #32
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}
 8003c1a:	bf00      	nop
 8003c1c:	40023800 	.word	0x40023800

08003c20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b082      	sub	sp, #8
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e049      	b.n	8003cc6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d106      	bne.n	8003c4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f7fd fc46 	bl	80014d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2202      	movs	r2, #2
 8003c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	4610      	mov	r0, r2
 8003c60:	f000 fd30 	bl	80046c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
	...

08003cd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d001      	beq.n	8003ce8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e054      	b.n	8003d92 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2202      	movs	r2, #2
 8003cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f042 0201 	orr.w	r2, r2, #1
 8003cfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4a26      	ldr	r2, [pc, #152]	; (8003da0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d022      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d12:	d01d      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a22      	ldr	r2, [pc, #136]	; (8003da4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d018      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a21      	ldr	r2, [pc, #132]	; (8003da8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d013      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a1f      	ldr	r2, [pc, #124]	; (8003dac <HAL_TIM_Base_Start_IT+0xdc>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d00e      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a1e      	ldr	r2, [pc, #120]	; (8003db0 <HAL_TIM_Base_Start_IT+0xe0>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d009      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a1c      	ldr	r2, [pc, #112]	; (8003db4 <HAL_TIM_Base_Start_IT+0xe4>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d004      	beq.n	8003d50 <HAL_TIM_Base_Start_IT+0x80>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a1b      	ldr	r2, [pc, #108]	; (8003db8 <HAL_TIM_Base_Start_IT+0xe8>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d115      	bne.n	8003d7c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689a      	ldr	r2, [r3, #8]
 8003d56:	4b19      	ldr	r3, [pc, #100]	; (8003dbc <HAL_TIM_Base_Start_IT+0xec>)
 8003d58:	4013      	ands	r3, r2
 8003d5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2b06      	cmp	r3, #6
 8003d60:	d015      	beq.n	8003d8e <HAL_TIM_Base_Start_IT+0xbe>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d68:	d011      	beq.n	8003d8e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0201 	orr.w	r2, r2, #1
 8003d78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d7a:	e008      	b.n	8003d8e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0201 	orr.w	r2, r2, #1
 8003d8a:	601a      	str	r2, [r3, #0]
 8003d8c:	e000      	b.n	8003d90 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d8e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3714      	adds	r7, #20
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	40010000 	.word	0x40010000
 8003da4:	40000400 	.word	0x40000400
 8003da8:	40000800 	.word	0x40000800
 8003dac:	40000c00 	.word	0x40000c00
 8003db0:	40010400 	.word	0x40010400
 8003db4:	40014000 	.word	0x40014000
 8003db8:	40001800 	.word	0x40001800
 8003dbc:	00010007 	.word	0x00010007

08003dc0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e049      	b.n	8003e66 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d106      	bne.n	8003dec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 f841 	bl	8003e6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2202      	movs	r2, #2
 8003df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3304      	adds	r3, #4
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4610      	mov	r0, r2
 8003e00:	f000 fc60 	bl	80046c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2201      	movs	r2, #1
 8003e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3708      	adds	r7, #8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
	...

08003e84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
 8003e8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d109      	bne.n	8003ea8 <HAL_TIM_PWM_Start+0x24>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	bf14      	ite	ne
 8003ea0:	2301      	movne	r3, #1
 8003ea2:	2300      	moveq	r3, #0
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	e03c      	b.n	8003f22 <HAL_TIM_PWM_Start+0x9e>
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	2b04      	cmp	r3, #4
 8003eac:	d109      	bne.n	8003ec2 <HAL_TIM_PWM_Start+0x3e>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	bf14      	ite	ne
 8003eba:	2301      	movne	r3, #1
 8003ebc:	2300      	moveq	r3, #0
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	e02f      	b.n	8003f22 <HAL_TIM_PWM_Start+0x9e>
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d109      	bne.n	8003edc <HAL_TIM_PWM_Start+0x58>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	bf14      	ite	ne
 8003ed4:	2301      	movne	r3, #1
 8003ed6:	2300      	moveq	r3, #0
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	e022      	b.n	8003f22 <HAL_TIM_PWM_Start+0x9e>
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	2b0c      	cmp	r3, #12
 8003ee0:	d109      	bne.n	8003ef6 <HAL_TIM_PWM_Start+0x72>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	bf14      	ite	ne
 8003eee:	2301      	movne	r3, #1
 8003ef0:	2300      	moveq	r3, #0
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	e015      	b.n	8003f22 <HAL_TIM_PWM_Start+0x9e>
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	2b10      	cmp	r3, #16
 8003efa:	d109      	bne.n	8003f10 <HAL_TIM_PWM_Start+0x8c>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	bf14      	ite	ne
 8003f08:	2301      	movne	r3, #1
 8003f0a:	2300      	moveq	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	e008      	b.n	8003f22 <HAL_TIM_PWM_Start+0x9e>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	bf14      	ite	ne
 8003f1c:	2301      	movne	r3, #1
 8003f1e:	2300      	moveq	r3, #0
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e092      	b.n	8004050 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d104      	bne.n	8003f3a <HAL_TIM_PWM_Start+0xb6>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2202      	movs	r2, #2
 8003f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f38:	e023      	b.n	8003f82 <HAL_TIM_PWM_Start+0xfe>
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b04      	cmp	r3, #4
 8003f3e:	d104      	bne.n	8003f4a <HAL_TIM_PWM_Start+0xc6>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f48:	e01b      	b.n	8003f82 <HAL_TIM_PWM_Start+0xfe>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	2b08      	cmp	r3, #8
 8003f4e:	d104      	bne.n	8003f5a <HAL_TIM_PWM_Start+0xd6>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f58:	e013      	b.n	8003f82 <HAL_TIM_PWM_Start+0xfe>
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	2b0c      	cmp	r3, #12
 8003f5e:	d104      	bne.n	8003f6a <HAL_TIM_PWM_Start+0xe6>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2202      	movs	r2, #2
 8003f64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f68:	e00b      	b.n	8003f82 <HAL_TIM_PWM_Start+0xfe>
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	2b10      	cmp	r3, #16
 8003f6e:	d104      	bne.n	8003f7a <HAL_TIM_PWM_Start+0xf6>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2202      	movs	r2, #2
 8003f74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f78:	e003      	b.n	8003f82 <HAL_TIM_PWM_Start+0xfe>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2202      	movs	r2, #2
 8003f7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2201      	movs	r2, #1
 8003f88:	6839      	ldr	r1, [r7, #0]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f000 ff32 	bl	8004df4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a30      	ldr	r2, [pc, #192]	; (8004058 <HAL_TIM_PWM_Start+0x1d4>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d004      	beq.n	8003fa4 <HAL_TIM_PWM_Start+0x120>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a2f      	ldr	r2, [pc, #188]	; (800405c <HAL_TIM_PWM_Start+0x1d8>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d101      	bne.n	8003fa8 <HAL_TIM_PWM_Start+0x124>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e000      	b.n	8003faa <HAL_TIM_PWM_Start+0x126>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d007      	beq.n	8003fbe <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fbc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a25      	ldr	r2, [pc, #148]	; (8004058 <HAL_TIM_PWM_Start+0x1d4>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d022      	beq.n	800400e <HAL_TIM_PWM_Start+0x18a>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fd0:	d01d      	beq.n	800400e <HAL_TIM_PWM_Start+0x18a>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a22      	ldr	r2, [pc, #136]	; (8004060 <HAL_TIM_PWM_Start+0x1dc>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d018      	beq.n	800400e <HAL_TIM_PWM_Start+0x18a>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a20      	ldr	r2, [pc, #128]	; (8004064 <HAL_TIM_PWM_Start+0x1e0>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d013      	beq.n	800400e <HAL_TIM_PWM_Start+0x18a>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a1f      	ldr	r2, [pc, #124]	; (8004068 <HAL_TIM_PWM_Start+0x1e4>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d00e      	beq.n	800400e <HAL_TIM_PWM_Start+0x18a>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a19      	ldr	r2, [pc, #100]	; (800405c <HAL_TIM_PWM_Start+0x1d8>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d009      	beq.n	800400e <HAL_TIM_PWM_Start+0x18a>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a1b      	ldr	r2, [pc, #108]	; (800406c <HAL_TIM_PWM_Start+0x1e8>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d004      	beq.n	800400e <HAL_TIM_PWM_Start+0x18a>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a19      	ldr	r2, [pc, #100]	; (8004070 <HAL_TIM_PWM_Start+0x1ec>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d115      	bne.n	800403a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	689a      	ldr	r2, [r3, #8]
 8004014:	4b17      	ldr	r3, [pc, #92]	; (8004074 <HAL_TIM_PWM_Start+0x1f0>)
 8004016:	4013      	ands	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2b06      	cmp	r3, #6
 800401e:	d015      	beq.n	800404c <HAL_TIM_PWM_Start+0x1c8>
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004026:	d011      	beq.n	800404c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f042 0201 	orr.w	r2, r2, #1
 8004036:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004038:	e008      	b.n	800404c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f042 0201 	orr.w	r2, r2, #1
 8004048:	601a      	str	r2, [r3, #0]
 800404a:	e000      	b.n	800404e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800404c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	40010000 	.word	0x40010000
 800405c:	40010400 	.word	0x40010400
 8004060:	40000400 	.word	0x40000400
 8004064:	40000800 	.word	0x40000800
 8004068:	40000c00 	.word	0x40000c00
 800406c:	40014000 	.word	0x40014000
 8004070:	40001800 	.word	0x40001800
 8004074:	00010007 	.word	0x00010007

08004078 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b02      	cmp	r3, #2
 800408c:	d122      	bne.n	80040d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b02      	cmp	r3, #2
 800409a:	d11b      	bne.n	80040d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f06f 0202 	mvn.w	r2, #2
 80040a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	f003 0303 	and.w	r3, r3, #3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 fae4 	bl	8004688 <HAL_TIM_IC_CaptureCallback>
 80040c0:	e005      	b.n	80040ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 fad6 	bl	8004674 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 fae7 	bl	800469c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	f003 0304 	and.w	r3, r3, #4
 80040de:	2b04      	cmp	r3, #4
 80040e0:	d122      	bne.n	8004128 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	f003 0304 	and.w	r3, r3, #4
 80040ec:	2b04      	cmp	r3, #4
 80040ee:	d11b      	bne.n	8004128 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f06f 0204 	mvn.w	r2, #4
 80040f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2202      	movs	r2, #2
 80040fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800410a:	2b00      	cmp	r3, #0
 800410c:	d003      	beq.n	8004116 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f000 faba 	bl	8004688 <HAL_TIM_IC_CaptureCallback>
 8004114:	e005      	b.n	8004122 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 faac 	bl	8004674 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 fabd 	bl	800469c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	f003 0308 	and.w	r3, r3, #8
 8004132:	2b08      	cmp	r3, #8
 8004134:	d122      	bne.n	800417c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	f003 0308 	and.w	r3, r3, #8
 8004140:	2b08      	cmp	r3, #8
 8004142:	d11b      	bne.n	800417c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f06f 0208 	mvn.w	r2, #8
 800414c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2204      	movs	r2, #4
 8004152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	69db      	ldr	r3, [r3, #28]
 800415a:	f003 0303 	and.w	r3, r3, #3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d003      	beq.n	800416a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 fa90 	bl	8004688 <HAL_TIM_IC_CaptureCallback>
 8004168:	e005      	b.n	8004176 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	f000 fa82 	bl	8004674 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 fa93 	bl	800469c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f003 0310 	and.w	r3, r3, #16
 8004186:	2b10      	cmp	r3, #16
 8004188:	d122      	bne.n	80041d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f003 0310 	and.w	r3, r3, #16
 8004194:	2b10      	cmp	r3, #16
 8004196:	d11b      	bne.n	80041d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f06f 0210 	mvn.w	r2, #16
 80041a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2208      	movs	r2, #8
 80041a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 fa66 	bl	8004688 <HAL_TIM_IC_CaptureCallback>
 80041bc:	e005      	b.n	80041ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 fa58 	bl	8004674 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f000 fa69 	bl	800469c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d10e      	bne.n	80041fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	f003 0301 	and.w	r3, r3, #1
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d107      	bne.n	80041fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f06f 0201 	mvn.w	r2, #1
 80041f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f7fc ff1c 	bl	8001034 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004206:	2b80      	cmp	r3, #128	; 0x80
 8004208:	d10e      	bne.n	8004228 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004214:	2b80      	cmp	r3, #128	; 0x80
 8004216:	d107      	bne.n	8004228 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 ff22 	bl	800506c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004232:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004236:	d10e      	bne.n	8004256 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004242:	2b80      	cmp	r3, #128	; 0x80
 8004244:	d107      	bne.n	8004256 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800424e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 ff15 	bl	8005080 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004260:	2b40      	cmp	r3, #64	; 0x40
 8004262:	d10e      	bne.n	8004282 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800426e:	2b40      	cmp	r3, #64	; 0x40
 8004270:	d107      	bne.n	8004282 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800427a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 fa17 	bl	80046b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	f003 0320 	and.w	r3, r3, #32
 800428c:	2b20      	cmp	r3, #32
 800428e:	d10e      	bne.n	80042ae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	f003 0320 	and.w	r3, r3, #32
 800429a:	2b20      	cmp	r3, #32
 800429c:	d107      	bne.n	80042ae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f06f 0220 	mvn.w	r2, #32
 80042a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f000 fed5 	bl	8005058 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80042ae:	bf00      	nop
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
	...

080042b8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b086      	sub	sp, #24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042c4:	2300      	movs	r3, #0
 80042c6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d101      	bne.n	80042d6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80042d2:	2302      	movs	r3, #2
 80042d4:	e0ff      	b.n	80044d6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2201      	movs	r2, #1
 80042da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2b14      	cmp	r3, #20
 80042e2:	f200 80f0 	bhi.w	80044c6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80042e6:	a201      	add	r2, pc, #4	; (adr r2, 80042ec <HAL_TIM_PWM_ConfigChannel+0x34>)
 80042e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ec:	08004341 	.word	0x08004341
 80042f0:	080044c7 	.word	0x080044c7
 80042f4:	080044c7 	.word	0x080044c7
 80042f8:	080044c7 	.word	0x080044c7
 80042fc:	08004381 	.word	0x08004381
 8004300:	080044c7 	.word	0x080044c7
 8004304:	080044c7 	.word	0x080044c7
 8004308:	080044c7 	.word	0x080044c7
 800430c:	080043c3 	.word	0x080043c3
 8004310:	080044c7 	.word	0x080044c7
 8004314:	080044c7 	.word	0x080044c7
 8004318:	080044c7 	.word	0x080044c7
 800431c:	08004403 	.word	0x08004403
 8004320:	080044c7 	.word	0x080044c7
 8004324:	080044c7 	.word	0x080044c7
 8004328:	080044c7 	.word	0x080044c7
 800432c:	08004445 	.word	0x08004445
 8004330:	080044c7 	.word	0x080044c7
 8004334:	080044c7 	.word	0x080044c7
 8004338:	080044c7 	.word	0x080044c7
 800433c:	08004485 	.word	0x08004485
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68b9      	ldr	r1, [r7, #8]
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fa5c 	bl	8004804 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	699a      	ldr	r2, [r3, #24]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0208 	orr.w	r2, r2, #8
 800435a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	699a      	ldr	r2, [r3, #24]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f022 0204 	bic.w	r2, r2, #4
 800436a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6999      	ldr	r1, [r3, #24]
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	691a      	ldr	r2, [r3, #16]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	430a      	orrs	r2, r1
 800437c:	619a      	str	r2, [r3, #24]
      break;
 800437e:	e0a5      	b.n	80044cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68b9      	ldr	r1, [r7, #8]
 8004386:	4618      	mov	r0, r3
 8004388:	f000 faae 	bl	80048e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	699a      	ldr	r2, [r3, #24]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800439a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	699a      	ldr	r2, [r3, #24]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	6999      	ldr	r1, [r3, #24]
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	021a      	lsls	r2, r3, #8
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	619a      	str	r2, [r3, #24]
      break;
 80043c0:	e084      	b.n	80044cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68b9      	ldr	r1, [r7, #8]
 80043c8:	4618      	mov	r0, r3
 80043ca:	f000 fb05 	bl	80049d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	69da      	ldr	r2, [r3, #28]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f042 0208 	orr.w	r2, r2, #8
 80043dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	69da      	ldr	r2, [r3, #28]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f022 0204 	bic.w	r2, r2, #4
 80043ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	69d9      	ldr	r1, [r3, #28]
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	691a      	ldr	r2, [r3, #16]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	61da      	str	r2, [r3, #28]
      break;
 8004400:	e064      	b.n	80044cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	68b9      	ldr	r1, [r7, #8]
 8004408:	4618      	mov	r0, r3
 800440a:	f000 fb5b 	bl	8004ac4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	69da      	ldr	r2, [r3, #28]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800441c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	69da      	ldr	r2, [r3, #28]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800442c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69d9      	ldr	r1, [r3, #28]
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	691b      	ldr	r3, [r3, #16]
 8004438:	021a      	lsls	r2, r3, #8
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	61da      	str	r2, [r3, #28]
      break;
 8004442:	e043      	b.n	80044cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68b9      	ldr	r1, [r7, #8]
 800444a:	4618      	mov	r0, r3
 800444c:	f000 fb92 	bl	8004b74 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f042 0208 	orr.w	r2, r2, #8
 800445e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f022 0204 	bic.w	r2, r2, #4
 800446e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	691a      	ldr	r2, [r3, #16]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	430a      	orrs	r2, r1
 8004480:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004482:	e023      	b.n	80044cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68b9      	ldr	r1, [r7, #8]
 800448a:	4618      	mov	r0, r3
 800448c:	f000 fbc4 	bl	8004c18 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800449e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	021a      	lsls	r2, r3, #8
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	430a      	orrs	r2, r1
 80044c2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80044c4:	e002      	b.n	80044cc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	75fb      	strb	r3, [r7, #23]
      break;
 80044ca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3718      	adds	r7, #24
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop

080044e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044ea:	2300      	movs	r3, #0
 80044ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d101      	bne.n	80044fc <HAL_TIM_ConfigClockSource+0x1c>
 80044f8:	2302      	movs	r3, #2
 80044fa:	e0b4      	b.n	8004666 <HAL_TIM_ConfigClockSource+0x186>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2202      	movs	r2, #2
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004514:	68ba      	ldr	r2, [r7, #8]
 8004516:	4b56      	ldr	r3, [pc, #344]	; (8004670 <HAL_TIM_ConfigClockSource+0x190>)
 8004518:	4013      	ands	r3, r2
 800451a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004522:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004534:	d03e      	beq.n	80045b4 <HAL_TIM_ConfigClockSource+0xd4>
 8004536:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800453a:	f200 8087 	bhi.w	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800453e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004542:	f000 8086 	beq.w	8004652 <HAL_TIM_ConfigClockSource+0x172>
 8004546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800454a:	d87f      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800454c:	2b70      	cmp	r3, #112	; 0x70
 800454e:	d01a      	beq.n	8004586 <HAL_TIM_ConfigClockSource+0xa6>
 8004550:	2b70      	cmp	r3, #112	; 0x70
 8004552:	d87b      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 8004554:	2b60      	cmp	r3, #96	; 0x60
 8004556:	d050      	beq.n	80045fa <HAL_TIM_ConfigClockSource+0x11a>
 8004558:	2b60      	cmp	r3, #96	; 0x60
 800455a:	d877      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800455c:	2b50      	cmp	r3, #80	; 0x50
 800455e:	d03c      	beq.n	80045da <HAL_TIM_ConfigClockSource+0xfa>
 8004560:	2b50      	cmp	r3, #80	; 0x50
 8004562:	d873      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 8004564:	2b40      	cmp	r3, #64	; 0x40
 8004566:	d058      	beq.n	800461a <HAL_TIM_ConfigClockSource+0x13a>
 8004568:	2b40      	cmp	r3, #64	; 0x40
 800456a:	d86f      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800456c:	2b30      	cmp	r3, #48	; 0x30
 800456e:	d064      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004570:	2b30      	cmp	r3, #48	; 0x30
 8004572:	d86b      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 8004574:	2b20      	cmp	r3, #32
 8004576:	d060      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004578:	2b20      	cmp	r3, #32
 800457a:	d867      	bhi.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
 800457c:	2b00      	cmp	r3, #0
 800457e:	d05c      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004580:	2b10      	cmp	r3, #16
 8004582:	d05a      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x15a>
 8004584:	e062      	b.n	800464c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6818      	ldr	r0, [r3, #0]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	6899      	ldr	r1, [r3, #8]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	68db      	ldr	r3, [r3, #12]
 8004596:	f000 fc0d 	bl	8004db4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	609a      	str	r2, [r3, #8]
      break;
 80045b2:	e04f      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6818      	ldr	r0, [r3, #0]
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	6899      	ldr	r1, [r3, #8]
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	f000 fbf6 	bl	8004db4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689a      	ldr	r2, [r3, #8]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045d6:	609a      	str	r2, [r3, #8]
      break;
 80045d8:	e03c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6818      	ldr	r0, [r3, #0]
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	6859      	ldr	r1, [r3, #4]
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	461a      	mov	r2, r3
 80045e8:	f000 fb6a 	bl	8004cc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2150      	movs	r1, #80	; 0x50
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 fbc3 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 80045f8:	e02c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6818      	ldr	r0, [r3, #0]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	6859      	ldr	r1, [r3, #4]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	461a      	mov	r2, r3
 8004608:	f000 fb89 	bl	8004d1e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2160      	movs	r1, #96	; 0x60
 8004612:	4618      	mov	r0, r3
 8004614:	f000 fbb3 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004618:	e01c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6818      	ldr	r0, [r3, #0]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	6859      	ldr	r1, [r3, #4]
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	461a      	mov	r2, r3
 8004628:	f000 fb4a 	bl	8004cc0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2140      	movs	r1, #64	; 0x40
 8004632:	4618      	mov	r0, r3
 8004634:	f000 fba3 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 8004638:	e00c      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4619      	mov	r1, r3
 8004644:	4610      	mov	r0, r2
 8004646:	f000 fb9a 	bl	8004d7e <TIM_ITRx_SetConfig>
      break;
 800464a:	e003      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	73fb      	strb	r3, [r7, #15]
      break;
 8004650:	e000      	b.n	8004654 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004652:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004664:	7bfb      	ldrb	r3, [r7, #15]
}
 8004666:	4618      	mov	r0, r3
 8004668:	3710      	adds	r7, #16
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	fffeff88 	.word	0xfffeff88

08004674 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800467c:	bf00      	nop
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046a4:	bf00      	nop
 80046a6:	370c      	adds	r7, #12
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr

080046b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a40      	ldr	r2, [pc, #256]	; (80047d8 <TIM_Base_SetConfig+0x114>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d013      	beq.n	8004704 <TIM_Base_SetConfig+0x40>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046e2:	d00f      	beq.n	8004704 <TIM_Base_SetConfig+0x40>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a3d      	ldr	r2, [pc, #244]	; (80047dc <TIM_Base_SetConfig+0x118>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d00b      	beq.n	8004704 <TIM_Base_SetConfig+0x40>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a3c      	ldr	r2, [pc, #240]	; (80047e0 <TIM_Base_SetConfig+0x11c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d007      	beq.n	8004704 <TIM_Base_SetConfig+0x40>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a3b      	ldr	r2, [pc, #236]	; (80047e4 <TIM_Base_SetConfig+0x120>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d003      	beq.n	8004704 <TIM_Base_SetConfig+0x40>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a3a      	ldr	r2, [pc, #232]	; (80047e8 <TIM_Base_SetConfig+0x124>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d108      	bne.n	8004716 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a2f      	ldr	r2, [pc, #188]	; (80047d8 <TIM_Base_SetConfig+0x114>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d02b      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004724:	d027      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a2c      	ldr	r2, [pc, #176]	; (80047dc <TIM_Base_SetConfig+0x118>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d023      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a2b      	ldr	r2, [pc, #172]	; (80047e0 <TIM_Base_SetConfig+0x11c>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d01f      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a2a      	ldr	r2, [pc, #168]	; (80047e4 <TIM_Base_SetConfig+0x120>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d01b      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a29      	ldr	r2, [pc, #164]	; (80047e8 <TIM_Base_SetConfig+0x124>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d017      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a28      	ldr	r2, [pc, #160]	; (80047ec <TIM_Base_SetConfig+0x128>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d013      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a27      	ldr	r2, [pc, #156]	; (80047f0 <TIM_Base_SetConfig+0x12c>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d00f      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a26      	ldr	r2, [pc, #152]	; (80047f4 <TIM_Base_SetConfig+0x130>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d00b      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a25      	ldr	r2, [pc, #148]	; (80047f8 <TIM_Base_SetConfig+0x134>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d007      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a24      	ldr	r2, [pc, #144]	; (80047fc <TIM_Base_SetConfig+0x138>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d003      	beq.n	8004776 <TIM_Base_SetConfig+0xb2>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a23      	ldr	r2, [pc, #140]	; (8004800 <TIM_Base_SetConfig+0x13c>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d108      	bne.n	8004788 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800477c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	4313      	orrs	r3, r2
 8004786:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	695b      	ldr	r3, [r3, #20]
 8004792:	4313      	orrs	r3, r2
 8004794:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	689a      	ldr	r2, [r3, #8]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a0a      	ldr	r2, [pc, #40]	; (80047d8 <TIM_Base_SetConfig+0x114>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d003      	beq.n	80047bc <TIM_Base_SetConfig+0xf8>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a0c      	ldr	r2, [pc, #48]	; (80047e8 <TIM_Base_SetConfig+0x124>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d103      	bne.n	80047c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	691a      	ldr	r2, [r3, #16]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	615a      	str	r2, [r3, #20]
}
 80047ca:	bf00      	nop
 80047cc:	3714      	adds	r7, #20
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
 80047d6:	bf00      	nop
 80047d8:	40010000 	.word	0x40010000
 80047dc:	40000400 	.word	0x40000400
 80047e0:	40000800 	.word	0x40000800
 80047e4:	40000c00 	.word	0x40000c00
 80047e8:	40010400 	.word	0x40010400
 80047ec:	40014000 	.word	0x40014000
 80047f0:	40014400 	.word	0x40014400
 80047f4:	40014800 	.word	0x40014800
 80047f8:	40001800 	.word	0x40001800
 80047fc:	40001c00 	.word	0x40001c00
 8004800:	40002000 	.word	0x40002000

08004804 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004804:	b480      	push	{r7}
 8004806:	b087      	sub	sp, #28
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	f023 0201 	bic.w	r2, r3, #1
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	4b2b      	ldr	r3, [pc, #172]	; (80048dc <TIM_OC1_SetConfig+0xd8>)
 8004830:	4013      	ands	r3, r2
 8004832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f023 0303 	bic.w	r3, r3, #3
 800483a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68fa      	ldr	r2, [r7, #12]
 8004842:	4313      	orrs	r3, r2
 8004844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	f023 0302 	bic.w	r3, r3, #2
 800484c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	4313      	orrs	r3, r2
 8004856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a21      	ldr	r2, [pc, #132]	; (80048e0 <TIM_OC1_SetConfig+0xdc>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d003      	beq.n	8004868 <TIM_OC1_SetConfig+0x64>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a20      	ldr	r2, [pc, #128]	; (80048e4 <TIM_OC1_SetConfig+0xe0>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d10c      	bne.n	8004882 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	f023 0308 	bic.w	r3, r3, #8
 800486e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	697a      	ldr	r2, [r7, #20]
 8004876:	4313      	orrs	r3, r2
 8004878:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	f023 0304 	bic.w	r3, r3, #4
 8004880:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a16      	ldr	r2, [pc, #88]	; (80048e0 <TIM_OC1_SetConfig+0xdc>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d003      	beq.n	8004892 <TIM_OC1_SetConfig+0x8e>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a15      	ldr	r2, [pc, #84]	; (80048e4 <TIM_OC1_SetConfig+0xe0>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d111      	bne.n	80048b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004898:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80048a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	4313      	orrs	r3, r2
 80048aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	699b      	ldr	r3, [r3, #24]
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	685a      	ldr	r2, [r3, #4]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	697a      	ldr	r2, [r7, #20]
 80048ce:	621a      	str	r2, [r3, #32]
}
 80048d0:	bf00      	nop
 80048d2:	371c      	adds	r7, #28
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr
 80048dc:	fffeff8f 	.word	0xfffeff8f
 80048e0:	40010000 	.word	0x40010000
 80048e4:	40010400 	.word	0x40010400

080048e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	f023 0210 	bic.w	r2, r3, #16
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	699b      	ldr	r3, [r3, #24]
 800490e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	4b2e      	ldr	r3, [pc, #184]	; (80049cc <TIM_OC2_SetConfig+0xe4>)
 8004914:	4013      	ands	r3, r2
 8004916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800491e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	021b      	lsls	r3, r3, #8
 8004926:	68fa      	ldr	r2, [r7, #12]
 8004928:	4313      	orrs	r3, r2
 800492a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	f023 0320 	bic.w	r3, r3, #32
 8004932:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	011b      	lsls	r3, r3, #4
 800493a:	697a      	ldr	r2, [r7, #20]
 800493c:	4313      	orrs	r3, r2
 800493e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a23      	ldr	r2, [pc, #140]	; (80049d0 <TIM_OC2_SetConfig+0xe8>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d003      	beq.n	8004950 <TIM_OC2_SetConfig+0x68>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a22      	ldr	r2, [pc, #136]	; (80049d4 <TIM_OC2_SetConfig+0xec>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d10d      	bne.n	800496c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004956:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	011b      	lsls	r3, r3, #4
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	4313      	orrs	r3, r2
 8004962:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800496a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a18      	ldr	r2, [pc, #96]	; (80049d0 <TIM_OC2_SetConfig+0xe8>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d003      	beq.n	800497c <TIM_OC2_SetConfig+0x94>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a17      	ldr	r2, [pc, #92]	; (80049d4 <TIM_OC2_SetConfig+0xec>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d113      	bne.n	80049a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004982:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800498a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	693a      	ldr	r2, [r7, #16]
 8004994:	4313      	orrs	r3, r2
 8004996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	621a      	str	r2, [r3, #32]
}
 80049be:	bf00      	nop
 80049c0:	371c      	adds	r7, #28
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	feff8fff 	.word	0xfeff8fff
 80049d0:	40010000 	.word	0x40010000
 80049d4:	40010400 	.word	0x40010400

080049d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049d8:	b480      	push	{r7}
 80049da:	b087      	sub	sp, #28
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a1b      	ldr	r3, [r3, #32]
 80049e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4b2d      	ldr	r3, [pc, #180]	; (8004ab8 <TIM_OC3_SetConfig+0xe0>)
 8004a04:	4013      	ands	r3, r2
 8004a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f023 0303 	bic.w	r3, r3, #3
 8004a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	021b      	lsls	r3, r3, #8
 8004a28:	697a      	ldr	r2, [r7, #20]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	4a22      	ldr	r2, [pc, #136]	; (8004abc <TIM_OC3_SetConfig+0xe4>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d003      	beq.n	8004a3e <TIM_OC3_SetConfig+0x66>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a21      	ldr	r2, [pc, #132]	; (8004ac0 <TIM_OC3_SetConfig+0xe8>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d10d      	bne.n	8004a5a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	021b      	lsls	r3, r3, #8
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a17      	ldr	r2, [pc, #92]	; (8004abc <TIM_OC3_SetConfig+0xe4>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d003      	beq.n	8004a6a <TIM_OC3_SetConfig+0x92>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a16      	ldr	r2, [pc, #88]	; (8004ac0 <TIM_OC3_SetConfig+0xe8>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d113      	bne.n	8004a92 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	011b      	lsls	r3, r3, #4
 8004a80:	693a      	ldr	r2, [r7, #16]
 8004a82:	4313      	orrs	r3, r2
 8004a84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	011b      	lsls	r3, r3, #4
 8004a8c:	693a      	ldr	r2, [r7, #16]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	68fa      	ldr	r2, [r7, #12]
 8004a9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	685a      	ldr	r2, [r3, #4]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	621a      	str	r2, [r3, #32]
}
 8004aac:	bf00      	nop
 8004aae:	371c      	adds	r7, #28
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr
 8004ab8:	fffeff8f 	.word	0xfffeff8f
 8004abc:	40010000 	.word	0x40010000
 8004ac0:	40010400 	.word	0x40010400

08004ac4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b087      	sub	sp, #28
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a1b      	ldr	r3, [r3, #32]
 8004ad2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	69db      	ldr	r3, [r3, #28]
 8004aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	4b1e      	ldr	r3, [pc, #120]	; (8004b68 <TIM_OC4_SetConfig+0xa4>)
 8004af0:	4013      	ands	r3, r2
 8004af2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004afa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	021b      	lsls	r3, r3, #8
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	031b      	lsls	r3, r3, #12
 8004b16:	693a      	ldr	r2, [r7, #16]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a13      	ldr	r2, [pc, #76]	; (8004b6c <TIM_OC4_SetConfig+0xa8>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d003      	beq.n	8004b2c <TIM_OC4_SetConfig+0x68>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a12      	ldr	r2, [pc, #72]	; (8004b70 <TIM_OC4_SetConfig+0xac>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d109      	bne.n	8004b40 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	019b      	lsls	r3, r3, #6
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	697a      	ldr	r2, [r7, #20]
 8004b44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685a      	ldr	r2, [r3, #4]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	621a      	str	r2, [r3, #32]
}
 8004b5a:	bf00      	nop
 8004b5c:	371c      	adds	r7, #28
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	feff8fff 	.word	0xfeff8fff
 8004b6c:	40010000 	.word	0x40010000
 8004b70:	40010400 	.word	0x40010400

08004b74 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b087      	sub	sp, #28
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6a1b      	ldr	r3, [r3, #32]
 8004b82:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004b9c:	68fa      	ldr	r2, [r7, #12]
 8004b9e:	4b1b      	ldr	r3, [pc, #108]	; (8004c0c <TIM_OC5_SetConfig+0x98>)
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004bb4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	041b      	lsls	r3, r3, #16
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a12      	ldr	r2, [pc, #72]	; (8004c10 <TIM_OC5_SetConfig+0x9c>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d003      	beq.n	8004bd2 <TIM_OC5_SetConfig+0x5e>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a11      	ldr	r2, [pc, #68]	; (8004c14 <TIM_OC5_SetConfig+0xa0>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d109      	bne.n	8004be6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bd8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	021b      	lsls	r3, r3, #8
 8004be0:	697a      	ldr	r2, [r7, #20]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	697a      	ldr	r2, [r7, #20]
 8004bea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	621a      	str	r2, [r3, #32]
}
 8004c00:	bf00      	nop
 8004c02:	371c      	adds	r7, #28
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr
 8004c0c:	fffeff8f 	.word	0xfffeff8f
 8004c10:	40010000 	.word	0x40010000
 8004c14:	40010400 	.word	0x40010400

08004c18 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b087      	sub	sp, #28
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6a1b      	ldr	r3, [r3, #32]
 8004c26:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6a1b      	ldr	r3, [r3, #32]
 8004c32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	4b1c      	ldr	r3, [pc, #112]	; (8004cb4 <TIM_OC6_SetConfig+0x9c>)
 8004c44:	4013      	ands	r3, r2
 8004c46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	021b      	lsls	r3, r3, #8
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4313      	orrs	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004c5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	051b      	lsls	r3, r3, #20
 8004c62:	693a      	ldr	r2, [r7, #16]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a13      	ldr	r2, [pc, #76]	; (8004cb8 <TIM_OC6_SetConfig+0xa0>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d003      	beq.n	8004c78 <TIM_OC6_SetConfig+0x60>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a12      	ldr	r2, [pc, #72]	; (8004cbc <TIM_OC6_SetConfig+0xa4>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d109      	bne.n	8004c8c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c7e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	029b      	lsls	r3, r3, #10
 8004c86:	697a      	ldr	r2, [r7, #20]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	697a      	ldr	r2, [r7, #20]
 8004c90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	685a      	ldr	r2, [r3, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	693a      	ldr	r2, [r7, #16]
 8004ca4:	621a      	str	r2, [r3, #32]
}
 8004ca6:	bf00      	nop
 8004ca8:	371c      	adds	r7, #28
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	feff8fff 	.word	0xfeff8fff
 8004cb8:	40010000 	.word	0x40010000
 8004cbc:	40010400 	.word	0x40010400

08004cc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b087      	sub	sp, #28
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6a1b      	ldr	r3, [r3, #32]
 8004cd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6a1b      	ldr	r3, [r3, #32]
 8004cd6:	f023 0201 	bic.w	r2, r3, #1
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f023 030a 	bic.w	r3, r3, #10
 8004cfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cfe:	697a      	ldr	r2, [r7, #20]
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	621a      	str	r2, [r3, #32]
}
 8004d12:	bf00      	nop
 8004d14:	371c      	adds	r7, #28
 8004d16:	46bd      	mov	sp, r7
 8004d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1c:	4770      	bx	lr

08004d1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d1e:	b480      	push	{r7}
 8004d20:	b087      	sub	sp, #28
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	60f8      	str	r0, [r7, #12]
 8004d26:	60b9      	str	r1, [r7, #8]
 8004d28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	f023 0210 	bic.w	r2, r3, #16
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6a1b      	ldr	r3, [r3, #32]
 8004d40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	031b      	lsls	r3, r3, #12
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	011b      	lsls	r3, r3, #4
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	697a      	ldr	r2, [r7, #20]
 8004d6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	693a      	ldr	r2, [r7, #16]
 8004d70:	621a      	str	r2, [r3, #32]
}
 8004d72:	bf00      	nop
 8004d74:	371c      	adds	r7, #28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7c:	4770      	bx	lr

08004d7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b085      	sub	sp, #20
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
 8004d86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	689b      	ldr	r3, [r3, #8]
 8004d8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f043 0307 	orr.w	r3, r3, #7
 8004da0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	609a      	str	r2, [r3, #8]
}
 8004da8:	bf00      	nop
 8004daa:	3714      	adds	r7, #20
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b087      	sub	sp, #28
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004dce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	021a      	lsls	r2, r3, #8
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	431a      	orrs	r2, r3
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	697a      	ldr	r2, [r7, #20]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	697a      	ldr	r2, [r7, #20]
 8004de6:	609a      	str	r2, [r3, #8]
}
 8004de8:	bf00      	nop
 8004dea:	371c      	adds	r7, #28
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b087      	sub	sp, #28
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	f003 031f 	and.w	r3, r3, #31
 8004e06:	2201      	movs	r2, #1
 8004e08:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a1a      	ldr	r2, [r3, #32]
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	43db      	mvns	r3, r3
 8004e16:	401a      	ands	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6a1a      	ldr	r2, [r3, #32]
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	f003 031f 	and.w	r3, r3, #31
 8004e26:	6879      	ldr	r1, [r7, #4]
 8004e28:	fa01 f303 	lsl.w	r3, r1, r3
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	621a      	str	r2, [r3, #32]
}
 8004e32:	bf00      	nop
 8004e34:	371c      	adds	r7, #28
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
	...

08004e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d101      	bne.n	8004e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e54:	2302      	movs	r3, #2
 8004e56:	e06d      	b.n	8004f34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a30      	ldr	r2, [pc, #192]	; (8004f40 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d004      	beq.n	8004e8c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a2f      	ldr	r2, [pc, #188]	; (8004f44 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d108      	bne.n	8004e9e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004e92:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	68fa      	ldr	r2, [r7, #12]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ea4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	68fa      	ldr	r2, [r7, #12]
 8004eb6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a20      	ldr	r2, [pc, #128]	; (8004f40 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d022      	beq.n	8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eca:	d01d      	beq.n	8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a1d      	ldr	r2, [pc, #116]	; (8004f48 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d018      	beq.n	8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a1c      	ldr	r2, [pc, #112]	; (8004f4c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d013      	beq.n	8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a1a      	ldr	r2, [pc, #104]	; (8004f50 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d00e      	beq.n	8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a15      	ldr	r2, [pc, #84]	; (8004f44 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d009      	beq.n	8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a16      	ldr	r2, [pc, #88]	; (8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d004      	beq.n	8004f08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a15      	ldr	r2, [pc, #84]	; (8004f58 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d10c      	bne.n	8004f22 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f0e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2201      	movs	r2, #1
 8004f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3714      	adds	r7, #20
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	40010000 	.word	0x40010000
 8004f44:	40010400 	.word	0x40010400
 8004f48:	40000400 	.word	0x40000400
 8004f4c:	40000800 	.word	0x40000800
 8004f50:	40000c00 	.word	0x40000c00
 8004f54:	40014000 	.word	0x40014000
 8004f58:	40001800 	.word	0x40001800

08004f5c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b085      	sub	sp, #20
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f66:	2300      	movs	r3, #0
 8004f68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d101      	bne.n	8004f78 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f74:	2302      	movs	r3, #2
 8004f76:	e065      	b.n	8005044 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	041b      	lsls	r3, r3, #16
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a16      	ldr	r2, [pc, #88]	; (8005050 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d004      	beq.n	8005006 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a14      	ldr	r2, [pc, #80]	; (8005054 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d115      	bne.n	8005032 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005010:	051b      	lsls	r3, r3, #20
 8005012:	4313      	orrs	r3, r2
 8005014:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	69db      	ldr	r3, [r3, #28]
 8005020:	4313      	orrs	r3, r2
 8005022:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	4313      	orrs	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	68fa      	ldr	r2, [r7, #12]
 8005038:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr
 8005050:	40010000 	.word	0x40010000
 8005054:	40010400 	.word	0x40010400

08005058 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b082      	sub	sp, #8
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e040      	b.n	8005128 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d106      	bne.n	80050bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f7fc faae 	bl	8001618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2224      	movs	r2, #36	; 0x24
 80050c0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 0201 	bic.w	r2, r2, #1
 80050d0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f8b0 	bl	8005238 <UART_SetConfig>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b01      	cmp	r3, #1
 80050dc:	d101      	bne.n	80050e2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e022      	b.n	8005128 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d002      	beq.n	80050f0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fb08 	bl	8005700 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	689a      	ldr	r2, [r3, #8]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800510e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f042 0201 	orr.w	r2, r2, #1
 800511e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f000 fb8f 	bl	8005844 <UART_CheckIdleState>
 8005126:	4603      	mov	r3, r0
}
 8005128:	4618      	mov	r0, r3
 800512a:	3708      	adds	r7, #8
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b08a      	sub	sp, #40	; 0x28
 8005134:	af02      	add	r7, sp, #8
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	603b      	str	r3, [r7, #0]
 800513c:	4613      	mov	r3, r2
 800513e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005144:	2b20      	cmp	r3, #32
 8005146:	d171      	bne.n	800522c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d002      	beq.n	8005154 <HAL_UART_Transmit+0x24>
 800514e:	88fb      	ldrh	r3, [r7, #6]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d101      	bne.n	8005158 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e06a      	b.n	800522e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2221      	movs	r2, #33	; 0x21
 8005164:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005166:	f7fc fbd9 	bl	800191c <HAL_GetTick>
 800516a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	88fa      	ldrh	r2, [r7, #6]
 8005170:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	88fa      	ldrh	r2, [r7, #6]
 8005178:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005184:	d108      	bne.n	8005198 <HAL_UART_Transmit+0x68>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d104      	bne.n	8005198 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800518e:	2300      	movs	r3, #0
 8005190:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	61bb      	str	r3, [r7, #24]
 8005196:	e003      	b.n	80051a0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800519c:	2300      	movs	r3, #0
 800519e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051a0:	e02c      	b.n	80051fc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	9300      	str	r3, [sp, #0]
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	2200      	movs	r2, #0
 80051aa:	2180      	movs	r1, #128	; 0x80
 80051ac:	68f8      	ldr	r0, [r7, #12]
 80051ae:	f000 fb96 	bl	80058de <UART_WaitOnFlagUntilTimeout>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d001      	beq.n	80051bc <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e038      	b.n	800522e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d10b      	bne.n	80051da <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	881b      	ldrh	r3, [r3, #0]
 80051c6:	461a      	mov	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051d0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	3302      	adds	r3, #2
 80051d6:	61bb      	str	r3, [r7, #24]
 80051d8:	e007      	b.n	80051ea <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	781a      	ldrb	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	3301      	adds	r3, #1
 80051e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	3b01      	subs	r3, #1
 80051f4:	b29a      	uxth	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005202:	b29b      	uxth	r3, r3
 8005204:	2b00      	cmp	r3, #0
 8005206:	d1cc      	bne.n	80051a2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	2200      	movs	r2, #0
 8005210:	2140      	movs	r1, #64	; 0x40
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	f000 fb63 	bl	80058de <UART_WaitOnFlagUntilTimeout>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	d001      	beq.n	8005222 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e005      	b.n	800522e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2220      	movs	r2, #32
 8005226:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8005228:	2300      	movs	r3, #0
 800522a:	e000      	b.n	800522e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800522c:	2302      	movs	r3, #2
  }
}
 800522e:	4618      	mov	r0, r3
 8005230:	3720      	adds	r7, #32
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
	...

08005238 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b088      	sub	sp, #32
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005240:	2300      	movs	r3, #0
 8005242:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689a      	ldr	r2, [r3, #8]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	691b      	ldr	r3, [r3, #16]
 800524c:	431a      	orrs	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	431a      	orrs	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	69db      	ldr	r3, [r3, #28]
 8005258:	4313      	orrs	r3, r2
 800525a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	4ba6      	ldr	r3, [pc, #664]	; (80054fc <UART_SetConfig+0x2c4>)
 8005264:	4013      	ands	r3, r2
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	6812      	ldr	r2, [r2, #0]
 800526a:	6979      	ldr	r1, [r7, #20]
 800526c:	430b      	orrs	r3, r1
 800526e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	430a      	orrs	r2, r1
 8005284:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6a1b      	ldr	r3, [r3, #32]
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	4313      	orrs	r3, r2
 8005294:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	430a      	orrs	r2, r1
 80052a8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a94      	ldr	r2, [pc, #592]	; (8005500 <UART_SetConfig+0x2c8>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d120      	bne.n	80052f6 <UART_SetConfig+0xbe>
 80052b4:	4b93      	ldr	r3, [pc, #588]	; (8005504 <UART_SetConfig+0x2cc>)
 80052b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ba:	f003 0303 	and.w	r3, r3, #3
 80052be:	2b03      	cmp	r3, #3
 80052c0:	d816      	bhi.n	80052f0 <UART_SetConfig+0xb8>
 80052c2:	a201      	add	r2, pc, #4	; (adr r2, 80052c8 <UART_SetConfig+0x90>)
 80052c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c8:	080052d9 	.word	0x080052d9
 80052cc:	080052e5 	.word	0x080052e5
 80052d0:	080052df 	.word	0x080052df
 80052d4:	080052eb 	.word	0x080052eb
 80052d8:	2301      	movs	r3, #1
 80052da:	77fb      	strb	r3, [r7, #31]
 80052dc:	e150      	b.n	8005580 <UART_SetConfig+0x348>
 80052de:	2302      	movs	r3, #2
 80052e0:	77fb      	strb	r3, [r7, #31]
 80052e2:	e14d      	b.n	8005580 <UART_SetConfig+0x348>
 80052e4:	2304      	movs	r3, #4
 80052e6:	77fb      	strb	r3, [r7, #31]
 80052e8:	e14a      	b.n	8005580 <UART_SetConfig+0x348>
 80052ea:	2308      	movs	r3, #8
 80052ec:	77fb      	strb	r3, [r7, #31]
 80052ee:	e147      	b.n	8005580 <UART_SetConfig+0x348>
 80052f0:	2310      	movs	r3, #16
 80052f2:	77fb      	strb	r3, [r7, #31]
 80052f4:	e144      	b.n	8005580 <UART_SetConfig+0x348>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a83      	ldr	r2, [pc, #524]	; (8005508 <UART_SetConfig+0x2d0>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d132      	bne.n	8005366 <UART_SetConfig+0x12e>
 8005300:	4b80      	ldr	r3, [pc, #512]	; (8005504 <UART_SetConfig+0x2cc>)
 8005302:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005306:	f003 030c 	and.w	r3, r3, #12
 800530a:	2b0c      	cmp	r3, #12
 800530c:	d828      	bhi.n	8005360 <UART_SetConfig+0x128>
 800530e:	a201      	add	r2, pc, #4	; (adr r2, 8005314 <UART_SetConfig+0xdc>)
 8005310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005314:	08005349 	.word	0x08005349
 8005318:	08005361 	.word	0x08005361
 800531c:	08005361 	.word	0x08005361
 8005320:	08005361 	.word	0x08005361
 8005324:	08005355 	.word	0x08005355
 8005328:	08005361 	.word	0x08005361
 800532c:	08005361 	.word	0x08005361
 8005330:	08005361 	.word	0x08005361
 8005334:	0800534f 	.word	0x0800534f
 8005338:	08005361 	.word	0x08005361
 800533c:	08005361 	.word	0x08005361
 8005340:	08005361 	.word	0x08005361
 8005344:	0800535b 	.word	0x0800535b
 8005348:	2300      	movs	r3, #0
 800534a:	77fb      	strb	r3, [r7, #31]
 800534c:	e118      	b.n	8005580 <UART_SetConfig+0x348>
 800534e:	2302      	movs	r3, #2
 8005350:	77fb      	strb	r3, [r7, #31]
 8005352:	e115      	b.n	8005580 <UART_SetConfig+0x348>
 8005354:	2304      	movs	r3, #4
 8005356:	77fb      	strb	r3, [r7, #31]
 8005358:	e112      	b.n	8005580 <UART_SetConfig+0x348>
 800535a:	2308      	movs	r3, #8
 800535c:	77fb      	strb	r3, [r7, #31]
 800535e:	e10f      	b.n	8005580 <UART_SetConfig+0x348>
 8005360:	2310      	movs	r3, #16
 8005362:	77fb      	strb	r3, [r7, #31]
 8005364:	e10c      	b.n	8005580 <UART_SetConfig+0x348>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a68      	ldr	r2, [pc, #416]	; (800550c <UART_SetConfig+0x2d4>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d120      	bne.n	80053b2 <UART_SetConfig+0x17a>
 8005370:	4b64      	ldr	r3, [pc, #400]	; (8005504 <UART_SetConfig+0x2cc>)
 8005372:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005376:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800537a:	2b30      	cmp	r3, #48	; 0x30
 800537c:	d013      	beq.n	80053a6 <UART_SetConfig+0x16e>
 800537e:	2b30      	cmp	r3, #48	; 0x30
 8005380:	d814      	bhi.n	80053ac <UART_SetConfig+0x174>
 8005382:	2b20      	cmp	r3, #32
 8005384:	d009      	beq.n	800539a <UART_SetConfig+0x162>
 8005386:	2b20      	cmp	r3, #32
 8005388:	d810      	bhi.n	80053ac <UART_SetConfig+0x174>
 800538a:	2b00      	cmp	r3, #0
 800538c:	d002      	beq.n	8005394 <UART_SetConfig+0x15c>
 800538e:	2b10      	cmp	r3, #16
 8005390:	d006      	beq.n	80053a0 <UART_SetConfig+0x168>
 8005392:	e00b      	b.n	80053ac <UART_SetConfig+0x174>
 8005394:	2300      	movs	r3, #0
 8005396:	77fb      	strb	r3, [r7, #31]
 8005398:	e0f2      	b.n	8005580 <UART_SetConfig+0x348>
 800539a:	2302      	movs	r3, #2
 800539c:	77fb      	strb	r3, [r7, #31]
 800539e:	e0ef      	b.n	8005580 <UART_SetConfig+0x348>
 80053a0:	2304      	movs	r3, #4
 80053a2:	77fb      	strb	r3, [r7, #31]
 80053a4:	e0ec      	b.n	8005580 <UART_SetConfig+0x348>
 80053a6:	2308      	movs	r3, #8
 80053a8:	77fb      	strb	r3, [r7, #31]
 80053aa:	e0e9      	b.n	8005580 <UART_SetConfig+0x348>
 80053ac:	2310      	movs	r3, #16
 80053ae:	77fb      	strb	r3, [r7, #31]
 80053b0:	e0e6      	b.n	8005580 <UART_SetConfig+0x348>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a56      	ldr	r2, [pc, #344]	; (8005510 <UART_SetConfig+0x2d8>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d120      	bne.n	80053fe <UART_SetConfig+0x1c6>
 80053bc:	4b51      	ldr	r3, [pc, #324]	; (8005504 <UART_SetConfig+0x2cc>)
 80053be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053c2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80053c6:	2bc0      	cmp	r3, #192	; 0xc0
 80053c8:	d013      	beq.n	80053f2 <UART_SetConfig+0x1ba>
 80053ca:	2bc0      	cmp	r3, #192	; 0xc0
 80053cc:	d814      	bhi.n	80053f8 <UART_SetConfig+0x1c0>
 80053ce:	2b80      	cmp	r3, #128	; 0x80
 80053d0:	d009      	beq.n	80053e6 <UART_SetConfig+0x1ae>
 80053d2:	2b80      	cmp	r3, #128	; 0x80
 80053d4:	d810      	bhi.n	80053f8 <UART_SetConfig+0x1c0>
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d002      	beq.n	80053e0 <UART_SetConfig+0x1a8>
 80053da:	2b40      	cmp	r3, #64	; 0x40
 80053dc:	d006      	beq.n	80053ec <UART_SetConfig+0x1b4>
 80053de:	e00b      	b.n	80053f8 <UART_SetConfig+0x1c0>
 80053e0:	2300      	movs	r3, #0
 80053e2:	77fb      	strb	r3, [r7, #31]
 80053e4:	e0cc      	b.n	8005580 <UART_SetConfig+0x348>
 80053e6:	2302      	movs	r3, #2
 80053e8:	77fb      	strb	r3, [r7, #31]
 80053ea:	e0c9      	b.n	8005580 <UART_SetConfig+0x348>
 80053ec:	2304      	movs	r3, #4
 80053ee:	77fb      	strb	r3, [r7, #31]
 80053f0:	e0c6      	b.n	8005580 <UART_SetConfig+0x348>
 80053f2:	2308      	movs	r3, #8
 80053f4:	77fb      	strb	r3, [r7, #31]
 80053f6:	e0c3      	b.n	8005580 <UART_SetConfig+0x348>
 80053f8:	2310      	movs	r3, #16
 80053fa:	77fb      	strb	r3, [r7, #31]
 80053fc:	e0c0      	b.n	8005580 <UART_SetConfig+0x348>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a44      	ldr	r2, [pc, #272]	; (8005514 <UART_SetConfig+0x2dc>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d125      	bne.n	8005454 <UART_SetConfig+0x21c>
 8005408:	4b3e      	ldr	r3, [pc, #248]	; (8005504 <UART_SetConfig+0x2cc>)
 800540a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800540e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005412:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005416:	d017      	beq.n	8005448 <UART_SetConfig+0x210>
 8005418:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800541c:	d817      	bhi.n	800544e <UART_SetConfig+0x216>
 800541e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005422:	d00b      	beq.n	800543c <UART_SetConfig+0x204>
 8005424:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005428:	d811      	bhi.n	800544e <UART_SetConfig+0x216>
 800542a:	2b00      	cmp	r3, #0
 800542c:	d003      	beq.n	8005436 <UART_SetConfig+0x1fe>
 800542e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005432:	d006      	beq.n	8005442 <UART_SetConfig+0x20a>
 8005434:	e00b      	b.n	800544e <UART_SetConfig+0x216>
 8005436:	2300      	movs	r3, #0
 8005438:	77fb      	strb	r3, [r7, #31]
 800543a:	e0a1      	b.n	8005580 <UART_SetConfig+0x348>
 800543c:	2302      	movs	r3, #2
 800543e:	77fb      	strb	r3, [r7, #31]
 8005440:	e09e      	b.n	8005580 <UART_SetConfig+0x348>
 8005442:	2304      	movs	r3, #4
 8005444:	77fb      	strb	r3, [r7, #31]
 8005446:	e09b      	b.n	8005580 <UART_SetConfig+0x348>
 8005448:	2308      	movs	r3, #8
 800544a:	77fb      	strb	r3, [r7, #31]
 800544c:	e098      	b.n	8005580 <UART_SetConfig+0x348>
 800544e:	2310      	movs	r3, #16
 8005450:	77fb      	strb	r3, [r7, #31]
 8005452:	e095      	b.n	8005580 <UART_SetConfig+0x348>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a2f      	ldr	r2, [pc, #188]	; (8005518 <UART_SetConfig+0x2e0>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d125      	bne.n	80054aa <UART_SetConfig+0x272>
 800545e:	4b29      	ldr	r3, [pc, #164]	; (8005504 <UART_SetConfig+0x2cc>)
 8005460:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005464:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005468:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800546c:	d017      	beq.n	800549e <UART_SetConfig+0x266>
 800546e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005472:	d817      	bhi.n	80054a4 <UART_SetConfig+0x26c>
 8005474:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005478:	d00b      	beq.n	8005492 <UART_SetConfig+0x25a>
 800547a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800547e:	d811      	bhi.n	80054a4 <UART_SetConfig+0x26c>
 8005480:	2b00      	cmp	r3, #0
 8005482:	d003      	beq.n	800548c <UART_SetConfig+0x254>
 8005484:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005488:	d006      	beq.n	8005498 <UART_SetConfig+0x260>
 800548a:	e00b      	b.n	80054a4 <UART_SetConfig+0x26c>
 800548c:	2301      	movs	r3, #1
 800548e:	77fb      	strb	r3, [r7, #31]
 8005490:	e076      	b.n	8005580 <UART_SetConfig+0x348>
 8005492:	2302      	movs	r3, #2
 8005494:	77fb      	strb	r3, [r7, #31]
 8005496:	e073      	b.n	8005580 <UART_SetConfig+0x348>
 8005498:	2304      	movs	r3, #4
 800549a:	77fb      	strb	r3, [r7, #31]
 800549c:	e070      	b.n	8005580 <UART_SetConfig+0x348>
 800549e:	2308      	movs	r3, #8
 80054a0:	77fb      	strb	r3, [r7, #31]
 80054a2:	e06d      	b.n	8005580 <UART_SetConfig+0x348>
 80054a4:	2310      	movs	r3, #16
 80054a6:	77fb      	strb	r3, [r7, #31]
 80054a8:	e06a      	b.n	8005580 <UART_SetConfig+0x348>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a1b      	ldr	r2, [pc, #108]	; (800551c <UART_SetConfig+0x2e4>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d138      	bne.n	8005526 <UART_SetConfig+0x2ee>
 80054b4:	4b13      	ldr	r3, [pc, #76]	; (8005504 <UART_SetConfig+0x2cc>)
 80054b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054ba:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80054be:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80054c2:	d017      	beq.n	80054f4 <UART_SetConfig+0x2bc>
 80054c4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80054c8:	d82a      	bhi.n	8005520 <UART_SetConfig+0x2e8>
 80054ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054ce:	d00b      	beq.n	80054e8 <UART_SetConfig+0x2b0>
 80054d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054d4:	d824      	bhi.n	8005520 <UART_SetConfig+0x2e8>
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <UART_SetConfig+0x2aa>
 80054da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054de:	d006      	beq.n	80054ee <UART_SetConfig+0x2b6>
 80054e0:	e01e      	b.n	8005520 <UART_SetConfig+0x2e8>
 80054e2:	2300      	movs	r3, #0
 80054e4:	77fb      	strb	r3, [r7, #31]
 80054e6:	e04b      	b.n	8005580 <UART_SetConfig+0x348>
 80054e8:	2302      	movs	r3, #2
 80054ea:	77fb      	strb	r3, [r7, #31]
 80054ec:	e048      	b.n	8005580 <UART_SetConfig+0x348>
 80054ee:	2304      	movs	r3, #4
 80054f0:	77fb      	strb	r3, [r7, #31]
 80054f2:	e045      	b.n	8005580 <UART_SetConfig+0x348>
 80054f4:	2308      	movs	r3, #8
 80054f6:	77fb      	strb	r3, [r7, #31]
 80054f8:	e042      	b.n	8005580 <UART_SetConfig+0x348>
 80054fa:	bf00      	nop
 80054fc:	efff69f3 	.word	0xefff69f3
 8005500:	40011000 	.word	0x40011000
 8005504:	40023800 	.word	0x40023800
 8005508:	40004400 	.word	0x40004400
 800550c:	40004800 	.word	0x40004800
 8005510:	40004c00 	.word	0x40004c00
 8005514:	40005000 	.word	0x40005000
 8005518:	40011400 	.word	0x40011400
 800551c:	40007800 	.word	0x40007800
 8005520:	2310      	movs	r3, #16
 8005522:	77fb      	strb	r3, [r7, #31]
 8005524:	e02c      	b.n	8005580 <UART_SetConfig+0x348>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a72      	ldr	r2, [pc, #456]	; (80056f4 <UART_SetConfig+0x4bc>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d125      	bne.n	800557c <UART_SetConfig+0x344>
 8005530:	4b71      	ldr	r3, [pc, #452]	; (80056f8 <UART_SetConfig+0x4c0>)
 8005532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005536:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800553a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800553e:	d017      	beq.n	8005570 <UART_SetConfig+0x338>
 8005540:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005544:	d817      	bhi.n	8005576 <UART_SetConfig+0x33e>
 8005546:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800554a:	d00b      	beq.n	8005564 <UART_SetConfig+0x32c>
 800554c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005550:	d811      	bhi.n	8005576 <UART_SetConfig+0x33e>
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <UART_SetConfig+0x326>
 8005556:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800555a:	d006      	beq.n	800556a <UART_SetConfig+0x332>
 800555c:	e00b      	b.n	8005576 <UART_SetConfig+0x33e>
 800555e:	2300      	movs	r3, #0
 8005560:	77fb      	strb	r3, [r7, #31]
 8005562:	e00d      	b.n	8005580 <UART_SetConfig+0x348>
 8005564:	2302      	movs	r3, #2
 8005566:	77fb      	strb	r3, [r7, #31]
 8005568:	e00a      	b.n	8005580 <UART_SetConfig+0x348>
 800556a:	2304      	movs	r3, #4
 800556c:	77fb      	strb	r3, [r7, #31]
 800556e:	e007      	b.n	8005580 <UART_SetConfig+0x348>
 8005570:	2308      	movs	r3, #8
 8005572:	77fb      	strb	r3, [r7, #31]
 8005574:	e004      	b.n	8005580 <UART_SetConfig+0x348>
 8005576:	2310      	movs	r3, #16
 8005578:	77fb      	strb	r3, [r7, #31]
 800557a:	e001      	b.n	8005580 <UART_SetConfig+0x348>
 800557c:	2310      	movs	r3, #16
 800557e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	69db      	ldr	r3, [r3, #28]
 8005584:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005588:	d15b      	bne.n	8005642 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800558a:	7ffb      	ldrb	r3, [r7, #31]
 800558c:	2b08      	cmp	r3, #8
 800558e:	d828      	bhi.n	80055e2 <UART_SetConfig+0x3aa>
 8005590:	a201      	add	r2, pc, #4	; (adr r2, 8005598 <UART_SetConfig+0x360>)
 8005592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005596:	bf00      	nop
 8005598:	080055bd 	.word	0x080055bd
 800559c:	080055c5 	.word	0x080055c5
 80055a0:	080055cd 	.word	0x080055cd
 80055a4:	080055e3 	.word	0x080055e3
 80055a8:	080055d3 	.word	0x080055d3
 80055ac:	080055e3 	.word	0x080055e3
 80055b0:	080055e3 	.word	0x080055e3
 80055b4:	080055e3 	.word	0x080055e3
 80055b8:	080055db 	.word	0x080055db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055bc:	f7fd fee0 	bl	8003380 <HAL_RCC_GetPCLK1Freq>
 80055c0:	61b8      	str	r0, [r7, #24]
        break;
 80055c2:	e013      	b.n	80055ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055c4:	f7fd fef0 	bl	80033a8 <HAL_RCC_GetPCLK2Freq>
 80055c8:	61b8      	str	r0, [r7, #24]
        break;
 80055ca:	e00f      	b.n	80055ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055cc:	4b4b      	ldr	r3, [pc, #300]	; (80056fc <UART_SetConfig+0x4c4>)
 80055ce:	61bb      	str	r3, [r7, #24]
        break;
 80055d0:	e00c      	b.n	80055ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055d2:	f7fd fdc3 	bl	800315c <HAL_RCC_GetSysClockFreq>
 80055d6:	61b8      	str	r0, [r7, #24]
        break;
 80055d8:	e008      	b.n	80055ec <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055de:	61bb      	str	r3, [r7, #24]
        break;
 80055e0:	e004      	b.n	80055ec <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	77bb      	strb	r3, [r7, #30]
        break;
 80055ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055ec:	69bb      	ldr	r3, [r7, #24]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d074      	beq.n	80056dc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	005a      	lsls	r2, r3, #1
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	085b      	lsrs	r3, r3, #1
 80055fc:	441a      	add	r2, r3
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	fbb2 f3f3 	udiv	r3, r2, r3
 8005606:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	2b0f      	cmp	r3, #15
 800560c:	d916      	bls.n	800563c <UART_SetConfig+0x404>
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005614:	d212      	bcs.n	800563c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	b29b      	uxth	r3, r3
 800561a:	f023 030f 	bic.w	r3, r3, #15
 800561e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	085b      	lsrs	r3, r3, #1
 8005624:	b29b      	uxth	r3, r3
 8005626:	f003 0307 	and.w	r3, r3, #7
 800562a:	b29a      	uxth	r2, r3
 800562c:	89fb      	ldrh	r3, [r7, #14]
 800562e:	4313      	orrs	r3, r2
 8005630:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	89fa      	ldrh	r2, [r7, #14]
 8005638:	60da      	str	r2, [r3, #12]
 800563a:	e04f      	b.n	80056dc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	77bb      	strb	r3, [r7, #30]
 8005640:	e04c      	b.n	80056dc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005642:	7ffb      	ldrb	r3, [r7, #31]
 8005644:	2b08      	cmp	r3, #8
 8005646:	d828      	bhi.n	800569a <UART_SetConfig+0x462>
 8005648:	a201      	add	r2, pc, #4	; (adr r2, 8005650 <UART_SetConfig+0x418>)
 800564a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800564e:	bf00      	nop
 8005650:	08005675 	.word	0x08005675
 8005654:	0800567d 	.word	0x0800567d
 8005658:	08005685 	.word	0x08005685
 800565c:	0800569b 	.word	0x0800569b
 8005660:	0800568b 	.word	0x0800568b
 8005664:	0800569b 	.word	0x0800569b
 8005668:	0800569b 	.word	0x0800569b
 800566c:	0800569b 	.word	0x0800569b
 8005670:	08005693 	.word	0x08005693
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005674:	f7fd fe84 	bl	8003380 <HAL_RCC_GetPCLK1Freq>
 8005678:	61b8      	str	r0, [r7, #24]
        break;
 800567a:	e013      	b.n	80056a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800567c:	f7fd fe94 	bl	80033a8 <HAL_RCC_GetPCLK2Freq>
 8005680:	61b8      	str	r0, [r7, #24]
        break;
 8005682:	e00f      	b.n	80056a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005684:	4b1d      	ldr	r3, [pc, #116]	; (80056fc <UART_SetConfig+0x4c4>)
 8005686:	61bb      	str	r3, [r7, #24]
        break;
 8005688:	e00c      	b.n	80056a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800568a:	f7fd fd67 	bl	800315c <HAL_RCC_GetSysClockFreq>
 800568e:	61b8      	str	r0, [r7, #24]
        break;
 8005690:	e008      	b.n	80056a4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005692:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005696:	61bb      	str	r3, [r7, #24]
        break;
 8005698:	e004      	b.n	80056a4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800569a:	2300      	movs	r3, #0
 800569c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	77bb      	strb	r3, [r7, #30]
        break;
 80056a2:	bf00      	nop
    }

    if (pclk != 0U)
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d018      	beq.n	80056dc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	085a      	lsrs	r2, r3, #1
 80056b0:	69bb      	ldr	r3, [r7, #24]
 80056b2:	441a      	add	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80056bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	2b0f      	cmp	r3, #15
 80056c2:	d909      	bls.n	80056d8 <UART_SetConfig+0x4a0>
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056ca:	d205      	bcs.n	80056d8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	60da      	str	r2, [r3, #12]
 80056d6:	e001      	b.n	80056dc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80056e8:	7fbb      	ldrb	r3, [r7, #30]
}
 80056ea:	4618      	mov	r0, r3
 80056ec:	3720      	adds	r7, #32
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bd80      	pop	{r7, pc}
 80056f2:	bf00      	nop
 80056f4:	40007c00 	.word	0x40007c00
 80056f8:	40023800 	.word	0x40023800
 80056fc:	00f42400 	.word	0x00f42400

08005700 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005700:	b480      	push	{r7}
 8005702:	b083      	sub	sp, #12
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570c:	f003 0301 	and.w	r3, r3, #1
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00a      	beq.n	800572a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	430a      	orrs	r2, r1
 8005728:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572e:	f003 0302 	and.w	r3, r3, #2
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00a      	beq.n	800574c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	430a      	orrs	r2, r1
 800574a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005750:	f003 0304 	and.w	r3, r3, #4
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00a      	beq.n	800576e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	430a      	orrs	r2, r1
 800576c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005772:	f003 0308 	and.w	r3, r3, #8
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00a      	beq.n	8005790 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005794:	f003 0310 	and.w	r3, r3, #16
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00a      	beq.n	80057b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	430a      	orrs	r2, r1
 80057b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b6:	f003 0320 	and.w	r3, r3, #32
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00a      	beq.n	80057d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	430a      	orrs	r2, r1
 80057d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d01a      	beq.n	8005816 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	430a      	orrs	r2, r1
 80057f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057fe:	d10a      	bne.n	8005816 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	430a      	orrs	r2, r1
 8005814:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800581a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00a      	beq.n	8005838 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	605a      	str	r2, [r3, #4]
  }
}
 8005838:	bf00      	nop
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af02      	add	r7, sp, #8
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005854:	f7fc f862 	bl	800191c <HAL_GetTick>
 8005858:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0308 	and.w	r3, r3, #8
 8005864:	2b08      	cmp	r3, #8
 8005866:	d10e      	bne.n	8005886 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005868:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f831 	bl	80058de <UART_WaitOnFlagUntilTimeout>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d001      	beq.n	8005886 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	e027      	b.n	80058d6 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	2b04      	cmp	r3, #4
 8005892:	d10e      	bne.n	80058b2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005894:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005898:	9300      	str	r3, [sp, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2200      	movs	r2, #0
 800589e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 f81b 	bl	80058de <UART_WaitOnFlagUntilTimeout>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d001      	beq.n	80058b2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e011      	b.n	80058d6 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2220      	movs	r2, #32
 80058b6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2220      	movs	r2, #32
 80058bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058de:	b580      	push	{r7, lr}
 80058e0:	b09c      	sub	sp, #112	; 0x70
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	60f8      	str	r0, [r7, #12]
 80058e6:	60b9      	str	r1, [r7, #8]
 80058e8:	603b      	str	r3, [r7, #0]
 80058ea:	4613      	mov	r3, r2
 80058ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058ee:	e0a7      	b.n	8005a40 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80058f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f6:	f000 80a3 	beq.w	8005a40 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058fa:	f7fc f80f 	bl	800191c <HAL_GetTick>
 80058fe:	4602      	mov	r2, r0
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	1ad3      	subs	r3, r2, r3
 8005904:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005906:	429a      	cmp	r2, r3
 8005908:	d302      	bcc.n	8005910 <UART_WaitOnFlagUntilTimeout+0x32>
 800590a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800590c:	2b00      	cmp	r3, #0
 800590e:	d13f      	bne.n	8005990 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005916:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005918:	e853 3f00 	ldrex	r3, [r3]
 800591c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800591e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005920:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005924:	667b      	str	r3, [r7, #100]	; 0x64
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	461a      	mov	r2, r3
 800592c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800592e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005930:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005932:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005934:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800593c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e6      	bne.n	8005910 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3308      	adds	r3, #8
 8005948:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005954:	f023 0301 	bic.w	r3, r3, #1
 8005958:	663b      	str	r3, [r7, #96]	; 0x60
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	3308      	adds	r3, #8
 8005960:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005962:	64ba      	str	r2, [r7, #72]	; 0x48
 8005964:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005966:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005968:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800596a:	e841 2300 	strex	r3, r2, [r1]
 800596e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005970:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1e5      	bne.n	8005942 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2220      	movs	r2, #32
 800597a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2220      	movs	r2, #32
 8005980:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800598c:	2303      	movs	r3, #3
 800598e:	e068      	b.n	8005a62 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0304 	and.w	r3, r3, #4
 800599a:	2b00      	cmp	r3, #0
 800599c:	d050      	beq.n	8005a40 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	69db      	ldr	r3, [r3, #28]
 80059a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059ac:	d148      	bne.n	8005a40 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059b6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059c0:	e853 3f00 	ldrex	r3, [r3]
 80059c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80059cc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	461a      	mov	r2, r3
 80059d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059d6:	637b      	str	r3, [r7, #52]	; 0x34
 80059d8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059de:	e841 2300 	strex	r3, r2, [r1]
 80059e2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80059e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1e6      	bne.n	80059b8 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	3308      	adds	r3, #8
 80059f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	e853 3f00 	ldrex	r3, [r3]
 80059f8:	613b      	str	r3, [r7, #16]
   return(result);
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	f023 0301 	bic.w	r3, r3, #1
 8005a00:	66bb      	str	r3, [r7, #104]	; 0x68
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	3308      	adds	r3, #8
 8005a08:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005a0a:	623a      	str	r2, [r7, #32]
 8005a0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0e:	69f9      	ldr	r1, [r7, #28]
 8005a10:	6a3a      	ldr	r2, [r7, #32]
 8005a12:	e841 2300 	strex	r3, r2, [r1]
 8005a16:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a18:	69bb      	ldr	r3, [r7, #24]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d1e5      	bne.n	80059ea <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2220      	movs	r2, #32
 8005a22:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2220      	movs	r2, #32
 8005a28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e010      	b.n	8005a62 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	69da      	ldr	r2, [r3, #28]
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	4013      	ands	r3, r2
 8005a4a:	68ba      	ldr	r2, [r7, #8]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	bf0c      	ite	eq
 8005a50:	2301      	moveq	r3, #1
 8005a52:	2300      	movne	r3, #0
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	461a      	mov	r2, r3
 8005a58:	79fb      	ldrb	r3, [r7, #7]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	f43f af48 	beq.w	80058f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a60:	2300      	movs	r3, #0
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	3770      	adds	r7, #112	; 0x70
 8005a66:	46bd      	mov	sp, r7
 8005a68:	bd80      	pop	{r7, pc}
	...

08005a6c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a6c:	b084      	sub	sp, #16
 8005a6e:	b580      	push	{r7, lr}
 8005a70:	b084      	sub	sp, #16
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	6078      	str	r0, [r7, #4]
 8005a76:	f107 001c 	add.w	r0, r7, #28
 8005a7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d120      	bne.n	8005ac6 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a88:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	68da      	ldr	r2, [r3, #12]
 8005a94:	4b20      	ldr	r3, [pc, #128]	; (8005b18 <USB_CoreInit+0xac>)
 8005a96:	4013      	ands	r3, r2
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005aa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d105      	bne.n	8005aba <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 fa96 	bl	8005fec <USB_CoreReset>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	73fb      	strb	r3, [r7, #15]
 8005ac4:	e010      	b.n	8005ae8 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 fa8a 	bl	8005fec <USB_CoreReset>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8005ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d10b      	bne.n	8005b06 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f043 0206 	orr.w	r2, r3, #6
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	689b      	ldr	r3, [r3, #8]
 8005afe:	f043 0220 	orr.w	r2, r3, #32
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005b12:	b004      	add	sp, #16
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	ffbdffbf 	.word	0xffbdffbf

08005b1c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f023 0201 	bic.w	r2, r3, #1
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3c:	4770      	bx	lr

08005b3e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005b3e:	b580      	push	{r7, lr}
 8005b40:	b084      	sub	sp, #16
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
 8005b46:	460b      	mov	r3, r1
 8005b48:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005b5a:	78fb      	ldrb	r3, [r7, #3]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d115      	bne.n	8005b8c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005b6c:	2001      	movs	r0, #1
 8005b6e:	f7fb fee1 	bl	8001934 <HAL_Delay>
      ms++;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	3301      	adds	r3, #1
 8005b76:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f000 fa29 	bl	8005fd0 <USB_GetMode>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d01e      	beq.n	8005bc2 <USB_SetCurrentMode+0x84>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2b31      	cmp	r3, #49	; 0x31
 8005b88:	d9f0      	bls.n	8005b6c <USB_SetCurrentMode+0x2e>
 8005b8a:	e01a      	b.n	8005bc2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005b8c:	78fb      	ldrb	r3, [r7, #3]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d115      	bne.n	8005bbe <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005b9e:	2001      	movs	r0, #1
 8005ba0:	f7fb fec8 	bl	8001934 <HAL_Delay>
      ms++;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 fa10 	bl	8005fd0 <USB_GetMode>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d005      	beq.n	8005bc2 <USB_SetCurrentMode+0x84>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2b31      	cmp	r3, #49	; 0x31
 8005bba:	d9f0      	bls.n	8005b9e <USB_SetCurrentMode+0x60>
 8005bbc:	e001      	b.n	8005bc2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e005      	b.n	8005bce <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2b32      	cmp	r3, #50	; 0x32
 8005bc6:	d101      	bne.n	8005bcc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e000      	b.n	8005bce <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005bcc:	2300      	movs	r3, #0
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3710      	adds	r7, #16
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
	...

08005bd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005bd8:	b084      	sub	sp, #16
 8005bda:	b580      	push	{r7, lr}
 8005bdc:	b086      	sub	sp, #24
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	6078      	str	r0, [r7, #4]
 8005be2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005be6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	613b      	str	r3, [r7, #16]
 8005bf6:	e009      	b.n	8005c0c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	3340      	adds	r3, #64	; 0x40
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	2200      	movs	r2, #0
 8005c04:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	3301      	adds	r3, #1
 8005c0a:	613b      	str	r3, [r7, #16]
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	2b0e      	cmp	r3, #14
 8005c10:	d9f2      	bls.n	8005bf8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d11c      	bne.n	8005c52 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c26:	f043 0302 	orr.w	r3, r3, #2
 8005c2a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c30:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	601a      	str	r2, [r3, #0]
 8005c50:	e005      	b.n	8005c5e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c56:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005c64:	461a      	mov	r2, r3
 8005c66:	2300      	movs	r3, #0
 8005c68:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c70:	4619      	mov	r1, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c78:	461a      	mov	r2, r3
 8005c7a:	680b      	ldr	r3, [r1, #0]
 8005c7c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d10c      	bne.n	8005c9e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d104      	bne.n	8005c94 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f965 	bl	8005f5c <USB_SetDevSpeed>
 8005c92:	e008      	b.n	8005ca6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005c94:	2101      	movs	r1, #1
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f000 f960 	bl	8005f5c <USB_SetDevSpeed>
 8005c9c:	e003      	b.n	8005ca6 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005c9e:	2103      	movs	r1, #3
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f000 f95b 	bl	8005f5c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005ca6:	2110      	movs	r1, #16
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 f8f3 	bl	8005e94 <USB_FlushTxFifo>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d001      	beq.n	8005cb8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f000 f91f 	bl	8005efc <USB_FlushRxFifo>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d001      	beq.n	8005cc8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cce:	461a      	mov	r2, r3
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cda:	461a      	mov	r2, r3
 8005cdc:	2300      	movs	r3, #0
 8005cde:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	2300      	movs	r3, #0
 8005cea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005cec:	2300      	movs	r3, #0
 8005cee:	613b      	str	r3, [r7, #16]
 8005cf0:	e043      	b.n	8005d7a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	015a      	lsls	r2, r3, #5
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d08:	d118      	bne.n	8005d3c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d10a      	bne.n	8005d26 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	015a      	lsls	r2, r3, #5
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	4413      	add	r3, r2
 8005d18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005d22:	6013      	str	r3, [r2, #0]
 8005d24:	e013      	b.n	8005d4e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	015a      	lsls	r2, r3, #5
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d32:	461a      	mov	r2, r3
 8005d34:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005d38:	6013      	str	r3, [r2, #0]
 8005d3a:	e008      	b.n	8005d4e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d48:	461a      	mov	r2, r3
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	015a      	lsls	r2, r3, #5
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	015a      	lsls	r2, r3, #5
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	4413      	add	r3, r2
 8005d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d6c:	461a      	mov	r2, r3
 8005d6e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005d72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	3301      	adds	r3, #1
 8005d78:	613b      	str	r3, [r7, #16]
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7c:	693a      	ldr	r2, [r7, #16]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d3b7      	bcc.n	8005cf2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d82:	2300      	movs	r3, #0
 8005d84:	613b      	str	r3, [r7, #16]
 8005d86:	e043      	b.n	8005e10 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	015a      	lsls	r2, r3, #5
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	4413      	add	r3, r2
 8005d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005d9e:	d118      	bne.n	8005dd2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005da0:	693b      	ldr	r3, [r7, #16]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d10a      	bne.n	8005dbc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	015a      	lsls	r2, r3, #5
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	4413      	add	r3, r2
 8005dae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005db2:	461a      	mov	r2, r3
 8005db4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005db8:	6013      	str	r3, [r2, #0]
 8005dba:	e013      	b.n	8005de4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	015a      	lsls	r2, r3, #5
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dc8:	461a      	mov	r2, r3
 8005dca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005dce:	6013      	str	r3, [r2, #0]
 8005dd0:	e008      	b.n	8005de4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	015a      	lsls	r2, r3, #5
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	4413      	add	r3, r2
 8005dda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dde:	461a      	mov	r2, r3
 8005de0:	2300      	movs	r3, #0
 8005de2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	015a      	lsls	r2, r3, #5
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	4413      	add	r3, r2
 8005dec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005df0:	461a      	mov	r2, r3
 8005df2:	2300      	movs	r3, #0
 8005df4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	015a      	lsls	r2, r3, #5
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	4413      	add	r3, r2
 8005dfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e02:	461a      	mov	r2, r3
 8005e04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005e08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	613b      	str	r3, [r7, #16]
 8005e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d3b7      	bcc.n	8005d88 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e1e:	691b      	ldr	r3, [r3, #16]
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e2a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005e38:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d105      	bne.n	8005e4c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	699b      	ldr	r3, [r3, #24]
 8005e44:	f043 0210 	orr.w	r2, r3, #16
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	699a      	ldr	r2, [r3, #24]
 8005e50:	4b0e      	ldr	r3, [pc, #56]	; (8005e8c <USB_DevInit+0x2b4>)
 8005e52:	4313      	orrs	r3, r2
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005e58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d005      	beq.n	8005e6a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	f043 0208 	orr.w	r2, r3, #8
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005e6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d105      	bne.n	8005e7c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	699a      	ldr	r2, [r3, #24]
 8005e74:	4b06      	ldr	r3, [pc, #24]	; (8005e90 <USB_DevInit+0x2b8>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005e7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e7e:	4618      	mov	r0, r3
 8005e80:	3718      	adds	r7, #24
 8005e82:	46bd      	mov	sp, r7
 8005e84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e88:	b004      	add	sp, #16
 8005e8a:	4770      	bx	lr
 8005e8c:	803c3800 	.word	0x803c3800
 8005e90:	40000004 	.word	0x40000004

08005e94 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	4a13      	ldr	r2, [pc, #76]	; (8005ef8 <USB_FlushTxFifo+0x64>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d901      	bls.n	8005eb4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e01b      	b.n	8005eec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	daf2      	bge.n	8005ea2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	019b      	lsls	r3, r3, #6
 8005ec4:	f043 0220 	orr.w	r2, r3, #32
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	4a08      	ldr	r2, [pc, #32]	; (8005ef8 <USB_FlushTxFifo+0x64>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d901      	bls.n	8005ede <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e006      	b.n	8005eec <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	691b      	ldr	r3, [r3, #16]
 8005ee2:	f003 0320 	and.w	r3, r3, #32
 8005ee6:	2b20      	cmp	r3, #32
 8005ee8:	d0f0      	beq.n	8005ecc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005eea:	2300      	movs	r3, #0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3714      	adds	r7, #20
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	00030d40 	.word	0x00030d40

08005efc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005f04:	2300      	movs	r3, #0
 8005f06:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	4a11      	ldr	r2, [pc, #68]	; (8005f58 <USB_FlushRxFifo+0x5c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d901      	bls.n	8005f1a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e018      	b.n	8005f4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	daf2      	bge.n	8005f08 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005f22:	2300      	movs	r3, #0
 8005f24:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2210      	movs	r2, #16
 8005f2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	3301      	adds	r3, #1
 8005f30:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	4a08      	ldr	r2, [pc, #32]	; (8005f58 <USB_FlushRxFifo+0x5c>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d901      	bls.n	8005f3e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e006      	b.n	8005f4c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	f003 0310 	and.w	r3, r3, #16
 8005f46:	2b10      	cmp	r3, #16
 8005f48:	d0f0      	beq.n	8005f2c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3714      	adds	r7, #20
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr
 8005f58:	00030d40 	.word	0x00030d40

08005f5c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b085      	sub	sp, #20
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	460b      	mov	r3, r1
 8005f66:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	78fb      	ldrb	r3, [r7, #3]
 8005f76:	68f9      	ldr	r1, [r7, #12]
 8005f78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3714      	adds	r7, #20
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr

08005f8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b085      	sub	sp, #20
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005fa8:	f023 0303 	bic.w	r3, r3, #3
 8005fac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005fbc:	f043 0302 	orr.w	r3, r3, #2
 8005fc0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3714      	adds	r7, #20
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	695b      	ldr	r3, [r3, #20]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b085      	sub	sp, #20
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	4a13      	ldr	r2, [pc, #76]	; (8006050 <USB_CoreReset+0x64>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d901      	bls.n	800600a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006006:	2303      	movs	r3, #3
 8006008:	e01b      	b.n	8006042 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	691b      	ldr	r3, [r3, #16]
 800600e:	2b00      	cmp	r3, #0
 8006010:	daf2      	bge.n	8005ff8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006012:	2300      	movs	r3, #0
 8006014:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	f043 0201 	orr.w	r2, r3, #1
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	3301      	adds	r3, #1
 8006026:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	4a09      	ldr	r2, [pc, #36]	; (8006050 <USB_CoreReset+0x64>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d901      	bls.n	8006034 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006030:	2303      	movs	r3, #3
 8006032:	e006      	b.n	8006042 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	2b01      	cmp	r3, #1
 800603e:	d0f0      	beq.n	8006022 <USB_CoreReset+0x36>

  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3714      	adds	r7, #20
 8006046:	46bd      	mov	sp, r7
 8006048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604c:	4770      	bx	lr
 800604e:	bf00      	nop
 8006050:	00030d40 	.word	0x00030d40

08006054 <__errno>:
 8006054:	4b01      	ldr	r3, [pc, #4]	; (800605c <__errno+0x8>)
 8006056:	6818      	ldr	r0, [r3, #0]
 8006058:	4770      	bx	lr
 800605a:	bf00      	nop
 800605c:	200001f8 	.word	0x200001f8

08006060 <__libc_init_array>:
 8006060:	b570      	push	{r4, r5, r6, lr}
 8006062:	4d0d      	ldr	r5, [pc, #52]	; (8006098 <__libc_init_array+0x38>)
 8006064:	4c0d      	ldr	r4, [pc, #52]	; (800609c <__libc_init_array+0x3c>)
 8006066:	1b64      	subs	r4, r4, r5
 8006068:	10a4      	asrs	r4, r4, #2
 800606a:	2600      	movs	r6, #0
 800606c:	42a6      	cmp	r6, r4
 800606e:	d109      	bne.n	8006084 <__libc_init_array+0x24>
 8006070:	4d0b      	ldr	r5, [pc, #44]	; (80060a0 <__libc_init_array+0x40>)
 8006072:	4c0c      	ldr	r4, [pc, #48]	; (80060a4 <__libc_init_array+0x44>)
 8006074:	f001 f824 	bl	80070c0 <_init>
 8006078:	1b64      	subs	r4, r4, r5
 800607a:	10a4      	asrs	r4, r4, #2
 800607c:	2600      	movs	r6, #0
 800607e:	42a6      	cmp	r6, r4
 8006080:	d105      	bne.n	800608e <__libc_init_array+0x2e>
 8006082:	bd70      	pop	{r4, r5, r6, pc}
 8006084:	f855 3b04 	ldr.w	r3, [r5], #4
 8006088:	4798      	blx	r3
 800608a:	3601      	adds	r6, #1
 800608c:	e7ee      	b.n	800606c <__libc_init_array+0xc>
 800608e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006092:	4798      	blx	r3
 8006094:	3601      	adds	r6, #1
 8006096:	e7f2      	b.n	800607e <__libc_init_array+0x1e>
 8006098:	08007278 	.word	0x08007278
 800609c:	08007278 	.word	0x08007278
 80060a0:	08007278 	.word	0x08007278
 80060a4:	0800727c 	.word	0x0800727c

080060a8 <memset>:
 80060a8:	4402      	add	r2, r0
 80060aa:	4603      	mov	r3, r0
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d100      	bne.n	80060b2 <memset+0xa>
 80060b0:	4770      	bx	lr
 80060b2:	f803 1b01 	strb.w	r1, [r3], #1
 80060b6:	e7f9      	b.n	80060ac <memset+0x4>

080060b8 <iprintf>:
 80060b8:	b40f      	push	{r0, r1, r2, r3}
 80060ba:	4b0a      	ldr	r3, [pc, #40]	; (80060e4 <iprintf+0x2c>)
 80060bc:	b513      	push	{r0, r1, r4, lr}
 80060be:	681c      	ldr	r4, [r3, #0]
 80060c0:	b124      	cbz	r4, 80060cc <iprintf+0x14>
 80060c2:	69a3      	ldr	r3, [r4, #24]
 80060c4:	b913      	cbnz	r3, 80060cc <iprintf+0x14>
 80060c6:	4620      	mov	r0, r4
 80060c8:	f000 fa5e 	bl	8006588 <__sinit>
 80060cc:	ab05      	add	r3, sp, #20
 80060ce:	9a04      	ldr	r2, [sp, #16]
 80060d0:	68a1      	ldr	r1, [r4, #8]
 80060d2:	9301      	str	r3, [sp, #4]
 80060d4:	4620      	mov	r0, r4
 80060d6:	f000 fc67 	bl	80069a8 <_vfiprintf_r>
 80060da:	b002      	add	sp, #8
 80060dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060e0:	b004      	add	sp, #16
 80060e2:	4770      	bx	lr
 80060e4:	200001f8 	.word	0x200001f8

080060e8 <_puts_r>:
 80060e8:	b570      	push	{r4, r5, r6, lr}
 80060ea:	460e      	mov	r6, r1
 80060ec:	4605      	mov	r5, r0
 80060ee:	b118      	cbz	r0, 80060f8 <_puts_r+0x10>
 80060f0:	6983      	ldr	r3, [r0, #24]
 80060f2:	b90b      	cbnz	r3, 80060f8 <_puts_r+0x10>
 80060f4:	f000 fa48 	bl	8006588 <__sinit>
 80060f8:	69ab      	ldr	r3, [r5, #24]
 80060fa:	68ac      	ldr	r4, [r5, #8]
 80060fc:	b913      	cbnz	r3, 8006104 <_puts_r+0x1c>
 80060fe:	4628      	mov	r0, r5
 8006100:	f000 fa42 	bl	8006588 <__sinit>
 8006104:	4b2c      	ldr	r3, [pc, #176]	; (80061b8 <_puts_r+0xd0>)
 8006106:	429c      	cmp	r4, r3
 8006108:	d120      	bne.n	800614c <_puts_r+0x64>
 800610a:	686c      	ldr	r4, [r5, #4]
 800610c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800610e:	07db      	lsls	r3, r3, #31
 8006110:	d405      	bmi.n	800611e <_puts_r+0x36>
 8006112:	89a3      	ldrh	r3, [r4, #12]
 8006114:	0598      	lsls	r0, r3, #22
 8006116:	d402      	bmi.n	800611e <_puts_r+0x36>
 8006118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800611a:	f000 fad3 	bl	80066c4 <__retarget_lock_acquire_recursive>
 800611e:	89a3      	ldrh	r3, [r4, #12]
 8006120:	0719      	lsls	r1, r3, #28
 8006122:	d51d      	bpl.n	8006160 <_puts_r+0x78>
 8006124:	6923      	ldr	r3, [r4, #16]
 8006126:	b1db      	cbz	r3, 8006160 <_puts_r+0x78>
 8006128:	3e01      	subs	r6, #1
 800612a:	68a3      	ldr	r3, [r4, #8]
 800612c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006130:	3b01      	subs	r3, #1
 8006132:	60a3      	str	r3, [r4, #8]
 8006134:	bb39      	cbnz	r1, 8006186 <_puts_r+0x9e>
 8006136:	2b00      	cmp	r3, #0
 8006138:	da38      	bge.n	80061ac <_puts_r+0xc4>
 800613a:	4622      	mov	r2, r4
 800613c:	210a      	movs	r1, #10
 800613e:	4628      	mov	r0, r5
 8006140:	f000 f848 	bl	80061d4 <__swbuf_r>
 8006144:	3001      	adds	r0, #1
 8006146:	d011      	beq.n	800616c <_puts_r+0x84>
 8006148:	250a      	movs	r5, #10
 800614a:	e011      	b.n	8006170 <_puts_r+0x88>
 800614c:	4b1b      	ldr	r3, [pc, #108]	; (80061bc <_puts_r+0xd4>)
 800614e:	429c      	cmp	r4, r3
 8006150:	d101      	bne.n	8006156 <_puts_r+0x6e>
 8006152:	68ac      	ldr	r4, [r5, #8]
 8006154:	e7da      	b.n	800610c <_puts_r+0x24>
 8006156:	4b1a      	ldr	r3, [pc, #104]	; (80061c0 <_puts_r+0xd8>)
 8006158:	429c      	cmp	r4, r3
 800615a:	bf08      	it	eq
 800615c:	68ec      	ldreq	r4, [r5, #12]
 800615e:	e7d5      	b.n	800610c <_puts_r+0x24>
 8006160:	4621      	mov	r1, r4
 8006162:	4628      	mov	r0, r5
 8006164:	f000 f888 	bl	8006278 <__swsetup_r>
 8006168:	2800      	cmp	r0, #0
 800616a:	d0dd      	beq.n	8006128 <_puts_r+0x40>
 800616c:	f04f 35ff 	mov.w	r5, #4294967295
 8006170:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006172:	07da      	lsls	r2, r3, #31
 8006174:	d405      	bmi.n	8006182 <_puts_r+0x9a>
 8006176:	89a3      	ldrh	r3, [r4, #12]
 8006178:	059b      	lsls	r3, r3, #22
 800617a:	d402      	bmi.n	8006182 <_puts_r+0x9a>
 800617c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800617e:	f000 faa2 	bl	80066c6 <__retarget_lock_release_recursive>
 8006182:	4628      	mov	r0, r5
 8006184:	bd70      	pop	{r4, r5, r6, pc}
 8006186:	2b00      	cmp	r3, #0
 8006188:	da04      	bge.n	8006194 <_puts_r+0xac>
 800618a:	69a2      	ldr	r2, [r4, #24]
 800618c:	429a      	cmp	r2, r3
 800618e:	dc06      	bgt.n	800619e <_puts_r+0xb6>
 8006190:	290a      	cmp	r1, #10
 8006192:	d004      	beq.n	800619e <_puts_r+0xb6>
 8006194:	6823      	ldr	r3, [r4, #0]
 8006196:	1c5a      	adds	r2, r3, #1
 8006198:	6022      	str	r2, [r4, #0]
 800619a:	7019      	strb	r1, [r3, #0]
 800619c:	e7c5      	b.n	800612a <_puts_r+0x42>
 800619e:	4622      	mov	r2, r4
 80061a0:	4628      	mov	r0, r5
 80061a2:	f000 f817 	bl	80061d4 <__swbuf_r>
 80061a6:	3001      	adds	r0, #1
 80061a8:	d1bf      	bne.n	800612a <_puts_r+0x42>
 80061aa:	e7df      	b.n	800616c <_puts_r+0x84>
 80061ac:	6823      	ldr	r3, [r4, #0]
 80061ae:	250a      	movs	r5, #10
 80061b0:	1c5a      	adds	r2, r3, #1
 80061b2:	6022      	str	r2, [r4, #0]
 80061b4:	701d      	strb	r5, [r3, #0]
 80061b6:	e7db      	b.n	8006170 <_puts_r+0x88>
 80061b8:	080071fc 	.word	0x080071fc
 80061bc:	0800721c 	.word	0x0800721c
 80061c0:	080071dc 	.word	0x080071dc

080061c4 <puts>:
 80061c4:	4b02      	ldr	r3, [pc, #8]	; (80061d0 <puts+0xc>)
 80061c6:	4601      	mov	r1, r0
 80061c8:	6818      	ldr	r0, [r3, #0]
 80061ca:	f7ff bf8d 	b.w	80060e8 <_puts_r>
 80061ce:	bf00      	nop
 80061d0:	200001f8 	.word	0x200001f8

080061d4 <__swbuf_r>:
 80061d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d6:	460e      	mov	r6, r1
 80061d8:	4614      	mov	r4, r2
 80061da:	4605      	mov	r5, r0
 80061dc:	b118      	cbz	r0, 80061e6 <__swbuf_r+0x12>
 80061de:	6983      	ldr	r3, [r0, #24]
 80061e0:	b90b      	cbnz	r3, 80061e6 <__swbuf_r+0x12>
 80061e2:	f000 f9d1 	bl	8006588 <__sinit>
 80061e6:	4b21      	ldr	r3, [pc, #132]	; (800626c <__swbuf_r+0x98>)
 80061e8:	429c      	cmp	r4, r3
 80061ea:	d12b      	bne.n	8006244 <__swbuf_r+0x70>
 80061ec:	686c      	ldr	r4, [r5, #4]
 80061ee:	69a3      	ldr	r3, [r4, #24]
 80061f0:	60a3      	str	r3, [r4, #8]
 80061f2:	89a3      	ldrh	r3, [r4, #12]
 80061f4:	071a      	lsls	r2, r3, #28
 80061f6:	d52f      	bpl.n	8006258 <__swbuf_r+0x84>
 80061f8:	6923      	ldr	r3, [r4, #16]
 80061fa:	b36b      	cbz	r3, 8006258 <__swbuf_r+0x84>
 80061fc:	6923      	ldr	r3, [r4, #16]
 80061fe:	6820      	ldr	r0, [r4, #0]
 8006200:	1ac0      	subs	r0, r0, r3
 8006202:	6963      	ldr	r3, [r4, #20]
 8006204:	b2f6      	uxtb	r6, r6
 8006206:	4283      	cmp	r3, r0
 8006208:	4637      	mov	r7, r6
 800620a:	dc04      	bgt.n	8006216 <__swbuf_r+0x42>
 800620c:	4621      	mov	r1, r4
 800620e:	4628      	mov	r0, r5
 8006210:	f000 f926 	bl	8006460 <_fflush_r>
 8006214:	bb30      	cbnz	r0, 8006264 <__swbuf_r+0x90>
 8006216:	68a3      	ldr	r3, [r4, #8]
 8006218:	3b01      	subs	r3, #1
 800621a:	60a3      	str	r3, [r4, #8]
 800621c:	6823      	ldr	r3, [r4, #0]
 800621e:	1c5a      	adds	r2, r3, #1
 8006220:	6022      	str	r2, [r4, #0]
 8006222:	701e      	strb	r6, [r3, #0]
 8006224:	6963      	ldr	r3, [r4, #20]
 8006226:	3001      	adds	r0, #1
 8006228:	4283      	cmp	r3, r0
 800622a:	d004      	beq.n	8006236 <__swbuf_r+0x62>
 800622c:	89a3      	ldrh	r3, [r4, #12]
 800622e:	07db      	lsls	r3, r3, #31
 8006230:	d506      	bpl.n	8006240 <__swbuf_r+0x6c>
 8006232:	2e0a      	cmp	r6, #10
 8006234:	d104      	bne.n	8006240 <__swbuf_r+0x6c>
 8006236:	4621      	mov	r1, r4
 8006238:	4628      	mov	r0, r5
 800623a:	f000 f911 	bl	8006460 <_fflush_r>
 800623e:	b988      	cbnz	r0, 8006264 <__swbuf_r+0x90>
 8006240:	4638      	mov	r0, r7
 8006242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006244:	4b0a      	ldr	r3, [pc, #40]	; (8006270 <__swbuf_r+0x9c>)
 8006246:	429c      	cmp	r4, r3
 8006248:	d101      	bne.n	800624e <__swbuf_r+0x7a>
 800624a:	68ac      	ldr	r4, [r5, #8]
 800624c:	e7cf      	b.n	80061ee <__swbuf_r+0x1a>
 800624e:	4b09      	ldr	r3, [pc, #36]	; (8006274 <__swbuf_r+0xa0>)
 8006250:	429c      	cmp	r4, r3
 8006252:	bf08      	it	eq
 8006254:	68ec      	ldreq	r4, [r5, #12]
 8006256:	e7ca      	b.n	80061ee <__swbuf_r+0x1a>
 8006258:	4621      	mov	r1, r4
 800625a:	4628      	mov	r0, r5
 800625c:	f000 f80c 	bl	8006278 <__swsetup_r>
 8006260:	2800      	cmp	r0, #0
 8006262:	d0cb      	beq.n	80061fc <__swbuf_r+0x28>
 8006264:	f04f 37ff 	mov.w	r7, #4294967295
 8006268:	e7ea      	b.n	8006240 <__swbuf_r+0x6c>
 800626a:	bf00      	nop
 800626c:	080071fc 	.word	0x080071fc
 8006270:	0800721c 	.word	0x0800721c
 8006274:	080071dc 	.word	0x080071dc

08006278 <__swsetup_r>:
 8006278:	4b32      	ldr	r3, [pc, #200]	; (8006344 <__swsetup_r+0xcc>)
 800627a:	b570      	push	{r4, r5, r6, lr}
 800627c:	681d      	ldr	r5, [r3, #0]
 800627e:	4606      	mov	r6, r0
 8006280:	460c      	mov	r4, r1
 8006282:	b125      	cbz	r5, 800628e <__swsetup_r+0x16>
 8006284:	69ab      	ldr	r3, [r5, #24]
 8006286:	b913      	cbnz	r3, 800628e <__swsetup_r+0x16>
 8006288:	4628      	mov	r0, r5
 800628a:	f000 f97d 	bl	8006588 <__sinit>
 800628e:	4b2e      	ldr	r3, [pc, #184]	; (8006348 <__swsetup_r+0xd0>)
 8006290:	429c      	cmp	r4, r3
 8006292:	d10f      	bne.n	80062b4 <__swsetup_r+0x3c>
 8006294:	686c      	ldr	r4, [r5, #4]
 8006296:	89a3      	ldrh	r3, [r4, #12]
 8006298:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800629c:	0719      	lsls	r1, r3, #28
 800629e:	d42c      	bmi.n	80062fa <__swsetup_r+0x82>
 80062a0:	06dd      	lsls	r5, r3, #27
 80062a2:	d411      	bmi.n	80062c8 <__swsetup_r+0x50>
 80062a4:	2309      	movs	r3, #9
 80062a6:	6033      	str	r3, [r6, #0]
 80062a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80062ac:	81a3      	strh	r3, [r4, #12]
 80062ae:	f04f 30ff 	mov.w	r0, #4294967295
 80062b2:	e03e      	b.n	8006332 <__swsetup_r+0xba>
 80062b4:	4b25      	ldr	r3, [pc, #148]	; (800634c <__swsetup_r+0xd4>)
 80062b6:	429c      	cmp	r4, r3
 80062b8:	d101      	bne.n	80062be <__swsetup_r+0x46>
 80062ba:	68ac      	ldr	r4, [r5, #8]
 80062bc:	e7eb      	b.n	8006296 <__swsetup_r+0x1e>
 80062be:	4b24      	ldr	r3, [pc, #144]	; (8006350 <__swsetup_r+0xd8>)
 80062c0:	429c      	cmp	r4, r3
 80062c2:	bf08      	it	eq
 80062c4:	68ec      	ldreq	r4, [r5, #12]
 80062c6:	e7e6      	b.n	8006296 <__swsetup_r+0x1e>
 80062c8:	0758      	lsls	r0, r3, #29
 80062ca:	d512      	bpl.n	80062f2 <__swsetup_r+0x7a>
 80062cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062ce:	b141      	cbz	r1, 80062e2 <__swsetup_r+0x6a>
 80062d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062d4:	4299      	cmp	r1, r3
 80062d6:	d002      	beq.n	80062de <__swsetup_r+0x66>
 80062d8:	4630      	mov	r0, r6
 80062da:	f000 fa5b 	bl	8006794 <_free_r>
 80062de:	2300      	movs	r3, #0
 80062e0:	6363      	str	r3, [r4, #52]	; 0x34
 80062e2:	89a3      	ldrh	r3, [r4, #12]
 80062e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80062e8:	81a3      	strh	r3, [r4, #12]
 80062ea:	2300      	movs	r3, #0
 80062ec:	6063      	str	r3, [r4, #4]
 80062ee:	6923      	ldr	r3, [r4, #16]
 80062f0:	6023      	str	r3, [r4, #0]
 80062f2:	89a3      	ldrh	r3, [r4, #12]
 80062f4:	f043 0308 	orr.w	r3, r3, #8
 80062f8:	81a3      	strh	r3, [r4, #12]
 80062fa:	6923      	ldr	r3, [r4, #16]
 80062fc:	b94b      	cbnz	r3, 8006312 <__swsetup_r+0x9a>
 80062fe:	89a3      	ldrh	r3, [r4, #12]
 8006300:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006304:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006308:	d003      	beq.n	8006312 <__swsetup_r+0x9a>
 800630a:	4621      	mov	r1, r4
 800630c:	4630      	mov	r0, r6
 800630e:	f000 fa01 	bl	8006714 <__smakebuf_r>
 8006312:	89a0      	ldrh	r0, [r4, #12]
 8006314:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006318:	f010 0301 	ands.w	r3, r0, #1
 800631c:	d00a      	beq.n	8006334 <__swsetup_r+0xbc>
 800631e:	2300      	movs	r3, #0
 8006320:	60a3      	str	r3, [r4, #8]
 8006322:	6963      	ldr	r3, [r4, #20]
 8006324:	425b      	negs	r3, r3
 8006326:	61a3      	str	r3, [r4, #24]
 8006328:	6923      	ldr	r3, [r4, #16]
 800632a:	b943      	cbnz	r3, 800633e <__swsetup_r+0xc6>
 800632c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006330:	d1ba      	bne.n	80062a8 <__swsetup_r+0x30>
 8006332:	bd70      	pop	{r4, r5, r6, pc}
 8006334:	0781      	lsls	r1, r0, #30
 8006336:	bf58      	it	pl
 8006338:	6963      	ldrpl	r3, [r4, #20]
 800633a:	60a3      	str	r3, [r4, #8]
 800633c:	e7f4      	b.n	8006328 <__swsetup_r+0xb0>
 800633e:	2000      	movs	r0, #0
 8006340:	e7f7      	b.n	8006332 <__swsetup_r+0xba>
 8006342:	bf00      	nop
 8006344:	200001f8 	.word	0x200001f8
 8006348:	080071fc 	.word	0x080071fc
 800634c:	0800721c 	.word	0x0800721c
 8006350:	080071dc 	.word	0x080071dc

08006354 <__sflush_r>:
 8006354:	898a      	ldrh	r2, [r1, #12]
 8006356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800635a:	4605      	mov	r5, r0
 800635c:	0710      	lsls	r0, r2, #28
 800635e:	460c      	mov	r4, r1
 8006360:	d458      	bmi.n	8006414 <__sflush_r+0xc0>
 8006362:	684b      	ldr	r3, [r1, #4]
 8006364:	2b00      	cmp	r3, #0
 8006366:	dc05      	bgt.n	8006374 <__sflush_r+0x20>
 8006368:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800636a:	2b00      	cmp	r3, #0
 800636c:	dc02      	bgt.n	8006374 <__sflush_r+0x20>
 800636e:	2000      	movs	r0, #0
 8006370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006374:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006376:	2e00      	cmp	r6, #0
 8006378:	d0f9      	beq.n	800636e <__sflush_r+0x1a>
 800637a:	2300      	movs	r3, #0
 800637c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006380:	682f      	ldr	r7, [r5, #0]
 8006382:	602b      	str	r3, [r5, #0]
 8006384:	d032      	beq.n	80063ec <__sflush_r+0x98>
 8006386:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006388:	89a3      	ldrh	r3, [r4, #12]
 800638a:	075a      	lsls	r2, r3, #29
 800638c:	d505      	bpl.n	800639a <__sflush_r+0x46>
 800638e:	6863      	ldr	r3, [r4, #4]
 8006390:	1ac0      	subs	r0, r0, r3
 8006392:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006394:	b10b      	cbz	r3, 800639a <__sflush_r+0x46>
 8006396:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006398:	1ac0      	subs	r0, r0, r3
 800639a:	2300      	movs	r3, #0
 800639c:	4602      	mov	r2, r0
 800639e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063a0:	6a21      	ldr	r1, [r4, #32]
 80063a2:	4628      	mov	r0, r5
 80063a4:	47b0      	blx	r6
 80063a6:	1c43      	adds	r3, r0, #1
 80063a8:	89a3      	ldrh	r3, [r4, #12]
 80063aa:	d106      	bne.n	80063ba <__sflush_r+0x66>
 80063ac:	6829      	ldr	r1, [r5, #0]
 80063ae:	291d      	cmp	r1, #29
 80063b0:	d82c      	bhi.n	800640c <__sflush_r+0xb8>
 80063b2:	4a2a      	ldr	r2, [pc, #168]	; (800645c <__sflush_r+0x108>)
 80063b4:	40ca      	lsrs	r2, r1
 80063b6:	07d6      	lsls	r6, r2, #31
 80063b8:	d528      	bpl.n	800640c <__sflush_r+0xb8>
 80063ba:	2200      	movs	r2, #0
 80063bc:	6062      	str	r2, [r4, #4]
 80063be:	04d9      	lsls	r1, r3, #19
 80063c0:	6922      	ldr	r2, [r4, #16]
 80063c2:	6022      	str	r2, [r4, #0]
 80063c4:	d504      	bpl.n	80063d0 <__sflush_r+0x7c>
 80063c6:	1c42      	adds	r2, r0, #1
 80063c8:	d101      	bne.n	80063ce <__sflush_r+0x7a>
 80063ca:	682b      	ldr	r3, [r5, #0]
 80063cc:	b903      	cbnz	r3, 80063d0 <__sflush_r+0x7c>
 80063ce:	6560      	str	r0, [r4, #84]	; 0x54
 80063d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063d2:	602f      	str	r7, [r5, #0]
 80063d4:	2900      	cmp	r1, #0
 80063d6:	d0ca      	beq.n	800636e <__sflush_r+0x1a>
 80063d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80063dc:	4299      	cmp	r1, r3
 80063de:	d002      	beq.n	80063e6 <__sflush_r+0x92>
 80063e0:	4628      	mov	r0, r5
 80063e2:	f000 f9d7 	bl	8006794 <_free_r>
 80063e6:	2000      	movs	r0, #0
 80063e8:	6360      	str	r0, [r4, #52]	; 0x34
 80063ea:	e7c1      	b.n	8006370 <__sflush_r+0x1c>
 80063ec:	6a21      	ldr	r1, [r4, #32]
 80063ee:	2301      	movs	r3, #1
 80063f0:	4628      	mov	r0, r5
 80063f2:	47b0      	blx	r6
 80063f4:	1c41      	adds	r1, r0, #1
 80063f6:	d1c7      	bne.n	8006388 <__sflush_r+0x34>
 80063f8:	682b      	ldr	r3, [r5, #0]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d0c4      	beq.n	8006388 <__sflush_r+0x34>
 80063fe:	2b1d      	cmp	r3, #29
 8006400:	d001      	beq.n	8006406 <__sflush_r+0xb2>
 8006402:	2b16      	cmp	r3, #22
 8006404:	d101      	bne.n	800640a <__sflush_r+0xb6>
 8006406:	602f      	str	r7, [r5, #0]
 8006408:	e7b1      	b.n	800636e <__sflush_r+0x1a>
 800640a:	89a3      	ldrh	r3, [r4, #12]
 800640c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006410:	81a3      	strh	r3, [r4, #12]
 8006412:	e7ad      	b.n	8006370 <__sflush_r+0x1c>
 8006414:	690f      	ldr	r7, [r1, #16]
 8006416:	2f00      	cmp	r7, #0
 8006418:	d0a9      	beq.n	800636e <__sflush_r+0x1a>
 800641a:	0793      	lsls	r3, r2, #30
 800641c:	680e      	ldr	r6, [r1, #0]
 800641e:	bf08      	it	eq
 8006420:	694b      	ldreq	r3, [r1, #20]
 8006422:	600f      	str	r7, [r1, #0]
 8006424:	bf18      	it	ne
 8006426:	2300      	movne	r3, #0
 8006428:	eba6 0807 	sub.w	r8, r6, r7
 800642c:	608b      	str	r3, [r1, #8]
 800642e:	f1b8 0f00 	cmp.w	r8, #0
 8006432:	dd9c      	ble.n	800636e <__sflush_r+0x1a>
 8006434:	6a21      	ldr	r1, [r4, #32]
 8006436:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006438:	4643      	mov	r3, r8
 800643a:	463a      	mov	r2, r7
 800643c:	4628      	mov	r0, r5
 800643e:	47b0      	blx	r6
 8006440:	2800      	cmp	r0, #0
 8006442:	dc06      	bgt.n	8006452 <__sflush_r+0xfe>
 8006444:	89a3      	ldrh	r3, [r4, #12]
 8006446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800644a:	81a3      	strh	r3, [r4, #12]
 800644c:	f04f 30ff 	mov.w	r0, #4294967295
 8006450:	e78e      	b.n	8006370 <__sflush_r+0x1c>
 8006452:	4407      	add	r7, r0
 8006454:	eba8 0800 	sub.w	r8, r8, r0
 8006458:	e7e9      	b.n	800642e <__sflush_r+0xda>
 800645a:	bf00      	nop
 800645c:	20400001 	.word	0x20400001

08006460 <_fflush_r>:
 8006460:	b538      	push	{r3, r4, r5, lr}
 8006462:	690b      	ldr	r3, [r1, #16]
 8006464:	4605      	mov	r5, r0
 8006466:	460c      	mov	r4, r1
 8006468:	b913      	cbnz	r3, 8006470 <_fflush_r+0x10>
 800646a:	2500      	movs	r5, #0
 800646c:	4628      	mov	r0, r5
 800646e:	bd38      	pop	{r3, r4, r5, pc}
 8006470:	b118      	cbz	r0, 800647a <_fflush_r+0x1a>
 8006472:	6983      	ldr	r3, [r0, #24]
 8006474:	b90b      	cbnz	r3, 800647a <_fflush_r+0x1a>
 8006476:	f000 f887 	bl	8006588 <__sinit>
 800647a:	4b14      	ldr	r3, [pc, #80]	; (80064cc <_fflush_r+0x6c>)
 800647c:	429c      	cmp	r4, r3
 800647e:	d11b      	bne.n	80064b8 <_fflush_r+0x58>
 8006480:	686c      	ldr	r4, [r5, #4]
 8006482:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d0ef      	beq.n	800646a <_fflush_r+0xa>
 800648a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800648c:	07d0      	lsls	r0, r2, #31
 800648e:	d404      	bmi.n	800649a <_fflush_r+0x3a>
 8006490:	0599      	lsls	r1, r3, #22
 8006492:	d402      	bmi.n	800649a <_fflush_r+0x3a>
 8006494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006496:	f000 f915 	bl	80066c4 <__retarget_lock_acquire_recursive>
 800649a:	4628      	mov	r0, r5
 800649c:	4621      	mov	r1, r4
 800649e:	f7ff ff59 	bl	8006354 <__sflush_r>
 80064a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064a4:	07da      	lsls	r2, r3, #31
 80064a6:	4605      	mov	r5, r0
 80064a8:	d4e0      	bmi.n	800646c <_fflush_r+0xc>
 80064aa:	89a3      	ldrh	r3, [r4, #12]
 80064ac:	059b      	lsls	r3, r3, #22
 80064ae:	d4dd      	bmi.n	800646c <_fflush_r+0xc>
 80064b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064b2:	f000 f908 	bl	80066c6 <__retarget_lock_release_recursive>
 80064b6:	e7d9      	b.n	800646c <_fflush_r+0xc>
 80064b8:	4b05      	ldr	r3, [pc, #20]	; (80064d0 <_fflush_r+0x70>)
 80064ba:	429c      	cmp	r4, r3
 80064bc:	d101      	bne.n	80064c2 <_fflush_r+0x62>
 80064be:	68ac      	ldr	r4, [r5, #8]
 80064c0:	e7df      	b.n	8006482 <_fflush_r+0x22>
 80064c2:	4b04      	ldr	r3, [pc, #16]	; (80064d4 <_fflush_r+0x74>)
 80064c4:	429c      	cmp	r4, r3
 80064c6:	bf08      	it	eq
 80064c8:	68ec      	ldreq	r4, [r5, #12]
 80064ca:	e7da      	b.n	8006482 <_fflush_r+0x22>
 80064cc:	080071fc 	.word	0x080071fc
 80064d0:	0800721c 	.word	0x0800721c
 80064d4:	080071dc 	.word	0x080071dc

080064d8 <std>:
 80064d8:	2300      	movs	r3, #0
 80064da:	b510      	push	{r4, lr}
 80064dc:	4604      	mov	r4, r0
 80064de:	e9c0 3300 	strd	r3, r3, [r0]
 80064e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064e6:	6083      	str	r3, [r0, #8]
 80064e8:	8181      	strh	r1, [r0, #12]
 80064ea:	6643      	str	r3, [r0, #100]	; 0x64
 80064ec:	81c2      	strh	r2, [r0, #14]
 80064ee:	6183      	str	r3, [r0, #24]
 80064f0:	4619      	mov	r1, r3
 80064f2:	2208      	movs	r2, #8
 80064f4:	305c      	adds	r0, #92	; 0x5c
 80064f6:	f7ff fdd7 	bl	80060a8 <memset>
 80064fa:	4b05      	ldr	r3, [pc, #20]	; (8006510 <std+0x38>)
 80064fc:	6263      	str	r3, [r4, #36]	; 0x24
 80064fe:	4b05      	ldr	r3, [pc, #20]	; (8006514 <std+0x3c>)
 8006500:	62a3      	str	r3, [r4, #40]	; 0x28
 8006502:	4b05      	ldr	r3, [pc, #20]	; (8006518 <std+0x40>)
 8006504:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006506:	4b05      	ldr	r3, [pc, #20]	; (800651c <std+0x44>)
 8006508:	6224      	str	r4, [r4, #32]
 800650a:	6323      	str	r3, [r4, #48]	; 0x30
 800650c:	bd10      	pop	{r4, pc}
 800650e:	bf00      	nop
 8006510:	08006f51 	.word	0x08006f51
 8006514:	08006f73 	.word	0x08006f73
 8006518:	08006fab 	.word	0x08006fab
 800651c:	08006fcf 	.word	0x08006fcf

08006520 <_cleanup_r>:
 8006520:	4901      	ldr	r1, [pc, #4]	; (8006528 <_cleanup_r+0x8>)
 8006522:	f000 b8af 	b.w	8006684 <_fwalk_reent>
 8006526:	bf00      	nop
 8006528:	08006461 	.word	0x08006461

0800652c <__sfmoreglue>:
 800652c:	b570      	push	{r4, r5, r6, lr}
 800652e:	2268      	movs	r2, #104	; 0x68
 8006530:	1e4d      	subs	r5, r1, #1
 8006532:	4355      	muls	r5, r2
 8006534:	460e      	mov	r6, r1
 8006536:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800653a:	f000 f997 	bl	800686c <_malloc_r>
 800653e:	4604      	mov	r4, r0
 8006540:	b140      	cbz	r0, 8006554 <__sfmoreglue+0x28>
 8006542:	2100      	movs	r1, #0
 8006544:	e9c0 1600 	strd	r1, r6, [r0]
 8006548:	300c      	adds	r0, #12
 800654a:	60a0      	str	r0, [r4, #8]
 800654c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006550:	f7ff fdaa 	bl	80060a8 <memset>
 8006554:	4620      	mov	r0, r4
 8006556:	bd70      	pop	{r4, r5, r6, pc}

08006558 <__sfp_lock_acquire>:
 8006558:	4801      	ldr	r0, [pc, #4]	; (8006560 <__sfp_lock_acquire+0x8>)
 800655a:	f000 b8b3 	b.w	80066c4 <__retarget_lock_acquire_recursive>
 800655e:	bf00      	nop
 8006560:	20000afd 	.word	0x20000afd

08006564 <__sfp_lock_release>:
 8006564:	4801      	ldr	r0, [pc, #4]	; (800656c <__sfp_lock_release+0x8>)
 8006566:	f000 b8ae 	b.w	80066c6 <__retarget_lock_release_recursive>
 800656a:	bf00      	nop
 800656c:	20000afd 	.word	0x20000afd

08006570 <__sinit_lock_acquire>:
 8006570:	4801      	ldr	r0, [pc, #4]	; (8006578 <__sinit_lock_acquire+0x8>)
 8006572:	f000 b8a7 	b.w	80066c4 <__retarget_lock_acquire_recursive>
 8006576:	bf00      	nop
 8006578:	20000afe 	.word	0x20000afe

0800657c <__sinit_lock_release>:
 800657c:	4801      	ldr	r0, [pc, #4]	; (8006584 <__sinit_lock_release+0x8>)
 800657e:	f000 b8a2 	b.w	80066c6 <__retarget_lock_release_recursive>
 8006582:	bf00      	nop
 8006584:	20000afe 	.word	0x20000afe

08006588 <__sinit>:
 8006588:	b510      	push	{r4, lr}
 800658a:	4604      	mov	r4, r0
 800658c:	f7ff fff0 	bl	8006570 <__sinit_lock_acquire>
 8006590:	69a3      	ldr	r3, [r4, #24]
 8006592:	b11b      	cbz	r3, 800659c <__sinit+0x14>
 8006594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006598:	f7ff bff0 	b.w	800657c <__sinit_lock_release>
 800659c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80065a0:	6523      	str	r3, [r4, #80]	; 0x50
 80065a2:	4b13      	ldr	r3, [pc, #76]	; (80065f0 <__sinit+0x68>)
 80065a4:	4a13      	ldr	r2, [pc, #76]	; (80065f4 <__sinit+0x6c>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	62a2      	str	r2, [r4, #40]	; 0x28
 80065aa:	42a3      	cmp	r3, r4
 80065ac:	bf04      	itt	eq
 80065ae:	2301      	moveq	r3, #1
 80065b0:	61a3      	streq	r3, [r4, #24]
 80065b2:	4620      	mov	r0, r4
 80065b4:	f000 f820 	bl	80065f8 <__sfp>
 80065b8:	6060      	str	r0, [r4, #4]
 80065ba:	4620      	mov	r0, r4
 80065bc:	f000 f81c 	bl	80065f8 <__sfp>
 80065c0:	60a0      	str	r0, [r4, #8]
 80065c2:	4620      	mov	r0, r4
 80065c4:	f000 f818 	bl	80065f8 <__sfp>
 80065c8:	2200      	movs	r2, #0
 80065ca:	60e0      	str	r0, [r4, #12]
 80065cc:	2104      	movs	r1, #4
 80065ce:	6860      	ldr	r0, [r4, #4]
 80065d0:	f7ff ff82 	bl	80064d8 <std>
 80065d4:	68a0      	ldr	r0, [r4, #8]
 80065d6:	2201      	movs	r2, #1
 80065d8:	2109      	movs	r1, #9
 80065da:	f7ff ff7d 	bl	80064d8 <std>
 80065de:	68e0      	ldr	r0, [r4, #12]
 80065e0:	2202      	movs	r2, #2
 80065e2:	2112      	movs	r1, #18
 80065e4:	f7ff ff78 	bl	80064d8 <std>
 80065e8:	2301      	movs	r3, #1
 80065ea:	61a3      	str	r3, [r4, #24]
 80065ec:	e7d2      	b.n	8006594 <__sinit+0xc>
 80065ee:	bf00      	nop
 80065f0:	080071d8 	.word	0x080071d8
 80065f4:	08006521 	.word	0x08006521

080065f8 <__sfp>:
 80065f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065fa:	4607      	mov	r7, r0
 80065fc:	f7ff ffac 	bl	8006558 <__sfp_lock_acquire>
 8006600:	4b1e      	ldr	r3, [pc, #120]	; (800667c <__sfp+0x84>)
 8006602:	681e      	ldr	r6, [r3, #0]
 8006604:	69b3      	ldr	r3, [r6, #24]
 8006606:	b913      	cbnz	r3, 800660e <__sfp+0x16>
 8006608:	4630      	mov	r0, r6
 800660a:	f7ff ffbd 	bl	8006588 <__sinit>
 800660e:	3648      	adds	r6, #72	; 0x48
 8006610:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006614:	3b01      	subs	r3, #1
 8006616:	d503      	bpl.n	8006620 <__sfp+0x28>
 8006618:	6833      	ldr	r3, [r6, #0]
 800661a:	b30b      	cbz	r3, 8006660 <__sfp+0x68>
 800661c:	6836      	ldr	r6, [r6, #0]
 800661e:	e7f7      	b.n	8006610 <__sfp+0x18>
 8006620:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006624:	b9d5      	cbnz	r5, 800665c <__sfp+0x64>
 8006626:	4b16      	ldr	r3, [pc, #88]	; (8006680 <__sfp+0x88>)
 8006628:	60e3      	str	r3, [r4, #12]
 800662a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800662e:	6665      	str	r5, [r4, #100]	; 0x64
 8006630:	f000 f847 	bl	80066c2 <__retarget_lock_init_recursive>
 8006634:	f7ff ff96 	bl	8006564 <__sfp_lock_release>
 8006638:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800663c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006640:	6025      	str	r5, [r4, #0]
 8006642:	61a5      	str	r5, [r4, #24]
 8006644:	2208      	movs	r2, #8
 8006646:	4629      	mov	r1, r5
 8006648:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800664c:	f7ff fd2c 	bl	80060a8 <memset>
 8006650:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006654:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006658:	4620      	mov	r0, r4
 800665a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800665c:	3468      	adds	r4, #104	; 0x68
 800665e:	e7d9      	b.n	8006614 <__sfp+0x1c>
 8006660:	2104      	movs	r1, #4
 8006662:	4638      	mov	r0, r7
 8006664:	f7ff ff62 	bl	800652c <__sfmoreglue>
 8006668:	4604      	mov	r4, r0
 800666a:	6030      	str	r0, [r6, #0]
 800666c:	2800      	cmp	r0, #0
 800666e:	d1d5      	bne.n	800661c <__sfp+0x24>
 8006670:	f7ff ff78 	bl	8006564 <__sfp_lock_release>
 8006674:	230c      	movs	r3, #12
 8006676:	603b      	str	r3, [r7, #0]
 8006678:	e7ee      	b.n	8006658 <__sfp+0x60>
 800667a:	bf00      	nop
 800667c:	080071d8 	.word	0x080071d8
 8006680:	ffff0001 	.word	0xffff0001

08006684 <_fwalk_reent>:
 8006684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006688:	4606      	mov	r6, r0
 800668a:	4688      	mov	r8, r1
 800668c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006690:	2700      	movs	r7, #0
 8006692:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006696:	f1b9 0901 	subs.w	r9, r9, #1
 800669a:	d505      	bpl.n	80066a8 <_fwalk_reent+0x24>
 800669c:	6824      	ldr	r4, [r4, #0]
 800669e:	2c00      	cmp	r4, #0
 80066a0:	d1f7      	bne.n	8006692 <_fwalk_reent+0xe>
 80066a2:	4638      	mov	r0, r7
 80066a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066a8:	89ab      	ldrh	r3, [r5, #12]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d907      	bls.n	80066be <_fwalk_reent+0x3a>
 80066ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066b2:	3301      	adds	r3, #1
 80066b4:	d003      	beq.n	80066be <_fwalk_reent+0x3a>
 80066b6:	4629      	mov	r1, r5
 80066b8:	4630      	mov	r0, r6
 80066ba:	47c0      	blx	r8
 80066bc:	4307      	orrs	r7, r0
 80066be:	3568      	adds	r5, #104	; 0x68
 80066c0:	e7e9      	b.n	8006696 <_fwalk_reent+0x12>

080066c2 <__retarget_lock_init_recursive>:
 80066c2:	4770      	bx	lr

080066c4 <__retarget_lock_acquire_recursive>:
 80066c4:	4770      	bx	lr

080066c6 <__retarget_lock_release_recursive>:
 80066c6:	4770      	bx	lr

080066c8 <__swhatbuf_r>:
 80066c8:	b570      	push	{r4, r5, r6, lr}
 80066ca:	460e      	mov	r6, r1
 80066cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d0:	2900      	cmp	r1, #0
 80066d2:	b096      	sub	sp, #88	; 0x58
 80066d4:	4614      	mov	r4, r2
 80066d6:	461d      	mov	r5, r3
 80066d8:	da08      	bge.n	80066ec <__swhatbuf_r+0x24>
 80066da:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	602a      	str	r2, [r5, #0]
 80066e2:	061a      	lsls	r2, r3, #24
 80066e4:	d410      	bmi.n	8006708 <__swhatbuf_r+0x40>
 80066e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066ea:	e00e      	b.n	800670a <__swhatbuf_r+0x42>
 80066ec:	466a      	mov	r2, sp
 80066ee:	f000 fc95 	bl	800701c <_fstat_r>
 80066f2:	2800      	cmp	r0, #0
 80066f4:	dbf1      	blt.n	80066da <__swhatbuf_r+0x12>
 80066f6:	9a01      	ldr	r2, [sp, #4]
 80066f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80066fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006700:	425a      	negs	r2, r3
 8006702:	415a      	adcs	r2, r3
 8006704:	602a      	str	r2, [r5, #0]
 8006706:	e7ee      	b.n	80066e6 <__swhatbuf_r+0x1e>
 8006708:	2340      	movs	r3, #64	; 0x40
 800670a:	2000      	movs	r0, #0
 800670c:	6023      	str	r3, [r4, #0]
 800670e:	b016      	add	sp, #88	; 0x58
 8006710:	bd70      	pop	{r4, r5, r6, pc}
	...

08006714 <__smakebuf_r>:
 8006714:	898b      	ldrh	r3, [r1, #12]
 8006716:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006718:	079d      	lsls	r5, r3, #30
 800671a:	4606      	mov	r6, r0
 800671c:	460c      	mov	r4, r1
 800671e:	d507      	bpl.n	8006730 <__smakebuf_r+0x1c>
 8006720:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006724:	6023      	str	r3, [r4, #0]
 8006726:	6123      	str	r3, [r4, #16]
 8006728:	2301      	movs	r3, #1
 800672a:	6163      	str	r3, [r4, #20]
 800672c:	b002      	add	sp, #8
 800672e:	bd70      	pop	{r4, r5, r6, pc}
 8006730:	ab01      	add	r3, sp, #4
 8006732:	466a      	mov	r2, sp
 8006734:	f7ff ffc8 	bl	80066c8 <__swhatbuf_r>
 8006738:	9900      	ldr	r1, [sp, #0]
 800673a:	4605      	mov	r5, r0
 800673c:	4630      	mov	r0, r6
 800673e:	f000 f895 	bl	800686c <_malloc_r>
 8006742:	b948      	cbnz	r0, 8006758 <__smakebuf_r+0x44>
 8006744:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006748:	059a      	lsls	r2, r3, #22
 800674a:	d4ef      	bmi.n	800672c <__smakebuf_r+0x18>
 800674c:	f023 0303 	bic.w	r3, r3, #3
 8006750:	f043 0302 	orr.w	r3, r3, #2
 8006754:	81a3      	strh	r3, [r4, #12]
 8006756:	e7e3      	b.n	8006720 <__smakebuf_r+0xc>
 8006758:	4b0d      	ldr	r3, [pc, #52]	; (8006790 <__smakebuf_r+0x7c>)
 800675a:	62b3      	str	r3, [r6, #40]	; 0x28
 800675c:	89a3      	ldrh	r3, [r4, #12]
 800675e:	6020      	str	r0, [r4, #0]
 8006760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006764:	81a3      	strh	r3, [r4, #12]
 8006766:	9b00      	ldr	r3, [sp, #0]
 8006768:	6163      	str	r3, [r4, #20]
 800676a:	9b01      	ldr	r3, [sp, #4]
 800676c:	6120      	str	r0, [r4, #16]
 800676e:	b15b      	cbz	r3, 8006788 <__smakebuf_r+0x74>
 8006770:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006774:	4630      	mov	r0, r6
 8006776:	f000 fc63 	bl	8007040 <_isatty_r>
 800677a:	b128      	cbz	r0, 8006788 <__smakebuf_r+0x74>
 800677c:	89a3      	ldrh	r3, [r4, #12]
 800677e:	f023 0303 	bic.w	r3, r3, #3
 8006782:	f043 0301 	orr.w	r3, r3, #1
 8006786:	81a3      	strh	r3, [r4, #12]
 8006788:	89a0      	ldrh	r0, [r4, #12]
 800678a:	4305      	orrs	r5, r0
 800678c:	81a5      	strh	r5, [r4, #12]
 800678e:	e7cd      	b.n	800672c <__smakebuf_r+0x18>
 8006790:	08006521 	.word	0x08006521

08006794 <_free_r>:
 8006794:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006796:	2900      	cmp	r1, #0
 8006798:	d044      	beq.n	8006824 <_free_r+0x90>
 800679a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800679e:	9001      	str	r0, [sp, #4]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	f1a1 0404 	sub.w	r4, r1, #4
 80067a6:	bfb8      	it	lt
 80067a8:	18e4      	addlt	r4, r4, r3
 80067aa:	f000 fc6b 	bl	8007084 <__malloc_lock>
 80067ae:	4a1e      	ldr	r2, [pc, #120]	; (8006828 <_free_r+0x94>)
 80067b0:	9801      	ldr	r0, [sp, #4]
 80067b2:	6813      	ldr	r3, [r2, #0]
 80067b4:	b933      	cbnz	r3, 80067c4 <_free_r+0x30>
 80067b6:	6063      	str	r3, [r4, #4]
 80067b8:	6014      	str	r4, [r2, #0]
 80067ba:	b003      	add	sp, #12
 80067bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80067c0:	f000 bc66 	b.w	8007090 <__malloc_unlock>
 80067c4:	42a3      	cmp	r3, r4
 80067c6:	d908      	bls.n	80067da <_free_r+0x46>
 80067c8:	6825      	ldr	r5, [r4, #0]
 80067ca:	1961      	adds	r1, r4, r5
 80067cc:	428b      	cmp	r3, r1
 80067ce:	bf01      	itttt	eq
 80067d0:	6819      	ldreq	r1, [r3, #0]
 80067d2:	685b      	ldreq	r3, [r3, #4]
 80067d4:	1949      	addeq	r1, r1, r5
 80067d6:	6021      	streq	r1, [r4, #0]
 80067d8:	e7ed      	b.n	80067b6 <_free_r+0x22>
 80067da:	461a      	mov	r2, r3
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	b10b      	cbz	r3, 80067e4 <_free_r+0x50>
 80067e0:	42a3      	cmp	r3, r4
 80067e2:	d9fa      	bls.n	80067da <_free_r+0x46>
 80067e4:	6811      	ldr	r1, [r2, #0]
 80067e6:	1855      	adds	r5, r2, r1
 80067e8:	42a5      	cmp	r5, r4
 80067ea:	d10b      	bne.n	8006804 <_free_r+0x70>
 80067ec:	6824      	ldr	r4, [r4, #0]
 80067ee:	4421      	add	r1, r4
 80067f0:	1854      	adds	r4, r2, r1
 80067f2:	42a3      	cmp	r3, r4
 80067f4:	6011      	str	r1, [r2, #0]
 80067f6:	d1e0      	bne.n	80067ba <_free_r+0x26>
 80067f8:	681c      	ldr	r4, [r3, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	6053      	str	r3, [r2, #4]
 80067fe:	4421      	add	r1, r4
 8006800:	6011      	str	r1, [r2, #0]
 8006802:	e7da      	b.n	80067ba <_free_r+0x26>
 8006804:	d902      	bls.n	800680c <_free_r+0x78>
 8006806:	230c      	movs	r3, #12
 8006808:	6003      	str	r3, [r0, #0]
 800680a:	e7d6      	b.n	80067ba <_free_r+0x26>
 800680c:	6825      	ldr	r5, [r4, #0]
 800680e:	1961      	adds	r1, r4, r5
 8006810:	428b      	cmp	r3, r1
 8006812:	bf04      	itt	eq
 8006814:	6819      	ldreq	r1, [r3, #0]
 8006816:	685b      	ldreq	r3, [r3, #4]
 8006818:	6063      	str	r3, [r4, #4]
 800681a:	bf04      	itt	eq
 800681c:	1949      	addeq	r1, r1, r5
 800681e:	6021      	streq	r1, [r4, #0]
 8006820:	6054      	str	r4, [r2, #4]
 8006822:	e7ca      	b.n	80067ba <_free_r+0x26>
 8006824:	b003      	add	sp, #12
 8006826:	bd30      	pop	{r4, r5, pc}
 8006828:	20000b00 	.word	0x20000b00

0800682c <sbrk_aligned>:
 800682c:	b570      	push	{r4, r5, r6, lr}
 800682e:	4e0e      	ldr	r6, [pc, #56]	; (8006868 <sbrk_aligned+0x3c>)
 8006830:	460c      	mov	r4, r1
 8006832:	6831      	ldr	r1, [r6, #0]
 8006834:	4605      	mov	r5, r0
 8006836:	b911      	cbnz	r1, 800683e <sbrk_aligned+0x12>
 8006838:	f000 fb7a 	bl	8006f30 <_sbrk_r>
 800683c:	6030      	str	r0, [r6, #0]
 800683e:	4621      	mov	r1, r4
 8006840:	4628      	mov	r0, r5
 8006842:	f000 fb75 	bl	8006f30 <_sbrk_r>
 8006846:	1c43      	adds	r3, r0, #1
 8006848:	d00a      	beq.n	8006860 <sbrk_aligned+0x34>
 800684a:	1cc4      	adds	r4, r0, #3
 800684c:	f024 0403 	bic.w	r4, r4, #3
 8006850:	42a0      	cmp	r0, r4
 8006852:	d007      	beq.n	8006864 <sbrk_aligned+0x38>
 8006854:	1a21      	subs	r1, r4, r0
 8006856:	4628      	mov	r0, r5
 8006858:	f000 fb6a 	bl	8006f30 <_sbrk_r>
 800685c:	3001      	adds	r0, #1
 800685e:	d101      	bne.n	8006864 <sbrk_aligned+0x38>
 8006860:	f04f 34ff 	mov.w	r4, #4294967295
 8006864:	4620      	mov	r0, r4
 8006866:	bd70      	pop	{r4, r5, r6, pc}
 8006868:	20000b04 	.word	0x20000b04

0800686c <_malloc_r>:
 800686c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006870:	1ccd      	adds	r5, r1, #3
 8006872:	f025 0503 	bic.w	r5, r5, #3
 8006876:	3508      	adds	r5, #8
 8006878:	2d0c      	cmp	r5, #12
 800687a:	bf38      	it	cc
 800687c:	250c      	movcc	r5, #12
 800687e:	2d00      	cmp	r5, #0
 8006880:	4607      	mov	r7, r0
 8006882:	db01      	blt.n	8006888 <_malloc_r+0x1c>
 8006884:	42a9      	cmp	r1, r5
 8006886:	d905      	bls.n	8006894 <_malloc_r+0x28>
 8006888:	230c      	movs	r3, #12
 800688a:	603b      	str	r3, [r7, #0]
 800688c:	2600      	movs	r6, #0
 800688e:	4630      	mov	r0, r6
 8006890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006894:	4e2e      	ldr	r6, [pc, #184]	; (8006950 <_malloc_r+0xe4>)
 8006896:	f000 fbf5 	bl	8007084 <__malloc_lock>
 800689a:	6833      	ldr	r3, [r6, #0]
 800689c:	461c      	mov	r4, r3
 800689e:	bb34      	cbnz	r4, 80068ee <_malloc_r+0x82>
 80068a0:	4629      	mov	r1, r5
 80068a2:	4638      	mov	r0, r7
 80068a4:	f7ff ffc2 	bl	800682c <sbrk_aligned>
 80068a8:	1c43      	adds	r3, r0, #1
 80068aa:	4604      	mov	r4, r0
 80068ac:	d14d      	bne.n	800694a <_malloc_r+0xde>
 80068ae:	6834      	ldr	r4, [r6, #0]
 80068b0:	4626      	mov	r6, r4
 80068b2:	2e00      	cmp	r6, #0
 80068b4:	d140      	bne.n	8006938 <_malloc_r+0xcc>
 80068b6:	6823      	ldr	r3, [r4, #0]
 80068b8:	4631      	mov	r1, r6
 80068ba:	4638      	mov	r0, r7
 80068bc:	eb04 0803 	add.w	r8, r4, r3
 80068c0:	f000 fb36 	bl	8006f30 <_sbrk_r>
 80068c4:	4580      	cmp	r8, r0
 80068c6:	d13a      	bne.n	800693e <_malloc_r+0xd2>
 80068c8:	6821      	ldr	r1, [r4, #0]
 80068ca:	3503      	adds	r5, #3
 80068cc:	1a6d      	subs	r5, r5, r1
 80068ce:	f025 0503 	bic.w	r5, r5, #3
 80068d2:	3508      	adds	r5, #8
 80068d4:	2d0c      	cmp	r5, #12
 80068d6:	bf38      	it	cc
 80068d8:	250c      	movcc	r5, #12
 80068da:	4629      	mov	r1, r5
 80068dc:	4638      	mov	r0, r7
 80068de:	f7ff ffa5 	bl	800682c <sbrk_aligned>
 80068e2:	3001      	adds	r0, #1
 80068e4:	d02b      	beq.n	800693e <_malloc_r+0xd2>
 80068e6:	6823      	ldr	r3, [r4, #0]
 80068e8:	442b      	add	r3, r5
 80068ea:	6023      	str	r3, [r4, #0]
 80068ec:	e00e      	b.n	800690c <_malloc_r+0xa0>
 80068ee:	6822      	ldr	r2, [r4, #0]
 80068f0:	1b52      	subs	r2, r2, r5
 80068f2:	d41e      	bmi.n	8006932 <_malloc_r+0xc6>
 80068f4:	2a0b      	cmp	r2, #11
 80068f6:	d916      	bls.n	8006926 <_malloc_r+0xba>
 80068f8:	1961      	adds	r1, r4, r5
 80068fa:	42a3      	cmp	r3, r4
 80068fc:	6025      	str	r5, [r4, #0]
 80068fe:	bf18      	it	ne
 8006900:	6059      	strne	r1, [r3, #4]
 8006902:	6863      	ldr	r3, [r4, #4]
 8006904:	bf08      	it	eq
 8006906:	6031      	streq	r1, [r6, #0]
 8006908:	5162      	str	r2, [r4, r5]
 800690a:	604b      	str	r3, [r1, #4]
 800690c:	4638      	mov	r0, r7
 800690e:	f104 060b 	add.w	r6, r4, #11
 8006912:	f000 fbbd 	bl	8007090 <__malloc_unlock>
 8006916:	f026 0607 	bic.w	r6, r6, #7
 800691a:	1d23      	adds	r3, r4, #4
 800691c:	1af2      	subs	r2, r6, r3
 800691e:	d0b6      	beq.n	800688e <_malloc_r+0x22>
 8006920:	1b9b      	subs	r3, r3, r6
 8006922:	50a3      	str	r3, [r4, r2]
 8006924:	e7b3      	b.n	800688e <_malloc_r+0x22>
 8006926:	6862      	ldr	r2, [r4, #4]
 8006928:	42a3      	cmp	r3, r4
 800692a:	bf0c      	ite	eq
 800692c:	6032      	streq	r2, [r6, #0]
 800692e:	605a      	strne	r2, [r3, #4]
 8006930:	e7ec      	b.n	800690c <_malloc_r+0xa0>
 8006932:	4623      	mov	r3, r4
 8006934:	6864      	ldr	r4, [r4, #4]
 8006936:	e7b2      	b.n	800689e <_malloc_r+0x32>
 8006938:	4634      	mov	r4, r6
 800693a:	6876      	ldr	r6, [r6, #4]
 800693c:	e7b9      	b.n	80068b2 <_malloc_r+0x46>
 800693e:	230c      	movs	r3, #12
 8006940:	603b      	str	r3, [r7, #0]
 8006942:	4638      	mov	r0, r7
 8006944:	f000 fba4 	bl	8007090 <__malloc_unlock>
 8006948:	e7a1      	b.n	800688e <_malloc_r+0x22>
 800694a:	6025      	str	r5, [r4, #0]
 800694c:	e7de      	b.n	800690c <_malloc_r+0xa0>
 800694e:	bf00      	nop
 8006950:	20000b00 	.word	0x20000b00

08006954 <__sfputc_r>:
 8006954:	6893      	ldr	r3, [r2, #8]
 8006956:	3b01      	subs	r3, #1
 8006958:	2b00      	cmp	r3, #0
 800695a:	b410      	push	{r4}
 800695c:	6093      	str	r3, [r2, #8]
 800695e:	da08      	bge.n	8006972 <__sfputc_r+0x1e>
 8006960:	6994      	ldr	r4, [r2, #24]
 8006962:	42a3      	cmp	r3, r4
 8006964:	db01      	blt.n	800696a <__sfputc_r+0x16>
 8006966:	290a      	cmp	r1, #10
 8006968:	d103      	bne.n	8006972 <__sfputc_r+0x1e>
 800696a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800696e:	f7ff bc31 	b.w	80061d4 <__swbuf_r>
 8006972:	6813      	ldr	r3, [r2, #0]
 8006974:	1c58      	adds	r0, r3, #1
 8006976:	6010      	str	r0, [r2, #0]
 8006978:	7019      	strb	r1, [r3, #0]
 800697a:	4608      	mov	r0, r1
 800697c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006980:	4770      	bx	lr

08006982 <__sfputs_r>:
 8006982:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006984:	4606      	mov	r6, r0
 8006986:	460f      	mov	r7, r1
 8006988:	4614      	mov	r4, r2
 800698a:	18d5      	adds	r5, r2, r3
 800698c:	42ac      	cmp	r4, r5
 800698e:	d101      	bne.n	8006994 <__sfputs_r+0x12>
 8006990:	2000      	movs	r0, #0
 8006992:	e007      	b.n	80069a4 <__sfputs_r+0x22>
 8006994:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006998:	463a      	mov	r2, r7
 800699a:	4630      	mov	r0, r6
 800699c:	f7ff ffda 	bl	8006954 <__sfputc_r>
 80069a0:	1c43      	adds	r3, r0, #1
 80069a2:	d1f3      	bne.n	800698c <__sfputs_r+0xa>
 80069a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080069a8 <_vfiprintf_r>:
 80069a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ac:	460d      	mov	r5, r1
 80069ae:	b09d      	sub	sp, #116	; 0x74
 80069b0:	4614      	mov	r4, r2
 80069b2:	4698      	mov	r8, r3
 80069b4:	4606      	mov	r6, r0
 80069b6:	b118      	cbz	r0, 80069c0 <_vfiprintf_r+0x18>
 80069b8:	6983      	ldr	r3, [r0, #24]
 80069ba:	b90b      	cbnz	r3, 80069c0 <_vfiprintf_r+0x18>
 80069bc:	f7ff fde4 	bl	8006588 <__sinit>
 80069c0:	4b89      	ldr	r3, [pc, #548]	; (8006be8 <_vfiprintf_r+0x240>)
 80069c2:	429d      	cmp	r5, r3
 80069c4:	d11b      	bne.n	80069fe <_vfiprintf_r+0x56>
 80069c6:	6875      	ldr	r5, [r6, #4]
 80069c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069ca:	07d9      	lsls	r1, r3, #31
 80069cc:	d405      	bmi.n	80069da <_vfiprintf_r+0x32>
 80069ce:	89ab      	ldrh	r3, [r5, #12]
 80069d0:	059a      	lsls	r2, r3, #22
 80069d2:	d402      	bmi.n	80069da <_vfiprintf_r+0x32>
 80069d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80069d6:	f7ff fe75 	bl	80066c4 <__retarget_lock_acquire_recursive>
 80069da:	89ab      	ldrh	r3, [r5, #12]
 80069dc:	071b      	lsls	r3, r3, #28
 80069de:	d501      	bpl.n	80069e4 <_vfiprintf_r+0x3c>
 80069e0:	692b      	ldr	r3, [r5, #16]
 80069e2:	b9eb      	cbnz	r3, 8006a20 <_vfiprintf_r+0x78>
 80069e4:	4629      	mov	r1, r5
 80069e6:	4630      	mov	r0, r6
 80069e8:	f7ff fc46 	bl	8006278 <__swsetup_r>
 80069ec:	b1c0      	cbz	r0, 8006a20 <_vfiprintf_r+0x78>
 80069ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80069f0:	07dc      	lsls	r4, r3, #31
 80069f2:	d50e      	bpl.n	8006a12 <_vfiprintf_r+0x6a>
 80069f4:	f04f 30ff 	mov.w	r0, #4294967295
 80069f8:	b01d      	add	sp, #116	; 0x74
 80069fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069fe:	4b7b      	ldr	r3, [pc, #492]	; (8006bec <_vfiprintf_r+0x244>)
 8006a00:	429d      	cmp	r5, r3
 8006a02:	d101      	bne.n	8006a08 <_vfiprintf_r+0x60>
 8006a04:	68b5      	ldr	r5, [r6, #8]
 8006a06:	e7df      	b.n	80069c8 <_vfiprintf_r+0x20>
 8006a08:	4b79      	ldr	r3, [pc, #484]	; (8006bf0 <_vfiprintf_r+0x248>)
 8006a0a:	429d      	cmp	r5, r3
 8006a0c:	bf08      	it	eq
 8006a0e:	68f5      	ldreq	r5, [r6, #12]
 8006a10:	e7da      	b.n	80069c8 <_vfiprintf_r+0x20>
 8006a12:	89ab      	ldrh	r3, [r5, #12]
 8006a14:	0598      	lsls	r0, r3, #22
 8006a16:	d4ed      	bmi.n	80069f4 <_vfiprintf_r+0x4c>
 8006a18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a1a:	f7ff fe54 	bl	80066c6 <__retarget_lock_release_recursive>
 8006a1e:	e7e9      	b.n	80069f4 <_vfiprintf_r+0x4c>
 8006a20:	2300      	movs	r3, #0
 8006a22:	9309      	str	r3, [sp, #36]	; 0x24
 8006a24:	2320      	movs	r3, #32
 8006a26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a2e:	2330      	movs	r3, #48	; 0x30
 8006a30:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006bf4 <_vfiprintf_r+0x24c>
 8006a34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006a38:	f04f 0901 	mov.w	r9, #1
 8006a3c:	4623      	mov	r3, r4
 8006a3e:	469a      	mov	sl, r3
 8006a40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a44:	b10a      	cbz	r2, 8006a4a <_vfiprintf_r+0xa2>
 8006a46:	2a25      	cmp	r2, #37	; 0x25
 8006a48:	d1f9      	bne.n	8006a3e <_vfiprintf_r+0x96>
 8006a4a:	ebba 0b04 	subs.w	fp, sl, r4
 8006a4e:	d00b      	beq.n	8006a68 <_vfiprintf_r+0xc0>
 8006a50:	465b      	mov	r3, fp
 8006a52:	4622      	mov	r2, r4
 8006a54:	4629      	mov	r1, r5
 8006a56:	4630      	mov	r0, r6
 8006a58:	f7ff ff93 	bl	8006982 <__sfputs_r>
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	f000 80aa 	beq.w	8006bb6 <_vfiprintf_r+0x20e>
 8006a62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a64:	445a      	add	r2, fp
 8006a66:	9209      	str	r2, [sp, #36]	; 0x24
 8006a68:	f89a 3000 	ldrb.w	r3, [sl]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	f000 80a2 	beq.w	8006bb6 <_vfiprintf_r+0x20e>
 8006a72:	2300      	movs	r3, #0
 8006a74:	f04f 32ff 	mov.w	r2, #4294967295
 8006a78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a7c:	f10a 0a01 	add.w	sl, sl, #1
 8006a80:	9304      	str	r3, [sp, #16]
 8006a82:	9307      	str	r3, [sp, #28]
 8006a84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a88:	931a      	str	r3, [sp, #104]	; 0x68
 8006a8a:	4654      	mov	r4, sl
 8006a8c:	2205      	movs	r2, #5
 8006a8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a92:	4858      	ldr	r0, [pc, #352]	; (8006bf4 <_vfiprintf_r+0x24c>)
 8006a94:	f7f9 fbd4 	bl	8000240 <memchr>
 8006a98:	9a04      	ldr	r2, [sp, #16]
 8006a9a:	b9d8      	cbnz	r0, 8006ad4 <_vfiprintf_r+0x12c>
 8006a9c:	06d1      	lsls	r1, r2, #27
 8006a9e:	bf44      	itt	mi
 8006aa0:	2320      	movmi	r3, #32
 8006aa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006aa6:	0713      	lsls	r3, r2, #28
 8006aa8:	bf44      	itt	mi
 8006aaa:	232b      	movmi	r3, #43	; 0x2b
 8006aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ab0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ab4:	2b2a      	cmp	r3, #42	; 0x2a
 8006ab6:	d015      	beq.n	8006ae4 <_vfiprintf_r+0x13c>
 8006ab8:	9a07      	ldr	r2, [sp, #28]
 8006aba:	4654      	mov	r4, sl
 8006abc:	2000      	movs	r0, #0
 8006abe:	f04f 0c0a 	mov.w	ip, #10
 8006ac2:	4621      	mov	r1, r4
 8006ac4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ac8:	3b30      	subs	r3, #48	; 0x30
 8006aca:	2b09      	cmp	r3, #9
 8006acc:	d94e      	bls.n	8006b6c <_vfiprintf_r+0x1c4>
 8006ace:	b1b0      	cbz	r0, 8006afe <_vfiprintf_r+0x156>
 8006ad0:	9207      	str	r2, [sp, #28]
 8006ad2:	e014      	b.n	8006afe <_vfiprintf_r+0x156>
 8006ad4:	eba0 0308 	sub.w	r3, r0, r8
 8006ad8:	fa09 f303 	lsl.w	r3, r9, r3
 8006adc:	4313      	orrs	r3, r2
 8006ade:	9304      	str	r3, [sp, #16]
 8006ae0:	46a2      	mov	sl, r4
 8006ae2:	e7d2      	b.n	8006a8a <_vfiprintf_r+0xe2>
 8006ae4:	9b03      	ldr	r3, [sp, #12]
 8006ae6:	1d19      	adds	r1, r3, #4
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	9103      	str	r1, [sp, #12]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	bfbb      	ittet	lt
 8006af0:	425b      	neglt	r3, r3
 8006af2:	f042 0202 	orrlt.w	r2, r2, #2
 8006af6:	9307      	strge	r3, [sp, #28]
 8006af8:	9307      	strlt	r3, [sp, #28]
 8006afa:	bfb8      	it	lt
 8006afc:	9204      	strlt	r2, [sp, #16]
 8006afe:	7823      	ldrb	r3, [r4, #0]
 8006b00:	2b2e      	cmp	r3, #46	; 0x2e
 8006b02:	d10c      	bne.n	8006b1e <_vfiprintf_r+0x176>
 8006b04:	7863      	ldrb	r3, [r4, #1]
 8006b06:	2b2a      	cmp	r3, #42	; 0x2a
 8006b08:	d135      	bne.n	8006b76 <_vfiprintf_r+0x1ce>
 8006b0a:	9b03      	ldr	r3, [sp, #12]
 8006b0c:	1d1a      	adds	r2, r3, #4
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	9203      	str	r2, [sp, #12]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	bfb8      	it	lt
 8006b16:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b1a:	3402      	adds	r4, #2
 8006b1c:	9305      	str	r3, [sp, #20]
 8006b1e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006c04 <_vfiprintf_r+0x25c>
 8006b22:	7821      	ldrb	r1, [r4, #0]
 8006b24:	2203      	movs	r2, #3
 8006b26:	4650      	mov	r0, sl
 8006b28:	f7f9 fb8a 	bl	8000240 <memchr>
 8006b2c:	b140      	cbz	r0, 8006b40 <_vfiprintf_r+0x198>
 8006b2e:	2340      	movs	r3, #64	; 0x40
 8006b30:	eba0 000a 	sub.w	r0, r0, sl
 8006b34:	fa03 f000 	lsl.w	r0, r3, r0
 8006b38:	9b04      	ldr	r3, [sp, #16]
 8006b3a:	4303      	orrs	r3, r0
 8006b3c:	3401      	adds	r4, #1
 8006b3e:	9304      	str	r3, [sp, #16]
 8006b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b44:	482c      	ldr	r0, [pc, #176]	; (8006bf8 <_vfiprintf_r+0x250>)
 8006b46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006b4a:	2206      	movs	r2, #6
 8006b4c:	f7f9 fb78 	bl	8000240 <memchr>
 8006b50:	2800      	cmp	r0, #0
 8006b52:	d03f      	beq.n	8006bd4 <_vfiprintf_r+0x22c>
 8006b54:	4b29      	ldr	r3, [pc, #164]	; (8006bfc <_vfiprintf_r+0x254>)
 8006b56:	bb1b      	cbnz	r3, 8006ba0 <_vfiprintf_r+0x1f8>
 8006b58:	9b03      	ldr	r3, [sp, #12]
 8006b5a:	3307      	adds	r3, #7
 8006b5c:	f023 0307 	bic.w	r3, r3, #7
 8006b60:	3308      	adds	r3, #8
 8006b62:	9303      	str	r3, [sp, #12]
 8006b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b66:	443b      	add	r3, r7
 8006b68:	9309      	str	r3, [sp, #36]	; 0x24
 8006b6a:	e767      	b.n	8006a3c <_vfiprintf_r+0x94>
 8006b6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b70:	460c      	mov	r4, r1
 8006b72:	2001      	movs	r0, #1
 8006b74:	e7a5      	b.n	8006ac2 <_vfiprintf_r+0x11a>
 8006b76:	2300      	movs	r3, #0
 8006b78:	3401      	adds	r4, #1
 8006b7a:	9305      	str	r3, [sp, #20]
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	f04f 0c0a 	mov.w	ip, #10
 8006b82:	4620      	mov	r0, r4
 8006b84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b88:	3a30      	subs	r2, #48	; 0x30
 8006b8a:	2a09      	cmp	r2, #9
 8006b8c:	d903      	bls.n	8006b96 <_vfiprintf_r+0x1ee>
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d0c5      	beq.n	8006b1e <_vfiprintf_r+0x176>
 8006b92:	9105      	str	r1, [sp, #20]
 8006b94:	e7c3      	b.n	8006b1e <_vfiprintf_r+0x176>
 8006b96:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b9a:	4604      	mov	r4, r0
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	e7f0      	b.n	8006b82 <_vfiprintf_r+0x1da>
 8006ba0:	ab03      	add	r3, sp, #12
 8006ba2:	9300      	str	r3, [sp, #0]
 8006ba4:	462a      	mov	r2, r5
 8006ba6:	4b16      	ldr	r3, [pc, #88]	; (8006c00 <_vfiprintf_r+0x258>)
 8006ba8:	a904      	add	r1, sp, #16
 8006baa:	4630      	mov	r0, r6
 8006bac:	f3af 8000 	nop.w
 8006bb0:	4607      	mov	r7, r0
 8006bb2:	1c78      	adds	r0, r7, #1
 8006bb4:	d1d6      	bne.n	8006b64 <_vfiprintf_r+0x1bc>
 8006bb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006bb8:	07d9      	lsls	r1, r3, #31
 8006bba:	d405      	bmi.n	8006bc8 <_vfiprintf_r+0x220>
 8006bbc:	89ab      	ldrh	r3, [r5, #12]
 8006bbe:	059a      	lsls	r2, r3, #22
 8006bc0:	d402      	bmi.n	8006bc8 <_vfiprintf_r+0x220>
 8006bc2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006bc4:	f7ff fd7f 	bl	80066c6 <__retarget_lock_release_recursive>
 8006bc8:	89ab      	ldrh	r3, [r5, #12]
 8006bca:	065b      	lsls	r3, r3, #25
 8006bcc:	f53f af12 	bmi.w	80069f4 <_vfiprintf_r+0x4c>
 8006bd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006bd2:	e711      	b.n	80069f8 <_vfiprintf_r+0x50>
 8006bd4:	ab03      	add	r3, sp, #12
 8006bd6:	9300      	str	r3, [sp, #0]
 8006bd8:	462a      	mov	r2, r5
 8006bda:	4b09      	ldr	r3, [pc, #36]	; (8006c00 <_vfiprintf_r+0x258>)
 8006bdc:	a904      	add	r1, sp, #16
 8006bde:	4630      	mov	r0, r6
 8006be0:	f000 f880 	bl	8006ce4 <_printf_i>
 8006be4:	e7e4      	b.n	8006bb0 <_vfiprintf_r+0x208>
 8006be6:	bf00      	nop
 8006be8:	080071fc 	.word	0x080071fc
 8006bec:	0800721c 	.word	0x0800721c
 8006bf0:	080071dc 	.word	0x080071dc
 8006bf4:	0800723c 	.word	0x0800723c
 8006bf8:	08007246 	.word	0x08007246
 8006bfc:	00000000 	.word	0x00000000
 8006c00:	08006983 	.word	0x08006983
 8006c04:	08007242 	.word	0x08007242

08006c08 <_printf_common>:
 8006c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c0c:	4616      	mov	r6, r2
 8006c0e:	4699      	mov	r9, r3
 8006c10:	688a      	ldr	r2, [r1, #8]
 8006c12:	690b      	ldr	r3, [r1, #16]
 8006c14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	bfb8      	it	lt
 8006c1c:	4613      	movlt	r3, r2
 8006c1e:	6033      	str	r3, [r6, #0]
 8006c20:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c24:	4607      	mov	r7, r0
 8006c26:	460c      	mov	r4, r1
 8006c28:	b10a      	cbz	r2, 8006c2e <_printf_common+0x26>
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	6033      	str	r3, [r6, #0]
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	0699      	lsls	r1, r3, #26
 8006c32:	bf42      	ittt	mi
 8006c34:	6833      	ldrmi	r3, [r6, #0]
 8006c36:	3302      	addmi	r3, #2
 8006c38:	6033      	strmi	r3, [r6, #0]
 8006c3a:	6825      	ldr	r5, [r4, #0]
 8006c3c:	f015 0506 	ands.w	r5, r5, #6
 8006c40:	d106      	bne.n	8006c50 <_printf_common+0x48>
 8006c42:	f104 0a19 	add.w	sl, r4, #25
 8006c46:	68e3      	ldr	r3, [r4, #12]
 8006c48:	6832      	ldr	r2, [r6, #0]
 8006c4a:	1a9b      	subs	r3, r3, r2
 8006c4c:	42ab      	cmp	r3, r5
 8006c4e:	dc26      	bgt.n	8006c9e <_printf_common+0x96>
 8006c50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006c54:	1e13      	subs	r3, r2, #0
 8006c56:	6822      	ldr	r2, [r4, #0]
 8006c58:	bf18      	it	ne
 8006c5a:	2301      	movne	r3, #1
 8006c5c:	0692      	lsls	r2, r2, #26
 8006c5e:	d42b      	bmi.n	8006cb8 <_printf_common+0xb0>
 8006c60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c64:	4649      	mov	r1, r9
 8006c66:	4638      	mov	r0, r7
 8006c68:	47c0      	blx	r8
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	d01e      	beq.n	8006cac <_printf_common+0xa4>
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	68e5      	ldr	r5, [r4, #12]
 8006c72:	6832      	ldr	r2, [r6, #0]
 8006c74:	f003 0306 	and.w	r3, r3, #6
 8006c78:	2b04      	cmp	r3, #4
 8006c7a:	bf08      	it	eq
 8006c7c:	1aad      	subeq	r5, r5, r2
 8006c7e:	68a3      	ldr	r3, [r4, #8]
 8006c80:	6922      	ldr	r2, [r4, #16]
 8006c82:	bf0c      	ite	eq
 8006c84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c88:	2500      	movne	r5, #0
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	bfc4      	itt	gt
 8006c8e:	1a9b      	subgt	r3, r3, r2
 8006c90:	18ed      	addgt	r5, r5, r3
 8006c92:	2600      	movs	r6, #0
 8006c94:	341a      	adds	r4, #26
 8006c96:	42b5      	cmp	r5, r6
 8006c98:	d11a      	bne.n	8006cd0 <_printf_common+0xc8>
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	e008      	b.n	8006cb0 <_printf_common+0xa8>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	4652      	mov	r2, sl
 8006ca2:	4649      	mov	r1, r9
 8006ca4:	4638      	mov	r0, r7
 8006ca6:	47c0      	blx	r8
 8006ca8:	3001      	adds	r0, #1
 8006caa:	d103      	bne.n	8006cb4 <_printf_common+0xac>
 8006cac:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cb4:	3501      	adds	r5, #1
 8006cb6:	e7c6      	b.n	8006c46 <_printf_common+0x3e>
 8006cb8:	18e1      	adds	r1, r4, r3
 8006cba:	1c5a      	adds	r2, r3, #1
 8006cbc:	2030      	movs	r0, #48	; 0x30
 8006cbe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cc2:	4422      	add	r2, r4
 8006cc4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cc8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ccc:	3302      	adds	r3, #2
 8006cce:	e7c7      	b.n	8006c60 <_printf_common+0x58>
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	4622      	mov	r2, r4
 8006cd4:	4649      	mov	r1, r9
 8006cd6:	4638      	mov	r0, r7
 8006cd8:	47c0      	blx	r8
 8006cda:	3001      	adds	r0, #1
 8006cdc:	d0e6      	beq.n	8006cac <_printf_common+0xa4>
 8006cde:	3601      	adds	r6, #1
 8006ce0:	e7d9      	b.n	8006c96 <_printf_common+0x8e>
	...

08006ce4 <_printf_i>:
 8006ce4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ce8:	7e0f      	ldrb	r7, [r1, #24]
 8006cea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006cec:	2f78      	cmp	r7, #120	; 0x78
 8006cee:	4691      	mov	r9, r2
 8006cf0:	4680      	mov	r8, r0
 8006cf2:	460c      	mov	r4, r1
 8006cf4:	469a      	mov	sl, r3
 8006cf6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006cfa:	d807      	bhi.n	8006d0c <_printf_i+0x28>
 8006cfc:	2f62      	cmp	r7, #98	; 0x62
 8006cfe:	d80a      	bhi.n	8006d16 <_printf_i+0x32>
 8006d00:	2f00      	cmp	r7, #0
 8006d02:	f000 80d8 	beq.w	8006eb6 <_printf_i+0x1d2>
 8006d06:	2f58      	cmp	r7, #88	; 0x58
 8006d08:	f000 80a3 	beq.w	8006e52 <_printf_i+0x16e>
 8006d0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d14:	e03a      	b.n	8006d8c <_printf_i+0xa8>
 8006d16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d1a:	2b15      	cmp	r3, #21
 8006d1c:	d8f6      	bhi.n	8006d0c <_printf_i+0x28>
 8006d1e:	a101      	add	r1, pc, #4	; (adr r1, 8006d24 <_printf_i+0x40>)
 8006d20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d24:	08006d7d 	.word	0x08006d7d
 8006d28:	08006d91 	.word	0x08006d91
 8006d2c:	08006d0d 	.word	0x08006d0d
 8006d30:	08006d0d 	.word	0x08006d0d
 8006d34:	08006d0d 	.word	0x08006d0d
 8006d38:	08006d0d 	.word	0x08006d0d
 8006d3c:	08006d91 	.word	0x08006d91
 8006d40:	08006d0d 	.word	0x08006d0d
 8006d44:	08006d0d 	.word	0x08006d0d
 8006d48:	08006d0d 	.word	0x08006d0d
 8006d4c:	08006d0d 	.word	0x08006d0d
 8006d50:	08006e9d 	.word	0x08006e9d
 8006d54:	08006dc1 	.word	0x08006dc1
 8006d58:	08006e7f 	.word	0x08006e7f
 8006d5c:	08006d0d 	.word	0x08006d0d
 8006d60:	08006d0d 	.word	0x08006d0d
 8006d64:	08006ebf 	.word	0x08006ebf
 8006d68:	08006d0d 	.word	0x08006d0d
 8006d6c:	08006dc1 	.word	0x08006dc1
 8006d70:	08006d0d 	.word	0x08006d0d
 8006d74:	08006d0d 	.word	0x08006d0d
 8006d78:	08006e87 	.word	0x08006e87
 8006d7c:	682b      	ldr	r3, [r5, #0]
 8006d7e:	1d1a      	adds	r2, r3, #4
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	602a      	str	r2, [r5, #0]
 8006d84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e0a3      	b.n	8006ed8 <_printf_i+0x1f4>
 8006d90:	6820      	ldr	r0, [r4, #0]
 8006d92:	6829      	ldr	r1, [r5, #0]
 8006d94:	0606      	lsls	r6, r0, #24
 8006d96:	f101 0304 	add.w	r3, r1, #4
 8006d9a:	d50a      	bpl.n	8006db2 <_printf_i+0xce>
 8006d9c:	680e      	ldr	r6, [r1, #0]
 8006d9e:	602b      	str	r3, [r5, #0]
 8006da0:	2e00      	cmp	r6, #0
 8006da2:	da03      	bge.n	8006dac <_printf_i+0xc8>
 8006da4:	232d      	movs	r3, #45	; 0x2d
 8006da6:	4276      	negs	r6, r6
 8006da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006dac:	485e      	ldr	r0, [pc, #376]	; (8006f28 <_printf_i+0x244>)
 8006dae:	230a      	movs	r3, #10
 8006db0:	e019      	b.n	8006de6 <_printf_i+0x102>
 8006db2:	680e      	ldr	r6, [r1, #0]
 8006db4:	602b      	str	r3, [r5, #0]
 8006db6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006dba:	bf18      	it	ne
 8006dbc:	b236      	sxthne	r6, r6
 8006dbe:	e7ef      	b.n	8006da0 <_printf_i+0xbc>
 8006dc0:	682b      	ldr	r3, [r5, #0]
 8006dc2:	6820      	ldr	r0, [r4, #0]
 8006dc4:	1d19      	adds	r1, r3, #4
 8006dc6:	6029      	str	r1, [r5, #0]
 8006dc8:	0601      	lsls	r1, r0, #24
 8006dca:	d501      	bpl.n	8006dd0 <_printf_i+0xec>
 8006dcc:	681e      	ldr	r6, [r3, #0]
 8006dce:	e002      	b.n	8006dd6 <_printf_i+0xf2>
 8006dd0:	0646      	lsls	r6, r0, #25
 8006dd2:	d5fb      	bpl.n	8006dcc <_printf_i+0xe8>
 8006dd4:	881e      	ldrh	r6, [r3, #0]
 8006dd6:	4854      	ldr	r0, [pc, #336]	; (8006f28 <_printf_i+0x244>)
 8006dd8:	2f6f      	cmp	r7, #111	; 0x6f
 8006dda:	bf0c      	ite	eq
 8006ddc:	2308      	moveq	r3, #8
 8006dde:	230a      	movne	r3, #10
 8006de0:	2100      	movs	r1, #0
 8006de2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006de6:	6865      	ldr	r5, [r4, #4]
 8006de8:	60a5      	str	r5, [r4, #8]
 8006dea:	2d00      	cmp	r5, #0
 8006dec:	bfa2      	ittt	ge
 8006dee:	6821      	ldrge	r1, [r4, #0]
 8006df0:	f021 0104 	bicge.w	r1, r1, #4
 8006df4:	6021      	strge	r1, [r4, #0]
 8006df6:	b90e      	cbnz	r6, 8006dfc <_printf_i+0x118>
 8006df8:	2d00      	cmp	r5, #0
 8006dfa:	d04d      	beq.n	8006e98 <_printf_i+0x1b4>
 8006dfc:	4615      	mov	r5, r2
 8006dfe:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e02:	fb03 6711 	mls	r7, r3, r1, r6
 8006e06:	5dc7      	ldrb	r7, [r0, r7]
 8006e08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e0c:	4637      	mov	r7, r6
 8006e0e:	42bb      	cmp	r3, r7
 8006e10:	460e      	mov	r6, r1
 8006e12:	d9f4      	bls.n	8006dfe <_printf_i+0x11a>
 8006e14:	2b08      	cmp	r3, #8
 8006e16:	d10b      	bne.n	8006e30 <_printf_i+0x14c>
 8006e18:	6823      	ldr	r3, [r4, #0]
 8006e1a:	07de      	lsls	r6, r3, #31
 8006e1c:	d508      	bpl.n	8006e30 <_printf_i+0x14c>
 8006e1e:	6923      	ldr	r3, [r4, #16]
 8006e20:	6861      	ldr	r1, [r4, #4]
 8006e22:	4299      	cmp	r1, r3
 8006e24:	bfde      	ittt	le
 8006e26:	2330      	movle	r3, #48	; 0x30
 8006e28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e2c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e30:	1b52      	subs	r2, r2, r5
 8006e32:	6122      	str	r2, [r4, #16]
 8006e34:	f8cd a000 	str.w	sl, [sp]
 8006e38:	464b      	mov	r3, r9
 8006e3a:	aa03      	add	r2, sp, #12
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	4640      	mov	r0, r8
 8006e40:	f7ff fee2 	bl	8006c08 <_printf_common>
 8006e44:	3001      	adds	r0, #1
 8006e46:	d14c      	bne.n	8006ee2 <_printf_i+0x1fe>
 8006e48:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4c:	b004      	add	sp, #16
 8006e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e52:	4835      	ldr	r0, [pc, #212]	; (8006f28 <_printf_i+0x244>)
 8006e54:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006e58:	6829      	ldr	r1, [r5, #0]
 8006e5a:	6823      	ldr	r3, [r4, #0]
 8006e5c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006e60:	6029      	str	r1, [r5, #0]
 8006e62:	061d      	lsls	r5, r3, #24
 8006e64:	d514      	bpl.n	8006e90 <_printf_i+0x1ac>
 8006e66:	07df      	lsls	r7, r3, #31
 8006e68:	bf44      	itt	mi
 8006e6a:	f043 0320 	orrmi.w	r3, r3, #32
 8006e6e:	6023      	strmi	r3, [r4, #0]
 8006e70:	b91e      	cbnz	r6, 8006e7a <_printf_i+0x196>
 8006e72:	6823      	ldr	r3, [r4, #0]
 8006e74:	f023 0320 	bic.w	r3, r3, #32
 8006e78:	6023      	str	r3, [r4, #0]
 8006e7a:	2310      	movs	r3, #16
 8006e7c:	e7b0      	b.n	8006de0 <_printf_i+0xfc>
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	f043 0320 	orr.w	r3, r3, #32
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	2378      	movs	r3, #120	; 0x78
 8006e88:	4828      	ldr	r0, [pc, #160]	; (8006f2c <_printf_i+0x248>)
 8006e8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006e8e:	e7e3      	b.n	8006e58 <_printf_i+0x174>
 8006e90:	0659      	lsls	r1, r3, #25
 8006e92:	bf48      	it	mi
 8006e94:	b2b6      	uxthmi	r6, r6
 8006e96:	e7e6      	b.n	8006e66 <_printf_i+0x182>
 8006e98:	4615      	mov	r5, r2
 8006e9a:	e7bb      	b.n	8006e14 <_printf_i+0x130>
 8006e9c:	682b      	ldr	r3, [r5, #0]
 8006e9e:	6826      	ldr	r6, [r4, #0]
 8006ea0:	6961      	ldr	r1, [r4, #20]
 8006ea2:	1d18      	adds	r0, r3, #4
 8006ea4:	6028      	str	r0, [r5, #0]
 8006ea6:	0635      	lsls	r5, r6, #24
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	d501      	bpl.n	8006eb0 <_printf_i+0x1cc>
 8006eac:	6019      	str	r1, [r3, #0]
 8006eae:	e002      	b.n	8006eb6 <_printf_i+0x1d2>
 8006eb0:	0670      	lsls	r0, r6, #25
 8006eb2:	d5fb      	bpl.n	8006eac <_printf_i+0x1c8>
 8006eb4:	8019      	strh	r1, [r3, #0]
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	6123      	str	r3, [r4, #16]
 8006eba:	4615      	mov	r5, r2
 8006ebc:	e7ba      	b.n	8006e34 <_printf_i+0x150>
 8006ebe:	682b      	ldr	r3, [r5, #0]
 8006ec0:	1d1a      	adds	r2, r3, #4
 8006ec2:	602a      	str	r2, [r5, #0]
 8006ec4:	681d      	ldr	r5, [r3, #0]
 8006ec6:	6862      	ldr	r2, [r4, #4]
 8006ec8:	2100      	movs	r1, #0
 8006eca:	4628      	mov	r0, r5
 8006ecc:	f7f9 f9b8 	bl	8000240 <memchr>
 8006ed0:	b108      	cbz	r0, 8006ed6 <_printf_i+0x1f2>
 8006ed2:	1b40      	subs	r0, r0, r5
 8006ed4:	6060      	str	r0, [r4, #4]
 8006ed6:	6863      	ldr	r3, [r4, #4]
 8006ed8:	6123      	str	r3, [r4, #16]
 8006eda:	2300      	movs	r3, #0
 8006edc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ee0:	e7a8      	b.n	8006e34 <_printf_i+0x150>
 8006ee2:	6923      	ldr	r3, [r4, #16]
 8006ee4:	462a      	mov	r2, r5
 8006ee6:	4649      	mov	r1, r9
 8006ee8:	4640      	mov	r0, r8
 8006eea:	47d0      	blx	sl
 8006eec:	3001      	adds	r0, #1
 8006eee:	d0ab      	beq.n	8006e48 <_printf_i+0x164>
 8006ef0:	6823      	ldr	r3, [r4, #0]
 8006ef2:	079b      	lsls	r3, r3, #30
 8006ef4:	d413      	bmi.n	8006f1e <_printf_i+0x23a>
 8006ef6:	68e0      	ldr	r0, [r4, #12]
 8006ef8:	9b03      	ldr	r3, [sp, #12]
 8006efa:	4298      	cmp	r0, r3
 8006efc:	bfb8      	it	lt
 8006efe:	4618      	movlt	r0, r3
 8006f00:	e7a4      	b.n	8006e4c <_printf_i+0x168>
 8006f02:	2301      	movs	r3, #1
 8006f04:	4632      	mov	r2, r6
 8006f06:	4649      	mov	r1, r9
 8006f08:	4640      	mov	r0, r8
 8006f0a:	47d0      	blx	sl
 8006f0c:	3001      	adds	r0, #1
 8006f0e:	d09b      	beq.n	8006e48 <_printf_i+0x164>
 8006f10:	3501      	adds	r5, #1
 8006f12:	68e3      	ldr	r3, [r4, #12]
 8006f14:	9903      	ldr	r1, [sp, #12]
 8006f16:	1a5b      	subs	r3, r3, r1
 8006f18:	42ab      	cmp	r3, r5
 8006f1a:	dcf2      	bgt.n	8006f02 <_printf_i+0x21e>
 8006f1c:	e7eb      	b.n	8006ef6 <_printf_i+0x212>
 8006f1e:	2500      	movs	r5, #0
 8006f20:	f104 0619 	add.w	r6, r4, #25
 8006f24:	e7f5      	b.n	8006f12 <_printf_i+0x22e>
 8006f26:	bf00      	nop
 8006f28:	0800724d 	.word	0x0800724d
 8006f2c:	0800725e 	.word	0x0800725e

08006f30 <_sbrk_r>:
 8006f30:	b538      	push	{r3, r4, r5, lr}
 8006f32:	4d06      	ldr	r5, [pc, #24]	; (8006f4c <_sbrk_r+0x1c>)
 8006f34:	2300      	movs	r3, #0
 8006f36:	4604      	mov	r4, r0
 8006f38:	4608      	mov	r0, r1
 8006f3a:	602b      	str	r3, [r5, #0]
 8006f3c:	f7fa f98a 	bl	8001254 <_sbrk>
 8006f40:	1c43      	adds	r3, r0, #1
 8006f42:	d102      	bne.n	8006f4a <_sbrk_r+0x1a>
 8006f44:	682b      	ldr	r3, [r5, #0]
 8006f46:	b103      	cbz	r3, 8006f4a <_sbrk_r+0x1a>
 8006f48:	6023      	str	r3, [r4, #0]
 8006f4a:	bd38      	pop	{r3, r4, r5, pc}
 8006f4c:	20000b08 	.word	0x20000b08

08006f50 <__sread>:
 8006f50:	b510      	push	{r4, lr}
 8006f52:	460c      	mov	r4, r1
 8006f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f58:	f000 f8a0 	bl	800709c <_read_r>
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	bfab      	itete	ge
 8006f60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f62:	89a3      	ldrhlt	r3, [r4, #12]
 8006f64:	181b      	addge	r3, r3, r0
 8006f66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f6a:	bfac      	ite	ge
 8006f6c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f6e:	81a3      	strhlt	r3, [r4, #12]
 8006f70:	bd10      	pop	{r4, pc}

08006f72 <__swrite>:
 8006f72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f76:	461f      	mov	r7, r3
 8006f78:	898b      	ldrh	r3, [r1, #12]
 8006f7a:	05db      	lsls	r3, r3, #23
 8006f7c:	4605      	mov	r5, r0
 8006f7e:	460c      	mov	r4, r1
 8006f80:	4616      	mov	r6, r2
 8006f82:	d505      	bpl.n	8006f90 <__swrite+0x1e>
 8006f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f88:	2302      	movs	r3, #2
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f000 f868 	bl	8007060 <_lseek_r>
 8006f90:	89a3      	ldrh	r3, [r4, #12]
 8006f92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f9a:	81a3      	strh	r3, [r4, #12]
 8006f9c:	4632      	mov	r2, r6
 8006f9e:	463b      	mov	r3, r7
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fa6:	f000 b817 	b.w	8006fd8 <_write_r>

08006faa <__sseek>:
 8006faa:	b510      	push	{r4, lr}
 8006fac:	460c      	mov	r4, r1
 8006fae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fb2:	f000 f855 	bl	8007060 <_lseek_r>
 8006fb6:	1c43      	adds	r3, r0, #1
 8006fb8:	89a3      	ldrh	r3, [r4, #12]
 8006fba:	bf15      	itete	ne
 8006fbc:	6560      	strne	r0, [r4, #84]	; 0x54
 8006fbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006fc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006fc6:	81a3      	strheq	r3, [r4, #12]
 8006fc8:	bf18      	it	ne
 8006fca:	81a3      	strhne	r3, [r4, #12]
 8006fcc:	bd10      	pop	{r4, pc}

08006fce <__sclose>:
 8006fce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fd2:	f000 b813 	b.w	8006ffc <_close_r>
	...

08006fd8 <_write_r>:
 8006fd8:	b538      	push	{r3, r4, r5, lr}
 8006fda:	4d07      	ldr	r5, [pc, #28]	; (8006ff8 <_write_r+0x20>)
 8006fdc:	4604      	mov	r4, r0
 8006fde:	4608      	mov	r0, r1
 8006fe0:	4611      	mov	r1, r2
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	602a      	str	r2, [r5, #0]
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	f7fa f8e3 	bl	80011b2 <_write>
 8006fec:	1c43      	adds	r3, r0, #1
 8006fee:	d102      	bne.n	8006ff6 <_write_r+0x1e>
 8006ff0:	682b      	ldr	r3, [r5, #0]
 8006ff2:	b103      	cbz	r3, 8006ff6 <_write_r+0x1e>
 8006ff4:	6023      	str	r3, [r4, #0]
 8006ff6:	bd38      	pop	{r3, r4, r5, pc}
 8006ff8:	20000b08 	.word	0x20000b08

08006ffc <_close_r>:
 8006ffc:	b538      	push	{r3, r4, r5, lr}
 8006ffe:	4d06      	ldr	r5, [pc, #24]	; (8007018 <_close_r+0x1c>)
 8007000:	2300      	movs	r3, #0
 8007002:	4604      	mov	r4, r0
 8007004:	4608      	mov	r0, r1
 8007006:	602b      	str	r3, [r5, #0]
 8007008:	f7fa f8ef 	bl	80011ea <_close>
 800700c:	1c43      	adds	r3, r0, #1
 800700e:	d102      	bne.n	8007016 <_close_r+0x1a>
 8007010:	682b      	ldr	r3, [r5, #0]
 8007012:	b103      	cbz	r3, 8007016 <_close_r+0x1a>
 8007014:	6023      	str	r3, [r4, #0]
 8007016:	bd38      	pop	{r3, r4, r5, pc}
 8007018:	20000b08 	.word	0x20000b08

0800701c <_fstat_r>:
 800701c:	b538      	push	{r3, r4, r5, lr}
 800701e:	4d07      	ldr	r5, [pc, #28]	; (800703c <_fstat_r+0x20>)
 8007020:	2300      	movs	r3, #0
 8007022:	4604      	mov	r4, r0
 8007024:	4608      	mov	r0, r1
 8007026:	4611      	mov	r1, r2
 8007028:	602b      	str	r3, [r5, #0]
 800702a:	f7fa f8ea 	bl	8001202 <_fstat>
 800702e:	1c43      	adds	r3, r0, #1
 8007030:	d102      	bne.n	8007038 <_fstat_r+0x1c>
 8007032:	682b      	ldr	r3, [r5, #0]
 8007034:	b103      	cbz	r3, 8007038 <_fstat_r+0x1c>
 8007036:	6023      	str	r3, [r4, #0]
 8007038:	bd38      	pop	{r3, r4, r5, pc}
 800703a:	bf00      	nop
 800703c:	20000b08 	.word	0x20000b08

08007040 <_isatty_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	4d06      	ldr	r5, [pc, #24]	; (800705c <_isatty_r+0x1c>)
 8007044:	2300      	movs	r3, #0
 8007046:	4604      	mov	r4, r0
 8007048:	4608      	mov	r0, r1
 800704a:	602b      	str	r3, [r5, #0]
 800704c:	f7fa f8e9 	bl	8001222 <_isatty>
 8007050:	1c43      	adds	r3, r0, #1
 8007052:	d102      	bne.n	800705a <_isatty_r+0x1a>
 8007054:	682b      	ldr	r3, [r5, #0]
 8007056:	b103      	cbz	r3, 800705a <_isatty_r+0x1a>
 8007058:	6023      	str	r3, [r4, #0]
 800705a:	bd38      	pop	{r3, r4, r5, pc}
 800705c:	20000b08 	.word	0x20000b08

08007060 <_lseek_r>:
 8007060:	b538      	push	{r3, r4, r5, lr}
 8007062:	4d07      	ldr	r5, [pc, #28]	; (8007080 <_lseek_r+0x20>)
 8007064:	4604      	mov	r4, r0
 8007066:	4608      	mov	r0, r1
 8007068:	4611      	mov	r1, r2
 800706a:	2200      	movs	r2, #0
 800706c:	602a      	str	r2, [r5, #0]
 800706e:	461a      	mov	r2, r3
 8007070:	f7fa f8e2 	bl	8001238 <_lseek>
 8007074:	1c43      	adds	r3, r0, #1
 8007076:	d102      	bne.n	800707e <_lseek_r+0x1e>
 8007078:	682b      	ldr	r3, [r5, #0]
 800707a:	b103      	cbz	r3, 800707e <_lseek_r+0x1e>
 800707c:	6023      	str	r3, [r4, #0]
 800707e:	bd38      	pop	{r3, r4, r5, pc}
 8007080:	20000b08 	.word	0x20000b08

08007084 <__malloc_lock>:
 8007084:	4801      	ldr	r0, [pc, #4]	; (800708c <__malloc_lock+0x8>)
 8007086:	f7ff bb1d 	b.w	80066c4 <__retarget_lock_acquire_recursive>
 800708a:	bf00      	nop
 800708c:	20000afc 	.word	0x20000afc

08007090 <__malloc_unlock>:
 8007090:	4801      	ldr	r0, [pc, #4]	; (8007098 <__malloc_unlock+0x8>)
 8007092:	f7ff bb18 	b.w	80066c6 <__retarget_lock_release_recursive>
 8007096:	bf00      	nop
 8007098:	20000afc 	.word	0x20000afc

0800709c <_read_r>:
 800709c:	b538      	push	{r3, r4, r5, lr}
 800709e:	4d07      	ldr	r5, [pc, #28]	; (80070bc <_read_r+0x20>)
 80070a0:	4604      	mov	r4, r0
 80070a2:	4608      	mov	r0, r1
 80070a4:	4611      	mov	r1, r2
 80070a6:	2200      	movs	r2, #0
 80070a8:	602a      	str	r2, [r5, #0]
 80070aa:	461a      	mov	r2, r3
 80070ac:	f7fa f864 	bl	8001178 <_read>
 80070b0:	1c43      	adds	r3, r0, #1
 80070b2:	d102      	bne.n	80070ba <_read_r+0x1e>
 80070b4:	682b      	ldr	r3, [r5, #0]
 80070b6:	b103      	cbz	r3, 80070ba <_read_r+0x1e>
 80070b8:	6023      	str	r3, [r4, #0]
 80070ba:	bd38      	pop	{r3, r4, r5, pc}
 80070bc:	20000b08 	.word	0x20000b08

080070c0 <_init>:
 80070c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070c2:	bf00      	nop
 80070c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070c6:	bc08      	pop	{r3}
 80070c8:	469e      	mov	lr, r3
 80070ca:	4770      	bx	lr

080070cc <_fini>:
 80070cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ce:	bf00      	nop
 80070d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070d2:	bc08      	pop	{r3}
 80070d4:	469e      	mov	lr, r3
 80070d6:	4770      	bx	lr
