
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -101.10

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -22.97

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -22.97

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  24.86 source latency counter_0/n20_q[2]$_DFFE_PP0P_/CLK ^
 -23.58 target latency counter_0/n20_q[0]$_DFFE_PP0P_/CLK ^
  -0.44 CRPR
--------------
   0.83 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 ^ input external delay
     1    0.63    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.13    0.04   25.04 ^ input2/A (BUFx2_ASAP7_75t_R)
     1    2.14    9.93   12.25   37.30 ^ input2/Y (BUFx2_ASAP7_75t_R)
                                         net2 (net)
                 10.03    0.55   37.84 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.09    4.79    4.48   42.32 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  4.79    0.09   42.41 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    3.93   13.69    7.87   50.29 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 13.74    0.47   50.76 ^ counter_0/n20_q[3]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 50.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.28    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.39    0.12    0.12 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.41    7.43   11.34   11.46 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  7.43    0.09   11.55 ^ clkbuf_1_1__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.20    6.87   13.17   24.71 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock_i (net)
                  6.88    0.11   24.83 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   24.83   clock reconvergence pessimism
                         17.48   42.30   library removal time
                                 42.30   data required time
-----------------------------------------------------------------------------
                                 42.30   data required time
                                -50.76   data arrival time
-----------------------------------------------------------------------------
                                  8.46   slack (MET)


Startpoint: enable_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 v input external delay
     1    0.71    0.00    0.00   25.00 v enable_i (in)
                                         enable_i (net)
                  0.14    0.04   25.04 v input1/A (BUFx2_ASAP7_75t_R)
     5    3.62   12.90   14.74   39.78 v input1/Y (BUFx2_ASAP7_75t_R)
                                         net1 (net)
                 12.92    0.32   40.10 v counter_0/_30_/A2 (OA21x2_ASAP7_75t_R)
     1    0.84    4.90   18.14   58.24 v counter_0/_30_/Y (OA21x2_ASAP7_75t_R)
                                         counter_0/_08_ (net)
                  4.91    0.10   58.34 v counter_0/n20_q[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 58.34   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.28    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.39    0.12    0.12 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.41    7.43   11.34   11.46 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  7.43    0.07   11.53 ^ clkbuf_1_0__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.13    6.62   13.06   24.59 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock_i (net)
                  6.62    0.08   24.67 ^ counter_0/n20_q[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   24.67   clock reconvergence pessimism
                         11.08   35.75   library hold time
                                 35.75   data required time
-----------------------------------------------------------------------------
                                 35.75   data required time
                                -58.34   data arrival time
-----------------------------------------------------------------------------
                                 22.59   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 ^ input external delay
     1    0.76    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.16    0.05   25.05 ^ input2/A (BUFx2_ASAP7_75t_R)
     1    2.64   11.42   12.97   38.02 ^ input2/Y (BUFx2_ASAP7_75t_R)
                                         net2 (net)
                 11.56    0.70   38.72 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.43    5.61    5.01   43.73 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  5.62    0.12   43.86 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    4.94   17.00    9.42   53.28 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 17.09    0.70   53.98 ^ counter_0/n20_q[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 53.98   data arrival time

                        125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock source latency
     1    1.15    0.00    0.00  125.00 ^ clock_i (in)
                                         clock_i (net)
                  0.33    0.10  125.10 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.15    6.66   10.91  136.02 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  6.66    0.06  136.08 ^ clkbuf_1_0__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    0.89    5.92   12.44  148.52 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock_i (net)
                  5.93    0.06  148.58 ^ counter_0/n20_q[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00  148.58   clock reconvergence pessimism
                          4.63  153.22   library recovery time
                                153.22   data required time
-----------------------------------------------------------------------------
                                153.22   data required time
                                -53.98   data arrival time
-----------------------------------------------------------------------------
                                 99.24   slack (MET)


Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.28    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.39    0.12    0.12 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.41    7.43   11.34   11.46 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  7.43    0.07   11.53 ^ clkbuf_1_0__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.13    6.62   13.06   24.59 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock_i (net)
                  6.62    0.08   24.67 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     4    3.61   31.53   49.45   74.12 v counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         counter_0/_03_ (net)
                 31.57    0.60   74.72 v counter_0/_23_/A (INVx2_ASAP7_75t_R)
     3    2.53   15.39   12.39   87.11 ^ counter_0/_23_/Y (INVx2_ASAP7_75t_R)
                                         net3 (net)
                 15.41    0.36   87.48 ^ counter_0/_37_/A (HAxp5_ASAP7_75t_R)
     3    2.29   32.65   19.68  107.15 v counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
                                         counter_0/_04_ (net)
                 32.65    0.14  107.30 v rebuffer2/A (BUFx3_ASAP7_75t_R)
     1    1.57    7.03   19.87  127.17 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
                                         net12 (net)
                  7.05    0.21  127.37 v counter_0/_34_/B (OAI21x1_ASAP7_75t_R)
     1    0.71   10.31    5.01  132.38 ^ counter_0/_34_/Y (OAI21x1_ASAP7_75t_R)
                                         counter_0/_17_ (net)
                 10.31    0.06  132.44 ^ counter_0/_35_/A (AND4x1_ASAP7_75t_R)
     1    1.40   16.66   26.56  159.00 ^ counter_0/_35_/Y (AND4x1_ASAP7_75t_R)
                                         counter_0/_18_ (net)
                 16.67    0.13  159.13 ^ counter_0/_36_/B (AOI21x1_ASAP7_75t_R)
     1    0.80   12.61    7.82  166.94 v counter_0/_36_/Y (AOI21x1_ASAP7_75t_R)
                                         counter_0/_10_ (net)
                 12.61    0.09  167.04 v counter_0/n20_q[3]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                167.04   data arrival time

                        125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock source latency
     1    1.15    0.00    0.00  125.00 ^ clock_i (in)
                                         clock_i (net)
                  0.33    0.10  125.10 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.15    6.66   10.91  136.02 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  6.66    0.07  136.09 ^ clkbuf_1_1__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    0.96    6.15   12.56  148.65 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock_i (net)
                  6.16    0.09  148.74 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.44  149.18   clock reconvergence pessimism
                         -5.11  144.06   library setup time
                                144.06   data required time
-----------------------------------------------------------------------------
                                144.06   data required time
                               -167.04   data arrival time
-----------------------------------------------------------------------------
                                -22.97   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: reset_n_i (input port clocked by core_clock)
Endpoint: counter_0/n20_q[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         25.00   25.00 ^ input external delay
     1    0.76    0.00    0.00   25.00 ^ reset_n_i (in)
                                         reset_n_i (net)
                  0.16    0.05   25.05 ^ input2/A (BUFx2_ASAP7_75t_R)
     1    2.64   11.42   12.97   38.02 ^ input2/Y (BUFx2_ASAP7_75t_R)
                                         net2 (net)
                 11.56    0.70   38.72 ^ _0_/A (INVx3_ASAP7_75t_R)
     1    1.43    5.61    5.01   43.73 v _0_/Y (INVx3_ASAP7_75t_R)
                                         n1_o (net)
                  5.62    0.12   43.86 v counter_0/_24_/A (INVx2_ASAP7_75t_R)
     4    4.94   17.00    9.42   53.28 ^ counter_0/_24_/Y (INVx2_ASAP7_75t_R)
                                         counter_0/_06_ (net)
                 17.09    0.70   53.98 ^ counter_0/n20_q[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                 53.98   data arrival time

                        125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock source latency
     1    1.15    0.00    0.00  125.00 ^ clock_i (in)
                                         clock_i (net)
                  0.33    0.10  125.10 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.15    6.66   10.91  136.02 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  6.66    0.06  136.08 ^ clkbuf_1_0__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    0.89    5.92   12.44  148.52 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock_i (net)
                  5.93    0.06  148.58 ^ counter_0/n20_q[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00  148.58   clock reconvergence pessimism
                          4.63  153.22   library recovery time
                                153.22   data required time
-----------------------------------------------------------------------------
                                153.22   data required time
                                -53.98   data arrival time
-----------------------------------------------------------------------------
                                 99.24   slack (MET)


Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.28    0.00    0.00    0.00 ^ clock_i (in)
                                         clock_i (net)
                  0.39    0.12    0.12 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.41    7.43   11.34   11.46 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  7.43    0.07   11.53 ^ clkbuf_1_0__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.13    6.62   13.06   24.59 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_0__leaf_clock_i (net)
                  6.62    0.08   24.67 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     4    3.61   31.53   49.45   74.12 v counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         counter_0/_03_ (net)
                 31.57    0.60   74.72 v counter_0/_23_/A (INVx2_ASAP7_75t_R)
     3    2.53   15.39   12.39   87.11 ^ counter_0/_23_/Y (INVx2_ASAP7_75t_R)
                                         net3 (net)
                 15.41    0.36   87.48 ^ counter_0/_37_/A (HAxp5_ASAP7_75t_R)
     3    2.29   32.65   19.68  107.15 v counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
                                         counter_0/_04_ (net)
                 32.65    0.14  107.30 v rebuffer2/A (BUFx3_ASAP7_75t_R)
     1    1.57    7.03   19.87  127.17 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
                                         net12 (net)
                  7.05    0.21  127.37 v counter_0/_34_/B (OAI21x1_ASAP7_75t_R)
     1    0.71   10.31    5.01  132.38 ^ counter_0/_34_/Y (OAI21x1_ASAP7_75t_R)
                                         counter_0/_17_ (net)
                 10.31    0.06  132.44 ^ counter_0/_35_/A (AND4x1_ASAP7_75t_R)
     1    1.40   16.66   26.56  159.00 ^ counter_0/_35_/Y (AND4x1_ASAP7_75t_R)
                                         counter_0/_18_ (net)
                 16.67    0.13  159.13 ^ counter_0/_36_/B (AOI21x1_ASAP7_75t_R)
     1    0.80   12.61    7.82  166.94 v counter_0/_36_/Y (AOI21x1_ASAP7_75t_R)
                                         counter_0/_10_ (net)
                 12.61    0.09  167.04 v counter_0/n20_q[3]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                167.04   data arrival time

                        125.00  125.00   clock core_clock (rise edge)
                          0.00  125.00   clock source latency
     1    1.15    0.00    0.00  125.00 ^ clock_i (in)
                                         clock_i (net)
                  0.33    0.10  125.10 ^ clkbuf_0_clock_i/A (BUFx2_ASAP7_75t_R)
     2    1.15    6.66   10.91  136.02 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clock_i (net)
                  6.66    0.07  136.09 ^ clkbuf_1_1__f_clock_i/A (BUFx2_ASAP7_75t_R)
     2    0.96    6.15   12.56  148.65 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
                                         clknet_1_1__leaf_clock_i (net)
                  6.16    0.09  148.74 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.44  149.18   clock reconvergence pessimism
                         -5.11  144.06   library setup time
                                144.06   data required time
-----------------------------------------------------------------------------
                                144.06   data required time
                               -167.04   data arrival time
-----------------------------------------------------------------------------
                                -22.97   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
286.4608154296875

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8952

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
20.750423431396484

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9006

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 6

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_0/n20_q[0]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock_i (in)
  11.46   11.46 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
  13.13   24.59 ^ clkbuf_1_0__f_clock_i/Y (BUFx2_ASAP7_75t_R)
   0.08   24.67 ^ counter_0/n20_q[0]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  49.45   74.12 v counter_0/n20_q[0]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  12.99   87.11 ^ counter_0/_23_/Y (INVx2_ASAP7_75t_R)
  20.04  107.15 v counter_0/_37_/CON (HAxp5_ASAP7_75t_R)
  20.01  127.17 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
   5.22  132.38 ^ counter_0/_34_/Y (OAI21x1_ASAP7_75t_R)
  26.61  159.00 ^ counter_0/_35_/Y (AND4x1_ASAP7_75t_R)
   7.95  166.94 v counter_0/_36_/Y (AOI21x1_ASAP7_75t_R)
   0.09  167.04 v counter_0/n20_q[3]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         167.04   data arrival time

 125.00  125.00   clock core_clock (rise edge)
   0.00  125.00   clock source latency
   0.00  125.00 ^ clock_i (in)
  11.02  136.02 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
  12.63  148.65 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
   0.09  148.74 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   0.44  149.18   clock reconvergence pessimism
  -5.11  144.06   library setup time
         144.06   data required time
---------------------------------------------------------
         144.06   data required time
        -167.04   data arrival time
---------------------------------------------------------
         -22.97   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_0/n20_q[3]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_0/n20_q[3]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock_i (in)
  11.02   11.02 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
  12.63   23.65 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
   0.09   23.74 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  43.87   67.60 ^ counter_0/n20_q[3]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  10.11   77.71 v counter_0/_36_/Y (AOI21x1_ASAP7_75t_R)
   0.08   77.80 v counter_0/n20_q[3]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
          77.80   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clock_i (in)
  11.46   11.46 ^ clkbuf_0_clock_i/Y (BUFx2_ASAP7_75t_R)
  13.26   24.71 ^ clkbuf_1_1__f_clock_i/Y (BUFx2_ASAP7_75t_R)
   0.11   24.83 ^ counter_0/n20_q[3]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -1.07   23.76   clock reconvergence pessimism
  10.91   34.67   library hold time
          34.67   data required time
---------------------------------------------------------
          34.67   data required time
         -77.80   data arrival time
---------------------------------------------------------
          43.13   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
23.5820

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
24.8272

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
167.0375

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-22.9747

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-13.754217

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.12e-05   2.79e-05   3.96e-10   1.09e-04  29.3%
Combinational          1.36e-04   7.79e-05   2.39e-09   2.14e-04  57.5%
Clock                  3.15e-05   1.77e-05   1.30e-10   4.93e-05  13.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.49e-04   1.24e-04   2.91e-09   3.73e-04 100.0%
                          66.8%      33.2%       0.0%
