Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Feb 27 14:07:06 2022
| Host         : fedora running 64-bit unknown
| Command      : report_methodology -file CoraZ7_methodology_drc_routed.rpt -pb CoraZ7_methodology_drc_routed.pb -rpx CoraZ7_methodology_drc_routed.rpx
| Design       : CoraZ7
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 19
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 18         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell inst_top_level/inst_reset_deb/FSM_onehot_state[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[4]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[5]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[6]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[0]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[10]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[1]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[2]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[3]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[4]/CLR, inst_top_level/inst_i2c_user_adc/Inst_i2c_master/count_reg[5]/CLR (the first 15 of 35 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on jb[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on jb[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on jb[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on jb[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on jb[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on jb[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on jb[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on jb[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ja[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ja[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ja[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ja[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on ja[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on ja[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on ja[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on ja[7] relative to clock(s) sys_clk_pin
Related violations: <none>


