<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/axi_core/clk_axi_clkgen/clk_axi_clkgen.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b149ab1ccab96ed12cd84b06194c8551.html">axi_core</a></li><li class="navelem"><a class="el" href="dir_770ec7d39862d0ac71f95b1da9516395.html">clk_axi_clkgen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">clk_axi_clkgen.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Driver for the Analog Devices AXI CLKGEN.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stdio.h&gt;</code><br />
<code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &lt;inttypes.h&gt;</code><br />
<code>#include &quot;<a class="el" href="no__os__util_8h_source.html">no_os_util.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="no__os__alloc_8h_source.html">no_os_alloc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="no__os__error_8h_source.html">no_os_error.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="no__os__delay_8h_source.html">no_os_delay.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="clk__axi__clkgen_8h_source.html">clk_axi_clkgen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="no__os__axi__io_8h_source.html">no_os_axi_io.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for clk_axi_clkgen.c:</div>
<div class="dyncontent">
<div class="center"><img src="clk__axi__clkgen_8c__incl.png" border="0" usemap="#drivers_2axi__core_2clk__axi__clkgen_2clk__axi__clkgen_8c" alt=""/></div>
<map name="drivers_2axi__core_2clk__axi__clkgen_2clk__axi__clkgen_8c" id="drivers_2axi__core_2clk__axi__clkgen_2clk__axi__clkgen_8c">
<area shape="rect" title="Driver for the Analog Devices AXI CLKGEN." alt="" coords="280,5,491,47"/>
<area shape="rect" title=" " alt="" coords="344,169,427,196"/>
<area shape="rect" title=" " alt="" coords="5,169,72,196"/>
<area shape="rect" title=" " alt="" coords="143,169,214,196"/>
<area shape="rect" title=" " alt="" coords="217,95,303,121"/>
<area shape="rect" href="no__os__util_8h.html" title="Header file of utility functions." alt="" coords="379,95,479,121"/>
<area shape="rect" href="no__os__alloc_8h.html" title=" " alt="" coords="30,95,141,121"/>
<area shape="rect" href="no__os__error_8h.html" title="Error codes definition." alt="" coords="939,95,1048,121"/>
<area shape="rect" href="no__os__delay_8h.html" title="Header file of Delay functions." alt="" coords="801,95,914,121"/>
<area shape="rect" href="clk__axi__clkgen_8h.html" title="Driver for the Analog Devices AXI CLKGEN." alt="" coords="503,95,633,121"/>
<area shape="rect" href="no__os__axi__io_8h.html" title="Header file of AXI IO." alt="" coords="658,95,777,121"/>
<area shape="rect" title=" " alt="" coords="607,169,678,196"/>
<area shape="rect" href="errno_8h.html" title="Error macro definition for ARM Compiler." alt="" coords="959,169,1027,196"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6ca593056177a0e17d513365b25e324e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a6ca593056177a0e17d513365b25e324e">AXI_PCORE_VER</a>(major,  minor,  letter)&#160;&#160;&#160;((major &lt;&lt; 16) | (minor &lt;&lt; 8) | letter)</td></tr>
<tr class="separator:a6ca593056177a0e17d513365b25e324e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94029aa53705d95c822204cfc084f9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#ae94029aa53705d95c822204cfc084f9b">AXI_PCORE_VER_MAJOR</a>(version)&#160;&#160;&#160;(version &gt;&gt; 16)</td></tr>
<tr class="separator:ae94029aa53705d95c822204cfc084f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c396a5b332b4d65e86e3f6b7bb46758"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a0c396a5b332b4d65e86e3f6b7bb46758">AXI_PCORE_VER_MINOR</a>(version)&#160;&#160;&#160;((version &gt;&gt; 8) &amp; 0xff)</td></tr>
<tr class="separator:a0c396a5b332b4d65e86e3f6b7bb46758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fb1f04301fa3f6c3abffed2e3cabf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a24fb1f04301fa3f6c3abffed2e3cabf2">AXI_PCORE_VER_LETTER</a>(version)&#160;&#160;&#160;(version &amp; 0xff)</td></tr>
<tr class="separator:a24fb1f04301fa3f6c3abffed2e3cabf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc5f6a654c86a5dd7fe1b3d580fd8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#adcc5f6a654c86a5dd7fe1b3d580fd8d4">AXI_REG_VERSION</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="separator:adcc5f6a654c86a5dd7fe1b3d580fd8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe64c15cdd77b1a3a933d86b2f56640b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#afe64c15cdd77b1a3a933d86b2f56640b">AXI_VERSION</a>(x)&#160;&#160;&#160;(((x) &amp; 0xffffffff) &lt;&lt; 0)</td></tr>
<tr class="separator:afe64c15cdd77b1a3a933d86b2f56640b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e015b80a66cf31b9c19074483ce3a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a42e015b80a66cf31b9c19074483ce3a1">AXI_VERSION_IS</a>(x,  y,  z)&#160;&#160;&#160;((x) &lt;&lt; 16 | (y) &lt;&lt; 8 | (z))</td></tr>
<tr class="separator:a42e015b80a66cf31b9c19074483ce3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c1684a3ac09794e54a92401390d39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#aa7c1684a3ac09794e54a92401390d39f">AXI_VERSION_MAJOR</a>(x)&#160;&#160;&#160;((x) &gt;&gt; 16)</td></tr>
<tr class="separator:aa7c1684a3ac09794e54a92401390d39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989f2f00281a35a69f0082b1cd81889a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a989f2f00281a35a69f0082b1cd81889a">AXI_REG_FPGA_INFO</a>&#160;&#160;&#160;0x001C</td></tr>
<tr class="separator:a989f2f00281a35a69f0082b1cd81889a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e227487a3028b121024ddc60a6e64a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a73e227487a3028b121024ddc60a6e64a">AXI_REG_FPGA_VOLTAGE</a>&#160;&#160;&#160;0x0140</td></tr>
<tr class="separator:a73e227487a3028b121024ddc60a6e64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad43b30917fce3df6e66e58837a5e04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#aad43b30917fce3df6e66e58837a5e04d">AXI_INFO_FPGA_TECH</a>(info)&#160;&#160;&#160;((info) &gt;&gt; 24)</td></tr>
<tr class="separator:aad43b30917fce3df6e66e58837a5e04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4e78d84b3c3d6609246dc2b2e29f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#afa4e78d84b3c3d6609246dc2b2e29f53">AXI_INFO_FPGA_FAMILY</a>(info)&#160;&#160;&#160;(((info) &gt;&gt; 16) &amp; 0xff)</td></tr>
<tr class="separator:afa4e78d84b3c3d6609246dc2b2e29f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd184041bc9dcf6882af985883fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a5bd184041bc9dcf6882af985883fa698">AXI_INFO_FPGA_SPEED_GRADE</a>(info)&#160;&#160;&#160;(((info) &gt;&gt; 8) &amp; 0xff)</td></tr>
<tr class="separator:a5bd184041bc9dcf6882af985883fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70bfa573f2e8823fcf6f36b975286e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#ac70bfa573f2e8823fcf6f36b975286e9">AXI_INFO_FPGA_DEV_PACKAGE</a>(info)&#160;&#160;&#160;((info) &amp; 0xff)</td></tr>
<tr class="separator:ac70bfa573f2e8823fcf6f36b975286e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2af438940b59ecf45110e78d0fad0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#abc2af438940b59ecf45110e78d0fad0b">AXI_INFO_FPGA_VOLTAGE</a>(val)&#160;&#160;&#160;((val) &amp; 0xffff)</td></tr>
<tr class="separator:abc2af438940b59ecf45110e78d0fad0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc11e0c3a11fdae21598fa0b9f4f49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a6dc11e0c3a11fdae21598fa0b9f4f49b">AXI_CLKGEN_REG_RESETN</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:a6dc11e0c3a11fdae21598fa0b9f4f49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eac7d34b88d41ee4731e92cb6a4e09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a5eac7d34b88d41ee4731e92cb6a4e09b">AXI_CLKGEN_MMCM_RESETN</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(1)</td></tr>
<tr class="separator:a5eac7d34b88d41ee4731e92cb6a4e09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2198b83879397f425f9f3c7e65a9c0d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a2198b83879397f425f9f3c7e65a9c0d1">AXI_CLKGEN_RESETN</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td></tr>
<tr class="separator:a2198b83879397f425f9f3c7e65a9c0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2743f57dedc136fe97817e620c1ccb3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a2743f57dedc136fe97817e620c1ccb3b">AXI_CLKGEN_REG_STATUS</a>&#160;&#160;&#160;0x5c</td></tr>
<tr class="separator:a2743f57dedc136fe97817e620c1ccb3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8497aca4e52a53c0eeb7d3d3b40ac9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a8497aca4e52a53c0eeb7d3d3b40ac9c9">AXI_CLKGEN_STATUS</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td></tr>
<tr class="separator:a8497aca4e52a53c0eeb7d3d3b40ac9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec06a09439fd379752258e7b1d3ecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a9ec06a09439fd379752258e7b1d3ecc6">AXI_CLKGEN_REG_DRP_CNTRL</a>&#160;&#160;&#160;0x70</td></tr>
<tr class="separator:a9ec06a09439fd379752258e7b1d3ecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc260041fa57c0eb80c7aece973aeacf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#adc260041fa57c0eb80c7aece973aeacf">AXI_CLKGEN_DRP_CNTRL_SEL</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(29)</td></tr>
<tr class="separator:adc260041fa57c0eb80c7aece973aeacf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace8893db471b4fceb5906296033eb474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#ace8893db471b4fceb5906296033eb474">AXI_CLKGEN_DRP_CNTRL_READ</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(28)</td></tr>
<tr class="separator:ace8893db471b4fceb5906296033eb474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02944ef72f0248b750eabf4310dce1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a02944ef72f0248b750eabf4310dce1bf">AXI_CLKGEN_REG_DRP_STATUS</a>&#160;&#160;&#160;0x74</td></tr>
<tr class="separator:a02944ef72f0248b750eabf4310dce1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40709f52f9407cd9c1b4578a85ce4346"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a40709f52f9407cd9c1b4578a85ce4346">AXI_CLKGEN_DRP_STATUS_BUSY</a>&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(16)</td></tr>
<tr class="separator:a40709f52f9407cd9c1b4578a85ce4346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33014620da130d92be2221374fe868c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#aa33014620da130d92be2221374fe868c">MMCM_REG_CLKOUT0_1</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:aa33014620da130d92be2221374fe868c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa071dfb7e87c5e8077ca099c90c3e2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#aa071dfb7e87c5e8077ca099c90c3e2db">MMCM_REG_CLKOUT0_2</a>&#160;&#160;&#160;0x09</td></tr>
<tr class="separator:aa071dfb7e87c5e8077ca099c90c3e2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c1cec9744593908c8f2e70ec56b02c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a3c1cec9744593908c8f2e70ec56b02c6">MMCM_REG_CLKOUT1_1</a>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:a3c1cec9744593908c8f2e70ec56b02c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedf20ea84fdfdf2f3e011ea3dbda4d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#aedf20ea84fdfdf2f3e011ea3dbda4d0f">MMCM_REG_CLKOUT1_2</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="separator:aedf20ea84fdfdf2f3e011ea3dbda4d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195c032c64bc4811c33ea245ccde317f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a195c032c64bc4811c33ea245ccde317f">MMCM_REG_CLK_FB1</a>&#160;&#160;&#160;0x14</td></tr>
<tr class="separator:a195c032c64bc4811c33ea245ccde317f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d68edbc08e498eeb886d63a22cf2e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a2d68edbc08e498eeb886d63a22cf2e9a">MMCM_REG_CLK_FB2</a>&#160;&#160;&#160;0x15</td></tr>
<tr class="separator:a2d68edbc08e498eeb886d63a22cf2e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb30ebd66d139052d24fa9334b3e28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a4bb30ebd66d139052d24fa9334b3e28a">MMCM_REG_CLK_DIV</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="separator:a4bb30ebd66d139052d24fa9334b3e28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c395307d4de5e4bef9653e968ce0be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a7c395307d4de5e4bef9653e968ce0be6">MMCM_REG_LOCK1</a>&#160;&#160;&#160;0x18</td></tr>
<tr class="separator:a7c395307d4de5e4bef9653e968ce0be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3760ac8310757bccf07c1cb266121b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a2c3760ac8310757bccf07c1cb266121b">MMCM_REG_LOCK2</a>&#160;&#160;&#160;0x19</td></tr>
<tr class="separator:a2c3760ac8310757bccf07c1cb266121b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdd45b4fdfdb75313d1f7203e70da5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a8bdd45b4fdfdb75313d1f7203e70da5f">MMCM_REG_LOCK3</a>&#160;&#160;&#160;0x1a</td></tr>
<tr class="separator:a8bdd45b4fdfdb75313d1f7203e70da5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f68725f3dde818293567535f77e13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a41f68725f3dde818293567535f77e13a">MMCM_REG_FILTER1</a>&#160;&#160;&#160;0x4e</td></tr>
<tr class="separator:a41f68725f3dde818293567535f77e13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3d76d0b493d882334e9fdcaa2dd3f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a2b3d76d0b493d882334e9fdcaa2dd3f4">MMCM_REG_FILTER2</a>&#160;&#160;&#160;0x4f</td></tr>
<tr class="separator:a2b3d76d0b493d882334e9fdcaa2dd3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ab46b0a2748168775a7450792397d3269"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269">axi_fgpa_technology</a> { <br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306">AXI_FPGA_TECH_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06">AXI_FPGA_TECH_SERIES7</a>, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935">AXI_FPGA_TECH_ULTRASCALE</a>, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f">AXI_FPGA_TECH_ULTRASCALE_PLUS</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306">AXI_FPGA_TECH_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06">AXI_FPGA_TECH_SERIES7</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935">AXI_FPGA_TECH_ULTRASCALE</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f">AXI_FPGA_TECH_ULTRASCALE_PLUS</a>
<br />
 }</td></tr>
<tr class="memdesc:ab46b0a2748168775a7450792397d3269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for technology/generation of the FPGA device.  <a href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269">More...</a><br /></td></tr>
<tr class="separator:ab46b0a2748168775a7450792397d3269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe59212c2e3fd952e0720594cf5ebce"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebce">axi_fpga_family</a> { <br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59">AXI_FPGA_FAMILY_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf">AXI_FPGA_FAMILY_ARTIX</a>, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac">AXI_FPGA_FAMILY_KINTEX</a>, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3">AXI_FPGA_FAMILY_VIRTEX</a>, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64">AXI_FPGA_FAMILY_ZYNQ</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59">AXI_FPGA_FAMILY_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf">AXI_FPGA_FAMILY_ARTIX</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac">AXI_FPGA_FAMILY_KINTEX</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3">AXI_FPGA_FAMILY_VIRTEX</a>, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64">AXI_FPGA_FAMILY_ZYNQ</a>
<br />
 }</td></tr>
<tr class="memdesc:a9fe59212c2e3fd952e0720594cf5ebce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for family variant of the FPGA device.  <a href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebce">More...</a><br /></td></tr>
<tr class="separator:a9fe59212c2e3fd952e0720594cf5ebce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0f526cd9be7ad5d66171dcc7b1b240"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240">axi_fpga_speed_grade</a> { <br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c">AXI_FPGA_SPEED_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf">AXI_FPGA_SPEED_1</a> = 10, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c">AXI_FPGA_SPEED_1L</a> = 11, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa">AXI_FPGA_SPEED_1H</a> = 12, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46">AXI_FPGA_SPEED_1HV</a> = 13, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314">AXI_FPGA_SPEED_1LV</a> = 14, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b">AXI_FPGA_SPEED_2</a> = 20, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25">AXI_FPGA_SPEED_2L</a> = 21, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236">AXI_FPGA_SPEED_2LV</a> = 22, 
<br />
&#160;&#160;<a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125">AXI_FPGA_SPEED_3</a> = 30, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c">AXI_FPGA_SPEED_UNKNOWN</a> = 0, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf">AXI_FPGA_SPEED_1</a> = 10, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c">AXI_FPGA_SPEED_1L</a> = 11, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa">AXI_FPGA_SPEED_1H</a> = 12, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46">AXI_FPGA_SPEED_1HV</a> = 13, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314">AXI_FPGA_SPEED_1LV</a> = 14, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b">AXI_FPGA_SPEED_2</a> = 20, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25">AXI_FPGA_SPEED_2L</a> = 21, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236">AXI_FPGA_SPEED_2LV</a> = 22, 
<br />
&#160;&#160;<a class="el" href="xilinx__transceiver_8h.html#a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125">AXI_FPGA_SPEED_3</a> = 30
<br />
 }</td></tr>
<tr class="memdesc:a3f0f526cd9be7ad5d66171dcc7b1b240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum for FPGA's speed-grade.  <a href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240">More...</a><br /></td></tr>
<tr class="separator:a3f0f526cd9be7ad5d66171dcc7b1b240"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a5f568c785ef1db8e4bceae45d9817350"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a5f568c785ef1db8e4bceae45d9817350">axi_clkgen_write</a> (struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *clkgen, uint32_t reg_addr, uint32_t reg_val)</td></tr>
<tr class="memdesc:a5f568c785ef1db8e4bceae45d9817350"><td class="mdescLeft">&#160;</td><td class="mdescRight">axi_clkgen_write  <a href="clk__axi__clkgen_8c.html#a5f568c785ef1db8e4bceae45d9817350">More...</a><br /></td></tr>
<tr class="separator:a5f568c785ef1db8e4bceae45d9817350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c2a71854b9c335a3e256ad3e2451bf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a02c2a71854b9c335a3e256ad3e2451bf">axi_clkgen_read</a> (struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *clkgen, uint32_t reg_addr, uint32_t *reg_val)</td></tr>
<tr class="memdesc:a02c2a71854b9c335a3e256ad3e2451bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">axi_clkgen_read  <a href="clk__axi__clkgen_8c.html#a02c2a71854b9c335a3e256ad3e2451bf">More...</a><br /></td></tr>
<tr class="separator:a02c2a71854b9c335a3e256ad3e2451bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad991010ed59223cfc97acafae05ee7e8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#ad991010ed59223cfc97acafae05ee7e8">axi_clkgen_mmcm_write</a> (struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *clkgen, uint32_t reg, uint32_t val, uint32_t mask)</td></tr>
<tr class="memdesc:ad991010ed59223cfc97acafae05ee7e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">axi_clkgen_mmcm_write  <a href="clk__axi__clkgen_8c.html#ad991010ed59223cfc97acafae05ee7e8">More...</a><br /></td></tr>
<tr class="separator:ad991010ed59223cfc97acafae05ee7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ccdf6783a03cb24d13449c8b0d60b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a43ccdf6783a03cb24d13449c8b0d60b3">axi_clkgen_calc_params</a> (struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *<a class="el" href="structaxi__clkgen.html">axi_clkgen</a>, uint32_t fin, uint32_t fout, uint32_t *best_d, uint32_t *best_m, uint32_t *best_dout)</td></tr>
<tr class="memdesc:a43ccdf6783a03cb24d13449c8b0d60b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">axi_clkgen_calc_params  <a href="clk__axi__clkgen_8c.html#a43ccdf6783a03cb24d13449c8b0d60b3">More...</a><br /></td></tr>
<tr class="separator:a43ccdf6783a03cb24d13449c8b0d60b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360e0fbae80c5a6625dc6f816b6b04cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a360e0fbae80c5a6625dc6f816b6b04cf">axi_clkgen_calc_clk_params</a> (uint32_t divider, uint32_t *low, uint32_t *high, uint32_t *edge, uint32_t *nocount)</td></tr>
<tr class="memdesc:a360e0fbae80c5a6625dc6f816b6b04cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">axi_clkgen_calc_clk_params  <a href="clk__axi__clkgen_8c.html#a360e0fbae80c5a6625dc6f816b6b04cf">More...</a><br /></td></tr>
<tr class="separator:a360e0fbae80c5a6625dc6f816b6b04cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7548d3825bf1f445bbdcd39983b96bf"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#ae7548d3825bf1f445bbdcd39983b96bf">axi_clkgen_set_rate</a> (struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *clkgen, uint32_t rate)</td></tr>
<tr class="memdesc:ae7548d3825bf1f445bbdcd39983b96bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">axi_clkgen_set_rate  <a href="clk__axi__clkgen_8c.html#ae7548d3825bf1f445bbdcd39983b96bf">More...</a><br /></td></tr>
<tr class="separator:ae7548d3825bf1f445bbdcd39983b96bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7bcf7e40a61119de69814164edfd764"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#aa7bcf7e40a61119de69814164edfd764">axi_clkgen_get_rate</a> (struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *clkgen, uint32_t *rate)</td></tr>
<tr class="memdesc:aa7bcf7e40a61119de69814164edfd764"><td class="mdescLeft">&#160;</td><td class="mdescRight">axi_clkgen_get_rate  <a href="clk__axi__clkgen_8c.html#aa7bcf7e40a61119de69814164edfd764">More...</a><br /></td></tr>
<tr class="separator:aa7bcf7e40a61119de69814164edfd764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9050bc6570542b5d72cfbff4f2634cc8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a9050bc6570542b5d72cfbff4f2634cc8">axi_clkgen_init</a> (struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> **clk, const struct <a class="el" href="structaxi__clkgen__init.html">axi_clkgen_init</a> *init)</td></tr>
<tr class="memdesc:a9050bc6570542b5d72cfbff4f2634cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structaxi__clkgen__init.html">axi_clkgen_init</a>  <a href="clk__axi__clkgen_8c.html#a9050bc6570542b5d72cfbff4f2634cc8">More...</a><br /></td></tr>
<tr class="separator:a9050bc6570542b5d72cfbff4f2634cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c744c16d1444d520b4ea2d10d25107f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="clk__axi__clkgen_8c.html#a6c744c16d1444d520b4ea2d10d25107f">axi_clkgen_remove</a> (struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *clkgen)</td></tr>
<tr class="memdesc:a6c744c16d1444d520b4ea2d10d25107f"><td class="mdescLeft">&#160;</td><td class="mdescRight">axi_clkgen_remove  <a href="clk__axi__clkgen_8c.html#a6c744c16d1444d520b4ea2d10d25107f">More...</a><br /></td></tr>
<tr class="separator:a6c744c16d1444d520b4ea2d10d25107f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Driver for the Analog Devices AXI CLKGEN. </p>
<dl class="section author"><dt>Author</dt><dd>DBogdan (<a href="#" onclick="location.href='mai'+'lto:'+'dra'+'go'+'s.b'+'og'+'dan'+'@a'+'nal'+'og'+'.co'+'m'; return false;">drago<span style="display: none;">.nosp@m.</span>s.bo<span style="display: none;">.nosp@m.</span>gdan@<span style="display: none;">.nosp@m.</span>anal<span style="display: none;">.nosp@m.</span>og.co<span style="display: none;">.nosp@m.</span>m</a>)</dd></dl>
<p>Copyright 2018(c) Analog Devices, Inc.</p>
<p>All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Analog Devices, Inc. nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
<li>The use of this software may or may not infringe the patent rights of one or more patent holders. This license does not release you from the requirement that you obtain separate licenses from these patent holders to use this software.</li>
<li>Use of the software either in source or binary form, must be run on or directly connected to an Analog Devices Inc. component.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ace8893db471b4fceb5906296033eb474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace8893db471b4fceb5906296033eb474">&#9670;&nbsp;</a></span>AXI_CLKGEN_DRP_CNTRL_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_CLKGEN_DRP_CNTRL_READ&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc260041fa57c0eb80c7aece973aeacf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc260041fa57c0eb80c7aece973aeacf">&#9670;&nbsp;</a></span>AXI_CLKGEN_DRP_CNTRL_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_CLKGEN_DRP_CNTRL_SEL&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40709f52f9407cd9c1b4578a85ce4346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40709f52f9407cd9c1b4578a85ce4346">&#9670;&nbsp;</a></span>AXI_CLKGEN_DRP_STATUS_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_CLKGEN_DRP_STATUS_BUSY&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eac7d34b88d41ee4731e92cb6a4e09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eac7d34b88d41ee4731e92cb6a4e09b">&#9670;&nbsp;</a></span>AXI_CLKGEN_MMCM_RESETN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_CLKGEN_MMCM_RESETN&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ec06a09439fd379752258e7b1d3ecc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ec06a09439fd379752258e7b1d3ecc6">&#9670;&nbsp;</a></span>AXI_CLKGEN_REG_DRP_CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_CLKGEN_REG_DRP_CNTRL&#160;&#160;&#160;0x70</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02944ef72f0248b750eabf4310dce1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02944ef72f0248b750eabf4310dce1bf">&#9670;&nbsp;</a></span>AXI_CLKGEN_REG_DRP_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_CLKGEN_REG_DRP_STATUS&#160;&#160;&#160;0x74</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dc11e0c3a11fdae21598fa0b9f4f49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc11e0c3a11fdae21598fa0b9f4f49b">&#9670;&nbsp;</a></span>AXI_CLKGEN_REG_RESETN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_CLKGEN_REG_RESETN&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2743f57dedc136fe97817e620c1ccb3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2743f57dedc136fe97817e620c1ccb3b">&#9670;&nbsp;</a></span>AXI_CLKGEN_REG_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_CLKGEN_REG_STATUS&#160;&#160;&#160;0x5c</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2198b83879397f425f9f3c7e65a9c0d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2198b83879397f425f9f3c7e65a9c0d1">&#9670;&nbsp;</a></span>AXI_CLKGEN_RESETN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_CLKGEN_RESETN&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8497aca4e52a53c0eeb7d3d3b40ac9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8497aca4e52a53c0eeb7d3d3b40ac9c9">&#9670;&nbsp;</a></span>AXI_CLKGEN_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_CLKGEN_STATUS&#160;&#160;&#160;<a class="el" href="ad5770r_8h.html#a5e004aadd426b915be362987bbf51781">NO_OS_BIT</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac70bfa573f2e8823fcf6f36b975286e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70bfa573f2e8823fcf6f36b975286e9">&#9670;&nbsp;</a></span>AXI_INFO_FPGA_DEV_PACKAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_DEV_PACKAGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">info</td><td>)</td>
          <td>&#160;&#160;&#160;((info) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa4e78d84b3c3d6609246dc2b2e29f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4e78d84b3c3d6609246dc2b2e29f53">&#9670;&nbsp;</a></span>AXI_INFO_FPGA_FAMILY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_FAMILY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">info</td><td>)</td>
          <td>&#160;&#160;&#160;(((info) &gt;&gt; 16) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bd184041bc9dcf6882af985883fa698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd184041bc9dcf6882af985883fa698">&#9670;&nbsp;</a></span>AXI_INFO_FPGA_SPEED_GRADE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_SPEED_GRADE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">info</td><td>)</td>
          <td>&#160;&#160;&#160;(((info) &gt;&gt; 8) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad43b30917fce3df6e66e58837a5e04d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad43b30917fce3df6e66e58837a5e04d">&#9670;&nbsp;</a></span>AXI_INFO_FPGA_TECH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_TECH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">info</td><td>)</td>
          <td>&#160;&#160;&#160;((info) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc2af438940b59ecf45110e78d0fad0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2af438940b59ecf45110e78d0fad0b">&#9670;&nbsp;</a></span>AXI_INFO_FPGA_VOLTAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_INFO_FPGA_VOLTAGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">val</td><td>)</td>
          <td>&#160;&#160;&#160;((val) &amp; 0xffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ca593056177a0e17d513365b25e324e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca593056177a0e17d513365b25e324e">&#9670;&nbsp;</a></span>AXI_PCORE_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">major, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">minor, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">letter&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((major &lt;&lt; 16) | (minor &lt;&lt; 8) | letter)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24fb1f04301fa3f6c3abffed2e3cabf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fb1f04301fa3f6c3abffed2e3cabf2">&#9670;&nbsp;</a></span>AXI_PCORE_VER_LETTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER_LETTER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">version</td><td>)</td>
          <td>&#160;&#160;&#160;(version &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae94029aa53705d95c822204cfc084f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94029aa53705d95c822204cfc084f9b">&#9670;&nbsp;</a></span>AXI_PCORE_VER_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER_MAJOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">version</td><td>)</td>
          <td>&#160;&#160;&#160;(version &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c396a5b332b4d65e86e3f6b7bb46758"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c396a5b332b4d65e86e3f6b7bb46758">&#9670;&nbsp;</a></span>AXI_PCORE_VER_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_PCORE_VER_MINOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">version</td><td>)</td>
          <td>&#160;&#160;&#160;((version &gt;&gt; 8) &amp; 0xff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a989f2f00281a35a69f0082b1cd81889a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989f2f00281a35a69f0082b1cd81889a">&#9670;&nbsp;</a></span>AXI_REG_FPGA_INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_REG_FPGA_INFO&#160;&#160;&#160;0x001C</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73e227487a3028b121024ddc60a6e64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e227487a3028b121024ddc60a6e64a">&#9670;&nbsp;</a></span>AXI_REG_FPGA_VOLTAGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_REG_FPGA_VOLTAGE&#160;&#160;&#160;0x0140</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcc5f6a654c86a5dd7fe1b3d580fd8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc5f6a654c86a5dd7fe1b3d580fd8d4">&#9670;&nbsp;</a></span>AXI_REG_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_REG_VERSION&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe64c15cdd77b1a3a933d86b2f56640b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe64c15cdd77b1a3a933d86b2f56640b">&#9670;&nbsp;</a></span>AXI_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_VERSION</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xffffffff) &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42e015b80a66cf31b9c19074483ce3a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42e015b80a66cf31b9c19074483ce3a1">&#9670;&nbsp;</a></span>AXI_VERSION_IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_VERSION_IS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">y, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">z&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((x) &lt;&lt; 16 | (y) &lt;&lt; 8 | (z))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7c1684a3ac09794e54a92401390d39f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c1684a3ac09794e54a92401390d39f">&#9670;&nbsp;</a></span>AXI_VERSION_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AXI_VERSION_MAJOR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;((x) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bb30ebd66d139052d24fa9334b3e28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb30ebd66d139052d24fa9334b3e28a">&#9670;&nbsp;</a></span>MMCM_REG_CLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_CLK_DIV&#160;&#160;&#160;0x16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a195c032c64bc4811c33ea245ccde317f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195c032c64bc4811c33ea245ccde317f">&#9670;&nbsp;</a></span>MMCM_REG_CLK_FB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_CLK_FB1&#160;&#160;&#160;0x14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d68edbc08e498eeb886d63a22cf2e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d68edbc08e498eeb886d63a22cf2e9a">&#9670;&nbsp;</a></span>MMCM_REG_CLK_FB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_CLK_FB2&#160;&#160;&#160;0x15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa33014620da130d92be2221374fe868c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa33014620da130d92be2221374fe868c">&#9670;&nbsp;</a></span>MMCM_REG_CLKOUT0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_CLKOUT0_1&#160;&#160;&#160;0x08</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa071dfb7e87c5e8077ca099c90c3e2db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa071dfb7e87c5e8077ca099c90c3e2db">&#9670;&nbsp;</a></span>MMCM_REG_CLKOUT0_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_CLKOUT0_2&#160;&#160;&#160;0x09</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c1cec9744593908c8f2e70ec56b02c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c1cec9744593908c8f2e70ec56b02c6">&#9670;&nbsp;</a></span>MMCM_REG_CLKOUT1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_CLKOUT1_1&#160;&#160;&#160;0x0A</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedf20ea84fdfdf2f3e011ea3dbda4d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedf20ea84fdfdf2f3e011ea3dbda4d0f">&#9670;&nbsp;</a></span>MMCM_REG_CLKOUT1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_CLKOUT1_2&#160;&#160;&#160;0x0B</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41f68725f3dde818293567535f77e13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f68725f3dde818293567535f77e13a">&#9670;&nbsp;</a></span>MMCM_REG_FILTER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_FILTER1&#160;&#160;&#160;0x4e</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b3d76d0b493d882334e9fdcaa2dd3f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b3d76d0b493d882334e9fdcaa2dd3f4">&#9670;&nbsp;</a></span>MMCM_REG_FILTER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_FILTER2&#160;&#160;&#160;0x4f</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c395307d4de5e4bef9653e968ce0be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c395307d4de5e4bef9653e968ce0be6">&#9670;&nbsp;</a></span>MMCM_REG_LOCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_LOCK1&#160;&#160;&#160;0x18</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c3760ac8310757bccf07c1cb266121b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3760ac8310757bccf07c1cb266121b">&#9670;&nbsp;</a></span>MMCM_REG_LOCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_LOCK2&#160;&#160;&#160;0x19</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bdd45b4fdfdb75313d1f7203e70da5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bdd45b4fdfdb75313d1f7203e70da5f">&#9670;&nbsp;</a></span>MMCM_REG_LOCK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MMCM_REG_LOCK3&#160;&#160;&#160;0x1a</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ab46b0a2748168775a7450792397d3269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46b0a2748168775a7450792397d3269">&#9670;&nbsp;</a></span>axi_fgpa_technology</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clk__axi__clkgen_8c.html#ab46b0a2748168775a7450792397d3269">axi_fgpa_technology</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum for technology/generation of the FPGA device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306"></a>AXI_FPGA_TECH_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06"></a>AXI_FPGA_TECH_SERIES7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935"></a>AXI_FPGA_TECH_ULTRASCALE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f"></a>AXI_FPGA_TECH_ULTRASCALE_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269a11091bacb8da7ff69410d973f1162306"></a>AXI_FPGA_TECH_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269af0a0fd11c904b7941738559f3cd99c06"></a>AXI_FPGA_TECH_SERIES7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269ab5b5d612eac3ef21f33d3d02c18a8935"></a>AXI_FPGA_TECH_ULTRASCALE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab46b0a2748168775a7450792397d3269a3721a065ed9479cec59c8e43cf8d6d2f"></a>AXI_FPGA_TECH_ULTRASCALE_PLUS&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a9fe59212c2e3fd952e0720594cf5ebce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe59212c2e3fd952e0720594cf5ebce">&#9670;&nbsp;</a></span>axi_fpga_family</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clk__axi__clkgen_8c.html#a9fe59212c2e3fd952e0720594cf5ebce">axi_fpga_family</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum for family variant of the FPGA device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59"></a>AXI_FPGA_FAMILY_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf"></a>AXI_FPGA_FAMILY_ARTIX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac"></a>AXI_FPGA_FAMILY_KINTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3"></a>AXI_FPGA_FAMILY_VIRTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64"></a>AXI_FPGA_FAMILY_ZYNQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea8c345a5cd69c5337845aa35611bdea59"></a>AXI_FPGA_FAMILY_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea9c7e05882ac441466e701c869e586fcf"></a>AXI_FPGA_FAMILY_ARTIX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebceadda1ca71ffd7b17839a715fe1226a2ac"></a>AXI_FPGA_FAMILY_KINTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea807642414a02d4f3bbebff9b3a0c4da3"></a>AXI_FPGA_FAMILY_VIRTEX&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a9fe59212c2e3fd952e0720594cf5ebcea9367a62ee2299f7ef60e8ba0ce564e64"></a>AXI_FPGA_FAMILY_ZYNQ&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="a3f0f526cd9be7ad5d66171dcc7b1b240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f0f526cd9be7ad5d66171dcc7b1b240">&#9670;&nbsp;</a></span>axi_fpga_speed_grade</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="clk__axi__clkgen_8c.html#a3f0f526cd9be7ad5d66171dcc7b1b240">axi_fpga_speed_grade</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enum for FPGA's speed-grade. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c"></a>AXI_FPGA_SPEED_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf"></a>AXI_FPGA_SPEED_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c"></a>AXI_FPGA_SPEED_1L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa"></a>AXI_FPGA_SPEED_1H&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46"></a>AXI_FPGA_SPEED_1HV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314"></a>AXI_FPGA_SPEED_1LV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b"></a>AXI_FPGA_SPEED_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25"></a>AXI_FPGA_SPEED_2L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236"></a>AXI_FPGA_SPEED_2LV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125"></a>AXI_FPGA_SPEED_3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a683209cfc5301c9ff49ddd6efb4deb0c"></a>AXI_FPGA_SPEED_UNKNOWN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240aed9ad644b98d80fd2e23ab53ba7baaaf"></a>AXI_FPGA_SPEED_1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a9b574210f5979a3054f9d4ae0d88736c"></a>AXI_FPGA_SPEED_1L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a1bc60b743055f5d3b4157206c16db4aa"></a>AXI_FPGA_SPEED_1H&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a0ec7bdee45af71176470383d2e184b46"></a>AXI_FPGA_SPEED_1HV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac23ca5efe0b519180dc8dbea6f192314"></a>AXI_FPGA_SPEED_1LV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240a9ee6cb12a2c36833c45d79ed55ab226b"></a>AXI_FPGA_SPEED_2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240aa21630e90a7ec50efb6bd091bee76f25"></a>AXI_FPGA_SPEED_2L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac61f99ad79aed8ff019e18efb44bf236"></a>AXI_FPGA_SPEED_2LV&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a3f0f526cd9be7ad5d66171dcc7b1b240ac18bb3dae41b9a24fd9836da4b0cd125"></a>AXI_FPGA_SPEED_3&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a360e0fbae80c5a6625dc6f816b6b04cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a360e0fbae80c5a6625dc6f816b6b04cf">&#9670;&nbsp;</a></span>axi_clkgen_calc_clk_params()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void axi_clkgen_calc_clk_params </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>divider</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>low</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>high</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>edge</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>nocount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>axi_clkgen_calc_clk_params </p>

</div>
</div>
<a id="a43ccdf6783a03cb24d13449c8b0d60b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ccdf6783a03cb24d13449c8b0d60b3">&#9670;&nbsp;</a></span>axi_clkgen_calc_params()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void axi_clkgen_calc_params </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *&#160;</td>
          <td class="paramname"><em>axi_clkgen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>fin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>fout</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>best_d</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>best_m</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>best_dout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>axi_clkgen_calc_params </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="clk__axi__clkgen_8c_a43ccdf6783a03cb24d13449c8b0d60b3_icgraph.png" border="0" usemap="#clk__axi__clkgen_8c_a43ccdf6783a03cb24d13449c8b0d60b3_icgraph" alt=""/></div>
<map name="clk__axi__clkgen_8c_a43ccdf6783a03cb24d13449c8b0d60b3_icgraph" id="clk__axi__clkgen_8c_a43ccdf6783a03cb24d13449c8b0d60b3_icgraph">
<area shape="rect" title="axi_clkgen_calc_params" alt="" coords="736,107,917,133"/>
<area shape="rect" href="clk__axi__clkgen_8h.html#ae7548d3825bf1f445bbdcd39983b96bf" title="axi_clkgen_set_rate" alt="" coords="536,107,688,133"/>
<area shape="rect" href="ad469x_8h.html#afb4be83cfe5fae9af7ddf637bf2e82c3" title=" " alt="" coords="320,5,419,32"/>
<area shape="rect" href="adrv9009_2src_2app_2app__clocking_8h.html#adab63a630c95f109e3b4330b5b0253b6" title=" " alt="" coords="317,56,421,83"/>
<area shape="rect" href="ad713x__fmc_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title=" " alt="" coords="342,107,397,133"/>
<area shape="rect" href="cf__hdmi_8h.html#a3a7e63e57e99e2fea790462707ed6ae8" title="SetVideoResolution." alt="" coords="295,157,444,184"/>
<area shape="rect" href="transmitter_8h.html#a8b3e85ee90b00b7bc69e6a9b8eaf8a88" title="Parse the new EDID segment." alt="" coords="251,208,488,235"/>
<area shape="rect" href="ad469x__fmcz_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title=" " alt="" coords="77,5,131,32"/>
<area shape="rect" href="adrv9009_2src_2app_2headless_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="77,56,131,83"/>
<area shape="rect" href="transmitter_8h.html#ad65fcbe407bb46ad6698c3f1602144e5" title="Performs the notification operations." alt="" coords="5,208,203,235"/>
</map>
</div>

</div>
</div>
<a id="aa7bcf7e40a61119de69814164edfd764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7bcf7e40a61119de69814164edfd764">&#9670;&nbsp;</a></span>axi_clkgen_get_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_clkgen_get_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *&#160;</td>
          <td class="paramname"><em>clkgen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>rate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>axi_clkgen_get_rate </p>

</div>
</div>
<a id="a9050bc6570542b5d72cfbff4f2634cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9050bc6570542b5d72cfbff4f2634cc8">&#9670;&nbsp;</a></span>axi_clkgen_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t <a class="el" href="structaxi__clkgen__init.html">axi_clkgen_init</a> </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> **&#160;</td>
          <td class="paramname"><em>clk</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const struct <a class="el" href="structaxi__clkgen__init.html">axi_clkgen_init</a> *&#160;</td>
          <td class="paramname"><em>init</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structaxi__clkgen__init.html">axi_clkgen_init</a> </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="clk__axi__clkgen_8c_a9050bc6570542b5d72cfbff4f2634cc8_icgraph.png" border="0" usemap="#clk__axi__clkgen_8c_a9050bc6570542b5d72cfbff4f2634cc8_icgraph" alt=""/></div>
<map name="clk__axi__clkgen_8c_a9050bc6570542b5d72cfbff4f2634cc8_icgraph" id="clk__axi__clkgen_8c_a9050bc6570542b5d72cfbff4f2634cc8_icgraph">
<area shape="rect" title="axi_clkgen_init" alt="" coords="260,56,380,83"/>
<area shape="rect" href="ad469x_8h.html#afb4be83cfe5fae9af7ddf637bf2e82c3" title=" " alt="" coords="111,5,209,32"/>
<area shape="rect" href="adrv9009_2src_2app_2app__clocking_8h.html#adab63a630c95f109e3b4330b5b0253b6" title=" " alt="" coords="108,56,212,83"/>
<area shape="rect" href="ad713x__fmc_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title=" " alt="" coords="133,107,187,133"/>
<area shape="rect" href="ad469x__fmcz_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title=" " alt="" coords="5,5,60,32"/>
<area shape="rect" href="adrv9009_2src_2app_2headless_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="5,56,60,83"/>
</map>
</div>

</div>
</div>
<a id="ad991010ed59223cfc97acafae05ee7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad991010ed59223cfc97acafae05ee7e8">&#9670;&nbsp;</a></span>axi_clkgen_mmcm_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void axi_clkgen_mmcm_write </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *&#160;</td>
          <td class="paramname"><em>clkgen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>axi_clkgen_mmcm_write </p>

</div>
</div>
<a id="a02c2a71854b9c335a3e256ad3e2451bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c2a71854b9c335a3e256ad3e2451bf">&#9670;&nbsp;</a></span>axi_clkgen_read()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_clkgen_read </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *&#160;</td>
          <td class="paramname"><em>clkgen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>reg_val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>axi_clkgen_read </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="clk__axi__clkgen_8c_a02c2a71854b9c335a3e256ad3e2451bf_icgraph.png" border="0" usemap="#clk__axi__clkgen_8c_a02c2a71854b9c335a3e256ad3e2451bf_icgraph" alt=""/></div>
<map name="clk__axi__clkgen_8c_a02c2a71854b9c335a3e256ad3e2451bf_icgraph" id="clk__axi__clkgen_8c_a02c2a71854b9c335a3e256ad3e2451bf_icgraph">
<area shape="rect" title="axi_clkgen_read" alt="" coords="969,132,1097,159"/>
<area shape="rect" href="clk__axi__clkgen_8c.html#a43ccdf6783a03cb24d13449c8b0d60b3" title="axi_clkgen_calc_params" alt="" coords="738,107,919,133"/>
<area shape="rect" href="clk__axi__clkgen_8c.html#ad991010ed59223cfc97acafae05ee7e8" title="axi_clkgen_mmcm_write" alt="" coords="736,157,921,184"/>
<area shape="rect" href="clk__axi__clkgen_8h.html#ae7548d3825bf1f445bbdcd39983b96bf" title="axi_clkgen_set_rate" alt="" coords="536,107,688,133"/>
<area shape="rect" href="ad469x_8h.html#afb4be83cfe5fae9af7ddf637bf2e82c3" title=" " alt="" coords="320,5,419,32"/>
<area shape="rect" href="adrv9009_2src_2app_2app__clocking_8h.html#adab63a630c95f109e3b4330b5b0253b6" title=" " alt="" coords="317,56,421,83"/>
<area shape="rect" href="ad713x__fmc_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title=" " alt="" coords="342,107,397,133"/>
<area shape="rect" href="cf__hdmi_8h.html#a3a7e63e57e99e2fea790462707ed6ae8" title="SetVideoResolution." alt="" coords="295,157,444,184"/>
<area shape="rect" href="transmitter_8h.html#a8b3e85ee90b00b7bc69e6a9b8eaf8a88" title="Parse the new EDID segment." alt="" coords="251,208,488,235"/>
<area shape="rect" href="ad469x__fmcz_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title=" " alt="" coords="77,5,131,32"/>
<area shape="rect" href="adrv9009_2src_2app_2headless_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="77,56,131,83"/>
<area shape="rect" href="transmitter_8h.html#ad65fcbe407bb46ad6698c3f1602144e5" title="Performs the notification operations." alt="" coords="5,208,203,235"/>
</map>
</div>

</div>
</div>
<a id="a6c744c16d1444d520b4ea2d10d25107f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c744c16d1444d520b4ea2d10d25107f">&#9670;&nbsp;</a></span>axi_clkgen_remove()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_clkgen_remove </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *&#160;</td>
          <td class="paramname"><em>clkgen</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>axi_clkgen_remove </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="clk__axi__clkgen_8c_a6c744c16d1444d520b4ea2d10d25107f_icgraph.png" border="0" usemap="#clk__axi__clkgen_8c_a6c744c16d1444d520b4ea2d10d25107f_icgraph" alt=""/></div>
<map name="clk__axi__clkgen_8c_a6c744c16d1444d520b4ea2d10d25107f_icgraph" id="clk__axi__clkgen_8c_a6c744c16d1444d520b4ea2d10d25107f_icgraph">
<area shape="rect" title="axi_clkgen_remove" alt="" coords="283,81,432,108"/>
<area shape="rect" href="ad463x_8h.html#a374808fb7455b4797fabf216071869cb" title="Free the memory allocated by ad463x_init()." alt="" coords="108,5,235,32"/>
<area shape="rect" href="ad469x_8h.html#a3542558ed10a8d3820dbeea607a0e93c" title="Free the memory allocated by ad469x_init()." alt="" coords="108,56,235,83"/>
<area shape="rect" href="adrv9009_2src_2app_2app__clocking_8h.html#a3e4c367a44510658467da3ce7c9e9273" title=" " alt="" coords="111,107,231,133"/>
<area shape="rect" href="adrv9009_2src_2app_2app__clocking_8h.html#adab63a630c95f109e3b4330b5b0253b6" title=" " alt="" coords="119,157,223,184"/>
<area shape="rect" href="ad463x__fmc_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title=" " alt="" coords="5,5,60,32"/>
<area shape="rect" href="adrv9009_2src_2app_2headless_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="5,132,60,159"/>
</map>
</div>

</div>
</div>
<a id="ae7548d3825bf1f445bbdcd39983b96bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7548d3825bf1f445bbdcd39983b96bf">&#9670;&nbsp;</a></span>axi_clkgen_set_rate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_clkgen_set_rate </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *&#160;</td>
          <td class="paramname"><em>clkgen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>rate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>axi_clkgen_set_rate </p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="clk__axi__clkgen_8c_ae7548d3825bf1f445bbdcd39983b96bf_icgraph.png" border="0" usemap="#clk__axi__clkgen_8c_ae7548d3825bf1f445bbdcd39983b96bf_icgraph" alt=""/></div>
<map name="clk__axi__clkgen_8c_ae7548d3825bf1f445bbdcd39983b96bf_icgraph" id="clk__axi__clkgen_8c_ae7548d3825bf1f445bbdcd39983b96bf_icgraph">
<area shape="rect" title="axi_clkgen_set_rate" alt="" coords="536,107,688,133"/>
<area shape="rect" href="ad469x_8h.html#afb4be83cfe5fae9af7ddf637bf2e82c3" title=" " alt="" coords="320,5,419,32"/>
<area shape="rect" href="adrv9009_2src_2app_2app__clocking_8h.html#adab63a630c95f109e3b4330b5b0253b6" title=" " alt="" coords="317,56,421,83"/>
<area shape="rect" href="ad713x__fmc_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title=" " alt="" coords="342,107,397,133"/>
<area shape="rect" href="cf__hdmi_8h.html#a3a7e63e57e99e2fea790462707ed6ae8" title="SetVideoResolution." alt="" coords="295,157,444,184"/>
<area shape="rect" href="transmitter_8h.html#a8b3e85ee90b00b7bc69e6a9b8eaf8a88" title="Parse the new EDID segment." alt="" coords="251,208,488,235"/>
<area shape="rect" href="ad469x__fmcz_8c.html#ae66f6b31b5ad750f1fe042a706a4e3d4" title=" " alt="" coords="77,5,131,32"/>
<area shape="rect" href="adrv9009_2src_2app_2headless_8c.html#a840291bc02cba5474a4cb46a9b9566fe" title=" " alt="" coords="77,56,131,83"/>
<area shape="rect" href="transmitter_8h.html#ad65fcbe407bb46ad6698c3f1602144e5" title="Performs the notification operations." alt="" coords="5,208,203,235"/>
</map>
</div>

</div>
</div>
<a id="a5f568c785ef1db8e4bceae45d9817350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f568c785ef1db8e4bceae45d9817350">&#9670;&nbsp;</a></span>axi_clkgen_write()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t axi_clkgen_write </td>
          <td>(</td>
          <td class="paramtype">struct <a class="el" href="structaxi__clkgen.html">axi_clkgen</a> *&#160;</td>
          <td class="paramname"><em>clkgen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reg_val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>axi_clkgen_write </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
