{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490945140007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.1 Build 218 06/01/2016 SJ Standard Edition " "Version 16.0.1 Build 218 06/01/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490945140008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 09:25:39 2017 " "Processing started: Fri Mar 31 09:25:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490945140008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490945140008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1_top -c de1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1_top -c de1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490945140008 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/opt/EDA/quartus16/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /opt/EDA/quartus16/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490945140068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490945140259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490945140259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSF/hello-world/code_student/src_vhdl/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSF/hello-world/code_student/src_vhdl/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-behavorial " "Found design unit 1: ram-behavorial" {  } { { "../src_vhdl/RAM.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/RAM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490945148186 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../src_vhdl/RAM.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/RAM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490945148186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490945148186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSF/hello-world/code_student/src_vhdl/hex_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSF/hello-world/code_student/src_vhdl/hex_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_7_seg-lut " "Found design unit 1: hex_7_seg-lut" {  } { { "../src_vhdl/hex_7_seg.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/hex_7_seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490945148187 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_7_seg " "Found entity 1: hex_7_seg" {  } { { "../src_vhdl/hex_7_seg.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/hex_7_seg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490945148187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490945148187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSF/hello-world/code_student/src_vhdl/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSF/hello-world/code_student/src_vhdl/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-behavioral " "Found design unit 1: FIFO-behavioral" {  } { { "../src_vhdl/fifo.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/fifo.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490945148187 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "../src_vhdl/fifo.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/fifo.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490945148187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490945148187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_top-struct " "Found design unit 1: de1_top-struct" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490945148188 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_top " "Found entity 1: de1_top" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490945148188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490945148188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_top " "Elaborating entity \"de1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490945148229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo_1 " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo_1\"" {  } { { "../src_vhdl/de1_top.vhd" "fifo_1" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490945148231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram FIFO:fifo_1\|ram:memory1 " "Elaborating entity \"ram\" for hierarchy \"FIFO:fifo_1\|ram:memory1\"" {  } { { "../src_vhdl/fifo.vhd" "memory1" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/fifo.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490945148232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7_seg hex_7_seg:seven_seg_empty " "Elaborating entity \"hex_7_seg\" for hierarchy \"hex_7_seg:seven_seg_empty\"" {  } { { "../src_vhdl/de1_top.vhd" "seven_seg_empty" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490945148233 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FIFO:fifo_1\|ram:memory1\|memory_s " "RAM logic \"FIFO:fifo_1\|ram:memory1\|memory_s\" is uninferred due to asynchronous read logic" {  } { { "../src_vhdl/RAM.vhd" "memory_s" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/RAM.vhd" 30 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1490945148406 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1490945148406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segments_0_o\[1\] VCC " "Pin \"segments_0_o\[1\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_0_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_0_o\[2\] VCC " "Pin \"segments_0_o\[2\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_0_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_1_o\[1\] VCC " "Pin \"segments_1_o\[1\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_1_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_1_o\[2\] VCC " "Pin \"segments_1_o\[2\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_1_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_1_o\[3\] VCC " "Pin \"segments_1_o\[3\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_1_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_2_o\[0\] VCC " "Pin \"segments_2_o\[0\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_2_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_2_o\[1\] VCC " "Pin \"segments_2_o\[1\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_2_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_2_o\[2\] VCC " "Pin \"segments_2_o\[2\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_2_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_2_o\[3\] VCC " "Pin \"segments_2_o\[3\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_2_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_2_o\[4\] VCC " "Pin \"segments_2_o\[4\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_2_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_2_o\[5\] VCC " "Pin \"segments_2_o\[5\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_2_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_2_o\[6\] VCC " "Pin \"segments_2_o\[6\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_2_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_3_o\[0\] VCC " "Pin \"segments_3_o\[0\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_3_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_3_o\[1\] VCC " "Pin \"segments_3_o\[1\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_3_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_3_o\[2\] VCC " "Pin \"segments_3_o\[2\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_3_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_3_o\[3\] VCC " "Pin \"segments_3_o\[3\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_3_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_3_o\[4\] VCC " "Pin \"segments_3_o\[4\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_3_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_3_o\[5\] VCC " "Pin \"segments_3_o\[5\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_3_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_3_o\[6\] VCC " "Pin \"segments_3_o\[6\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_3_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_4_o\[0\] VCC " "Pin \"segments_4_o\[0\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_4_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_4_o\[1\] VCC " "Pin \"segments_4_o\[1\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_4_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_4_o\[2\] VCC " "Pin \"segments_4_o\[2\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_4_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_4_o\[3\] VCC " "Pin \"segments_4_o\[3\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_4_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_4_o\[4\] VCC " "Pin \"segments_4_o\[4\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_4_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_4_o\[5\] VCC " "Pin \"segments_4_o\[5\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_4_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_4_o\[6\] VCC " "Pin \"segments_4_o\[6\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_4_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_5_o\[0\] VCC " "Pin \"segments_5_o\[0\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_5_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_5_o\[1\] VCC " "Pin \"segments_5_o\[1\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_5_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_5_o\[2\] VCC " "Pin \"segments_5_o\[2\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_5_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_5_o\[3\] VCC " "Pin \"segments_5_o\[3\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_5_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_5_o\[4\] VCC " "Pin \"segments_5_o\[4\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_5_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_5_o\[5\] VCC " "Pin \"segments_5_o\[5\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_5_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments_5_o\[6\] VCC " "Pin \"segments_5_o\[6\]\" is stuck at VCC" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|segments_5_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_o\[8\] GND " "Pin \"leds_o\[8\]\" is stuck at GND" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|leds_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds_o\[9\] GND " "Pin \"leds_o\[9\]\" is stuck at GND" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490945149607 "|de1_top|leds_o[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1490945149607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490945149779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490945150722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490945150722 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches_i\[8\] " "No output dependent on input pin \"switches_i\[8\]\"" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490945151011 "|de1_top|switches_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches_i\[9\] " "No output dependent on input pin \"switches_i\[9\]\"" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490945151011 "|de1_top|switches_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push_buttons_i\[1\] " "No output dependent on input pin \"push_buttons_i\[1\]\"" {  } { { "../src_vhdl/de1_top.vhd" "" { Text "/cours_REDS/CSF/hello-world/code_student/src_vhdl/de1_top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490945151011 "|de1_top|push_buttons_i[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490945151011 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6217 " "Implemented 6217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490945151022 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490945151022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6150 " "Implemented 6150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490945151022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490945151022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1378 " "Peak virtual memory: 1378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490945151033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 09:25:51 2017 " "Processing ended: Fri Mar 31 09:25:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490945151033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490945151033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490945151033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490945151033 ""}
