

================================================================
== Synthesis Summary Report of 'present'
================================================================
+ General Information: 
    * Date:           Tue May  6 09:24:22 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        present
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |            |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ present                            |     -|  2.09|      603|  3.015e+03|         -|      604|     -|        no|     -|   -|  259 (~0%)|  1539 (~0%)|    -|
    | + present_Pipeline_VITIS_LOOP_5_1   |     -|  2.32|       12|     60.000|         -|       12|     -|        no|     -|   -|   11 (~0%)|    59 (~0%)|    -|
    |  o VITIS_LOOP_5_1                   |     -|  3.65|       10|     50.000|         2|        1|    10|       yes|     -|   -|          -|           -|    -|
    | + present_Pipeline_VITIS_LOOP_12_1  |     -|  2.36|       10|     50.000|         -|       10|     -|        no|     -|   -|   11 (~0%)|    59 (~0%)|    -|
    |  o VITIS_LOOP_12_1                  |     -|  3.65|        8|     40.000|         2|        1|     8|       yes|     -|   -|          -|           -|    -|
    | + present_Pipeline_VITIS_LOOP_24_1  |     -|  2.09|      219|  1.095e+03|         -|      219|     -|        no|     -|   -|   70 (~0%)|   411 (~0%)|    -|
    |  o VITIS_LOOP_24_1                  |    II|  3.65|      217|  1.085e+03|         7|        7|    31|       yes|     -|   -|          -|           -|    -|
    | + present_Pipeline_VITIS_LOOP_82_1  |     -|  2.10|      343|  1.715e+03|         -|      343|     -|        no|     -|   -|  122 (~0%)|   499 (~0%)|    -|
    |  o VITIS_LOOP_82_1                  |    II|  3.65|      341|  1.705e+03|        11|       11|    31|       yes|     -|   -|          -|           -|    -|
    | + present_Pipeline_VITIS_LOOP_45_1  |     -|  2.09|       10|     50.000|         -|       10|     -|        no|     -|   -|   10 (~0%)|    72 (~0%)|    -|
    |  o VITIS_LOOP_45_1                  |     -|  3.65|        8|     40.000|         2|        1|     8|       yes|     -|   -|          -|           -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| block_r_address0 | 3        |
| block_r_address1 | 3        |
| block_r_d0       | 8        |
| block_r_d1       | 8        |
| block_r_q0       | 8        |
| block_r_q1       | 8        |
| key_address0     | 4        |
| key_q0           | 8        |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| block    | inout     | unsigned char* |
| key      | in        | unsigned char* |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| block    | block_r_address0 | port    | offset   |
| block    | block_r_ce0      | port    |          |
| block    | block_r_we0      | port    |          |
| block    | block_r_d0       | port    |          |
| block    | block_r_q0       | port    |          |
| block    | block_r_address1 | port    | offset   |
| block    | block_r_ce1      | port    |          |
| block    | block_r_we1      | port    |          |
| block    | block_r_d1       | port    |          |
| block    | block_r_q1       | port    |          |
| key      | key_address0     | port    | offset   |
| key      | key_ce0          | port    |          |
| key      | key_q0           | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------------------+-----+--------+----------+-----+--------+---------+
| + present                           | 0   |        |          |     |        |         |
|  + present_Pipeline_VITIS_LOOP_5_1  | 0   |        |          |     |        |         |
|    add_ln5_fu_81_p2                 | -   |        | add_ln5  | add | fabric | 0       |
|  + present_Pipeline_VITIS_LOOP_12_1 | 0   |        |          |     |        |         |
|    add_ln12_fu_75_p2                | -   |        | add_ln12 | add | fabric | 0       |
|  + present_Pipeline_VITIS_LOOP_24_1 | 0   |        |          |     |        |         |
|    add_ln24_fu_325_p2               | -   |        | add_ln24 | add | fabric | 0       |
|  + present_Pipeline_VITIS_LOOP_82_1 | 0   |        |          |     |        |         |
|    add_ln82_fu_475_p2               | -   |        | add_ln82 | add | fabric | 0       |
|  + present_Pipeline_VITIS_LOOP_45_1 | 0   |        |          |     |        |         |
|    add_ln45_fu_84_p2                | -   |        | add_ln45 | add | fabric | 0       |
+-------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+-----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------+------+------+--------+-----------+---------+------+---------+
| + present     | 0    | 0    |        |           |         |      |         |
|   key_i_U     | -    | -    |        | key_i     | ram_t2p | auto | 1       |
|   roundKeys_U | -    | -    |        | roundKeys | ram_t2p | auto | 1       |
|   sBox_U      | -    | -    |        | sBox      | rom_2p  | auto | 1       |
+---------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

