@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXstate[3:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXstate[3:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.TXshift[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXready is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.gap[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":30:2:30:7|User-specified initial value defined for instance FTDI.baudAcc[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\uart.v":66:2:66:7|User-specified initial value defined for instance FTDI.RXbuffer[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance testState[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance TXstart is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance TXbuffer[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance a[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance b[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\top.v":60:2:60:7|User-specified initial value defined for instance op[1:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|User-specified initial value defined for instance ALU.res[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\mult\verilog\alu.v":25:2:25:7|User-specified initial value defined for instance ALU.overflow is being ignored. 
@W: MT420 |Found inferred clock top|CLK with period 12.81ns. Please declare a user-defined clock on object "p:CLK"
