Info: constrained 'clock' to bel 'X0/Y8/io1'
Info: constrained 'reset' to bel 'X10/Y0/io0'
Info: constrained 'io_rx' to bel 'X0/Y14/io1'
Info: constrained 'io_rts' to bel 'X0/Y14/io0'
Info: constrained 'io_tx' to bel 'X0/Y13/io1'
Info: constrained 'io_cts' to bel 'X0/Y13/io0'
Info: constrained 'io_miso' to bel 'X0/Y12/io1'
Info: constrained 'io_mosi' to bel 'X0/Y12/io0'
Info: constrained 'io_sclk' to bel 'X0/Y10/io1'
Info: constrained 'io_csx' to bel 'X0/Y10/io0'
Info: constrained 'io_dcx' to bel 'X0/Y9/io1'
Info: constrained 'io_outLED7Seg[6]' to bel 'X0/Y9/io0'
Info: constrained 'io_outLED7Seg[5]' to bel 'X0/Y8/io0'
Info: constrained 'io_outLED7Seg[4]' to bel 'X0/Y6/io1'
Info: constrained 'io_outLED7Seg[3]' to bel 'X0/Y6/io0'
Info: constrained 'io_outLED7Seg[2]' to bel 'X0/Y4/io1'
Info: constrained 'io_outLED7Seg[1]' to bel 'X0/Y4/io0'
Info: constrained 'io_outLED7Seg[0]' to bel 'X0/Y2/io1'
Info: constrained 'io_csLED7Seg' to bel 'X0/Y2/io0'
Info: constrained 'io_led0' to bel 'X9/Y0/io1'
Info: constrained 'io_led1' to bel 'X13/Y3/io1'
Info: constraining clock net 'clock' to 100.00 MHz
Info: constraining clock net 'div2Clk' to 50.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      343 LCs used as LUT4 only
Info:      167 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       71 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting core_clock (fanout 253)
Info: promoting reset$SB_IO_IN [reset] (fanout 187)
Info: promoting mmio.led7seg.cnt_SB_DFFSR_Q_R [reset] (fanout 16)
Info: promoting mmio.ram.mem.0.0.0_RADDR_1_SB_LUT4_O_I3[0] [cen] (fanout 16)
Info: promoting core.regD.reg__SB_DFFNESR_Q_E [cen] (fanout 16)
Info: promoting $PACKER_GND_NET (fanout 8)
Info: promoting clock$SB_IO_IN (fanout 1)
Info: Constraining chains...
Info:        9 LCs used to legalise carry chains.
Info: Checksum: 0x35b4bc59

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xbcbcae70

Info: Device utilisation:
Info: 	         ICESTORM_LC:   595/ 1280    46%
Info: 	        ICESTORM_RAM:    12/   16    75%
Info: 	               SB_IO:    21/  112    18%
Info: 	               SB_GB:     7/    8    87%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 21 cells based on constraints.
Info: Creating initial analytic placement for 529 cells, random placement wirelen = 7894.
Info:     at initial placer iter 0, wirelen = 198
Info:     at initial placer iter 1, wirelen = 184
Info:     at initial placer iter 2, wirelen = 187
Info:     at initial placer iter 3, wirelen = 184
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 238, spread = 2992, legal = 3312; time = 0.01s
Info:     at iteration #1, type SB_GB: wirelen solved = 3299, spread = 3332, legal = 3353; time = 0.00s
Info:     at iteration #1, type ICESTORM_RAM: wirelen solved = 3187, spread = 3797, legal = 3895; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 224, spread = 3165, legal = 3723; time = 0.01s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 1253, spread = 2981, legal = 3300; time = 0.01s
Info:     at iteration #2, type SB_GB: wirelen solved = 3275, spread = 3301, legal = 3295; time = 0.00s
Info:     at iteration #2, type ICESTORM_RAM: wirelen solved = 3034, spread = 3152, legal = 3325; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 275, spread = 2776, legal = 3491; time = 0.01s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 1141, spread = 2604, legal = 3021; time = 0.01s
Info:     at iteration #3, type SB_GB: wirelen solved = 3004, spread = 3029, legal = 3057; time = 0.00s
Info:     at iteration #3, type ICESTORM_RAM: wirelen solved = 2721, spread = 2990, legal = 3062; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 317, spread = 2683, legal = 3149; time = 0.01s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 988, spread = 2568, legal = 3008; time = 0.01s
Info:     at iteration #4, type SB_GB: wirelen solved = 2978, spread = 2991, legal = 3021; time = 0.00s
Info:     at iteration #4, type ICESTORM_RAM: wirelen solved = 2702, spread = 2964, legal = 3153; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 366, spread = 2514, legal = 3038; time = 0.01s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 1167, spread = 2611, legal = 2847; time = 0.01s
Info:     at iteration #5, type SB_GB: wirelen solved = 2815, spread = 2821, legal = 2835; time = 0.00s
Info:     at iteration #5, type ICESTORM_RAM: wirelen solved = 2519, spread = 2862, legal = 2902; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 498, spread = 2655, legal = 3041; time = 0.01s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 1154, spread = 2442, legal = 2761; time = 0.01s
Info:     at iteration #6, type SB_GB: wirelen solved = 2729, spread = 2743, legal = 2776; time = 0.00s
Info:     at iteration #6, type ICESTORM_RAM: wirelen solved = 2469, spread = 2742, legal = 2933; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 466, spread = 2489, legal = 2886; time = 0.01s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 1189, spread = 2604, legal = 2852; time = 0.01s
Info:     at iteration #7, type SB_GB: wirelen solved = 2820, spread = 2831, legal = 2850; time = 0.00s
Info:     at iteration #7, type ICESTORM_RAM: wirelen solved = 2561, spread = 2844, legal = 2956; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 487, spread = 2540, legal = 3130; time = 0.01s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 1318, spread = 2308, legal = 2578; time = 0.01s
Info:     at iteration #8, type SB_GB: wirelen solved = 2547, spread = 2578, legal = 2604; time = 0.00s
Info:     at iteration #8, type ICESTORM_RAM: wirelen solved = 2292, spread = 2651, legal = 2722; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 592, spread = 2668, legal = 3007; time = 0.01s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 1328, spread = 2262, legal = 2600; time = 0.01s
Info:     at iteration #9, type SB_GB: wirelen solved = 2564, spread = 2584, legal = 2583; time = 0.00s
Info:     at iteration #9, type ICESTORM_RAM: wirelen solved = 2255, spread = 2599, legal = 2790; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 542, spread = 2528, legal = 3132; time = 0.01s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 1631, spread = 2599, legal = 2931; time = 0.01s
Info:     at iteration #10, type SB_GB: wirelen solved = 2904, spread = 2933, legal = 2959; time = 0.00s
Info:     at iteration #10, type ICESTORM_RAM: wirelen solved = 2502, spread = 2729, legal = 2831; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 583, spread = 2374, legal = 3036; time = 0.01s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 1323, spread = 2357, legal = 2567; time = 0.01s
Info:     at iteration #11, type SB_GB: wirelen solved = 2535, spread = 2563, legal = 2594; time = 0.00s
Info:     at iteration #11, type ICESTORM_RAM: wirelen solved = 2277, spread = 2564, legal = 2661; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 583, spread = 2395, legal = 2819; time = 0.01s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 1275, spread = 2463, legal = 2727; time = 0.01s
Info:     at iteration #12, type SB_GB: wirelen solved = 2704, spread = 2721, legal = 2752; time = 0.00s
Info:     at iteration #12, type ICESTORM_RAM: wirelen solved = 2443, spread = 2688, legal = 2696; time = 0.00s
Info:     at iteration #12, type ALL: wirelen solved = 644, spread = 2406, legal = 2973; time = 0.01s
Info:     at iteration #13, type ICESTORM_LC: wirelen solved = 1335, spread = 2349, legal = 2624; time = 0.01s
Info:     at iteration #13, type SB_GB: wirelen solved = 2600, spread = 2630, legal = 2625; time = 0.00s
Info:     at iteration #13, type ICESTORM_RAM: wirelen solved = 2231, spread = 2528, legal = 2563; time = 0.00s
Info:     at iteration #13, type ALL: wirelen solved = 643, spread = 2472, legal = 2984; time = 0.01s
Info:     at iteration #14, type ICESTORM_LC: wirelen solved = 1563, spread = 2530, legal = 2739; time = 0.01s
Info:     at iteration #14, type SB_GB: wirelen solved = 2709, spread = 2740, legal = 2751; time = 0.00s
Info:     at iteration #14, type ICESTORM_RAM: wirelen solved = 2329, spread = 2634, legal = 2774; time = 0.00s
Info:     at iteration #14, type ALL: wirelen solved = 690, spread = 2555, legal = 3087; time = 0.01s
Info:     at iteration #15, type ICESTORM_LC: wirelen solved = 1436, spread = 2377, legal = 2684; time = 0.01s
Info:     at iteration #15, type SB_GB: wirelen solved = 2652, spread = 2668, legal = 2670; time = 0.00s
Info:     at iteration #15, type ICESTORM_RAM: wirelen solved = 2288, spread = 2569, legal = 2775; time = 0.00s
Info:     at iteration #15, type ALL: wirelen solved = 647, spread = 2478, legal = 3181; time = 0.01s
Info:     at iteration #16, type ICESTORM_LC: wirelen solved = 1602, spread = 2539, legal = 2850; time = 0.01s
Info:     at iteration #16, type SB_GB: wirelen solved = 2818, spread = 2835, legal = 2846; time = 0.00s
Info:     at iteration #16, type ICESTORM_RAM: wirelen solved = 2399, spread = 2693, legal = 2754; time = 0.00s
Info:     at iteration #16, type ALL: wirelen solved = 712, spread = 2584, legal = 3272; time = 0.01s
Info: HeAP Placer Time: 0.32s
Info:   of which solving equations: 0.23s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.05s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 400, wirelen = 2819
Info:   at iteration #5: temp = 0.000000, timing cost = 342, wirelen = 2367
Info:   at iteration #10: temp = 0.000000, timing cost = 357, wirelen = 2183
Info:   at iteration #15: temp = 0.000000, timing cost = 343, wirelen = 2104
Info:   at iteration #20: temp = 0.000000, timing cost = 336, wirelen = 2040
Info:   at iteration #25: temp = 0.000000, timing cost = 343, wirelen = 2008
Info:   at iteration #26: temp = 0.000000, timing cost = 333, wirelen = 2004 
Info: SA placement time 0.27s

Info: Max frequency for clock     'core_clock_$glb_clk': 25.94 MHz (FAIL at 50.00 MHz)
Info: Max frequency for clock 'clock$SB_IO_IN_$glb_clk': 683.53 MHz (PASS at 100.00 MHz)

Info: Max delay <async>                     -> posedge clock$SB_IO_IN_$glb_clk: 4.43 ns
Info: Max delay <async>                     -> posedge core_clock_$glb_clk    : 5.68 ns
Info: Max delay <async>                     -> negedge core_clock_$glb_clk    : 7.86 ns
Info: Max delay posedge core_clock_$glb_clk -> <async>                        : 3.62 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ -9278,  -4735) |**********+
Info: [ -4735,   -192) |**********************+
Info: [  -192,   4351) |***********+
Info: [  4351,   8894) |*************************+
Info: [  8894,  13437) |********+
Info: [ 13437,  17980) |************************************************************ 
Info: [ 17980,  22523) |*****************+
Info: [ 22523,  27066) | 
Info: [ 27066,  31609) | 
Info: [ 31609,  36152) | 
Info: [ 36152,  40695) | 
Info: [ 40695,  45238) | 
Info: [ 45238,  49781) | 
Info: [ 49781,  54324) | 
Info: [ 54324,  58867) | 
Info: [ 58867,  63410) | 
Info: [ 63410,  67953) | 
Info: [ 67953,  72496) | 
Info: [ 72496,  77039) | 
Info: [ 77039,  81582) |*+
Info: Checksum: 0x9fbf7766

Info: Routing..
Info: Setting up routing queue.
Info: Routing 2237 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       69        860 |   69   860 |      1316|       0.04       0.04|
Info:       2000 |      197       1732 |  128   872 |       488|       0.07       0.11|
Info:       2647 |      295       2282 |   98   550 |         0|       0.05       0.17|
Info: Routing complete.
Info: Router1 time 0.17s
Info: Checksum: 0xdf8b980c

Info: Critical path report for clock 'core_clock_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source mmio.usbUart.uartStCtlReg_0_SB_DFFSR_Q_DFFLC.O
Info:  1.3  1.9    Net mmio.usbUart._io_outM_T_1[0] budget 0.000000 ns (6,12) -> (6,7)
Info:                Sink mmio.usbUart.uartStCtlReg_0_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../Top.v:1428.8-1449.4
Info:                  ../Top.v:692.8-692.22
Info:                  ../Top.v:1290.11-1301.4
Info:  0.3  2.2  Source mmio.usbUart.uartStCtlReg_0_SB_LUT4_I3_LC.O
Info:  0.6  2.8    Net mmio.usbUart.uartStCtlReg_0_SB_LUT4_I3_O[2] budget 0.000000 ns (6,7) -> (6,7)
Info:                Sink mmio.ram_io_outM_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.2  Source mmio.ram_io_outM_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  0.6  3.7    Net mmio.ram_io_outM_SB_LUT4_I3_O[1] budget 0.000000 ns (6,7) -> (5,7)
Info:                Sink core.alu.y1_SB_LUT4_O_10_I2_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.1  Source core.alu.y1_SB_LUT4_O_10_I2_SB_LUT4_O_LC.O
Info:  0.6  4.7    Net core.alu.y1_SB_LUT4_O_10_I2[0] budget 0.000000 ns (5,7) -> (5,7)
Info:                Sink core.alu.y1_SB_LUT4_O_10_LC.I2
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  5.1  Source core.alu.y1_SB_LUT4_O_10_LC.O
Info:  1.3  6.4    Net core.alu.y1[0] budget 0.000000 ns (5,7) -> (5,2)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.I1
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:78.15-78.17
Info:                  ../Top.v:247.7-259.4
Info:  0.3  6.7  Source core.alu._z0_T_1_SB_LUT4_O_I3_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0  6.7    Net core.alu._z0_T_1_SB_LUT4_O_I3[1] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_8_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.8  Source core.alu._z0_T_1_SB_LUT4_O_8_LC.COUT
Info:  0.0  6.8    Net core.alu._z0_T_1_SB_LUT4_O_I3[2] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  6.9  Source core.alu._z0_T_1_SB_LUT4_O_7_LC.COUT
Info:  0.0  6.9    Net core.alu._z0_T_1_SB_LUT4_O_I3[3] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.1  Source core.alu._z0_T_1_SB_LUT4_O_6_LC.COUT
Info:  0.0  7.1    Net core.alu._z0_T_1_SB_LUT4_O_I3[4] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.2  Source core.alu._z0_T_1_SB_LUT4_O_5_LC.COUT
Info:  0.0  7.2    Net core.alu._z0_T_1_SB_LUT4_O_I3[5] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.3  Source core.alu._z0_T_1_SB_LUT4_O_4_LC.COUT
Info:  0.0  7.3    Net core.alu._z0_T_1_SB_LUT4_O_I3[6] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.4  Source core.alu._z0_T_1_SB_LUT4_O_3_LC.COUT
Info:  0.0  7.4    Net core.alu._z0_T_1_SB_LUT4_O_I3[7] budget 0.000000 ns (5,2) -> (5,2)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.6  Source core.alu._z0_T_1_SB_LUT4_O_2_LC.COUT
Info:  0.2  7.8    Net core.alu._z0_T_1_SB_LUT4_O_I3[8] budget 0.190000 ns (5,2) -> (5,3)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  7.9  Source core.alu._z0_T_1_SB_LUT4_O_1_LC.COUT
Info:  0.0  7.9    Net core.alu._z0_T_1_SB_LUT4_O_I3[9] budget 0.000000 ns (5,3) -> (5,3)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.0  Source core.alu._z0_T_1_SB_LUT4_O_LC.COUT
Info:  0.0  8.0    Net core.alu._z0_T_1_SB_LUT4_O_I3[10] budget 0.000000 ns (5,3) -> (5,3)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.1  Source core.alu._z0_T_1_SB_LUT4_O_14_LC.COUT
Info:  0.0  8.1    Net core.alu._z0_T_1_SB_LUT4_O_I3[11] budget 0.000000 ns (5,3) -> (5,3)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.3  Source core.alu._z0_T_1_SB_LUT4_O_13_LC.COUT
Info:  0.0  8.3    Net core.alu._z0_T_1_SB_LUT4_O_I3[12] budget 0.000000 ns (5,3) -> (5,3)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.1  8.4  Source core.alu._z0_T_1_SB_LUT4_O_12_LC.COUT
Info:  0.3  8.7    Net core.alu._z0_T_1_SB_LUT4_O_I3[13] budget 0.260000 ns (5,3) -> (5,3)
Info:                Sink core.alu._z0_T_1_SB_LUT4_O_11_LC.I3
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.25-79.32
Info:                  ../Top.v:247.7-259.4
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  9.0  Source core.alu._z0_T_1_SB_LUT4_O_11_LC.O
Info:  1.7 10.7    Net core.alu._z0_T_1[13] budget 0.515000 ns (5,3) -> (6,11)
Info:                Sink core.alu.y1_SB_LUT4_O_1_I2_SB_LUT4_I1_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  ../Top.v:1418.8-1427.4
Info:                  ../Top.v:79.15-79.22
Info:                  ../Top.v:247.7-259.4
Info:  0.4 11.1  Source core.alu.y1_SB_LUT4_O_1_I2_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:  0.6 11.7    Net core.alu.y1_SB_LUT4_O_1_I2_SB_LUT4_I1_I3[3] budget 0.515000 ns (6,11) -> (6,11)
Info:                Sink core.alu.y1_SB_LUT4_O_1_I2_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 12.0  Source core.alu.y1_SB_LUT4_O_1_I2_SB_LUT4_I1_LC.O
Info:  0.6 12.6    Net core.alu.y1_SB_LUT4_O_I2_SB_LUT4_I1_O[3] budget 0.515000 ns (6,11) -> (6,11)
Info:                Sink core.alu.y1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 12.9  Source core.alu.y1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I2_LC.O
Info:  0.6 13.5    Net core.alu.out_SB_LUT4_O_14_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2] budget 0.515000 ns (6,11) -> (6,10)
Info:                Sink core.alu.out_SB_LUT4_O_14_I2_SB_LUT4_I1_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4 13.8  Source core.alu.out_SB_LUT4_O_14_I2_SB_LUT4_I1_O_SB_LUT4_O_LC.O
Info:  1.3 15.2    Net core.alu.out_SB_LUT4_O_14_I2_SB_LUT4_I1_O[3] budget 0.257000 ns (6,10) -> (7,5)
Info:                Sink core.alu.out_SB_LUT4_O_14_I2_SB_LUT4_I1_O_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 15.5  Source core.alu.out_SB_LUT4_O_14_I2_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  0.6 16.1    Net core.alu.out_SB_LUT4_O_14_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2] budget 0.257000 ns (7,5) -> (8,5)
Info:                Sink core.alu.out_SB_LUT4_O_14_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 16.4  Source core.alu.out_SB_LUT4_O_14_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  0.6 17.0    Net core.alu.out_SB_LUT4_O_14_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3] budget 0.257000 ns (8,5) -> (9,4)
Info:                Sink mmio.rom.mem.0.0.0_RADDR_7_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3 17.3  Source mmio.rom.mem.0.0.0_RADDR_7_SB_LUT4_O_LC.O
Info:  2.0 19.3    Net mmio.rom.mem.0.0.0_RADDR_7 budget 0.257000 ns (9,4) -> (3,9)
Info:                Sink mmio.rom.mem.4.0.0_RAM.RADDR_3
Info:  0.1 19.4  Setup mmio.rom.mem.4.0.0_RAM.RADDR_3
Info: 6.5 ns logic, 12.8 ns routing

Info: Critical path report for clock 'clock$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source div2Clk_SB_DFFSR_Q_D_SB_LUT4_O_LC.O
Info:  0.6  1.1    Net core_clock budget 9.125000 ns (7,16) -> (7,16)
Info:                Sink div2Clk_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../Top.v:1397.9-1397.19
Info:  0.3  1.5  Setup div2Clk_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info: 0.9 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clock$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source reset$sb_io.D_IN_0
Info:  1.4  1.4    Net reset$SB_IO_IN budget 4.642000 ns (10,0) -> (13,9)
Info:                Sink $gbuf_reset$SB_IO_IN_$glb_sr.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:                Defined in:
Info:                  ../Top.v:1374.16-1374.21
Info:  0.6  2.0  Source $gbuf_reset$SB_IO_IN_$glb_sr.GLOBAL_BUFFER_OUTPUT
Info:  0.5  2.5    Net reset$SB_IO_IN_$glb_sr budget 4.641000 ns (13,9) -> (7,16)
Info:                Sink div2Clk_SB_DFFSR_Q_D_SB_LUT4_O_LC.SR
Info:  0.1  2.6  Setup div2Clk_SB_DFFSR_Q_D_SB_LUT4_O_LC.SR
Info: 0.7 ns logic, 1.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge core_clock_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source io_cts$sb_io.D_IN_0
Info:  1.3  1.3    Net io_cts$SB_IO_IN budget 4.708000 ns (0,13) -> (4,11)
Info:                Sink io_cts_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../Top.v:1405.9-1405.20
Info:  0.3  1.6  Source io_cts_SB_LUT4_I3_LC.O
Info:  0.9  2.5    Net io_cts_SB_LUT4_I3_O[2] budget 4.707000 ns (4,11) -> (2,11)
Info:                Sink io_cts_SB_LUT4_I3_O_SB_LUT4_I0_LC.I2
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  2.9  Source io_cts_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  0.6  3.5    Net io_cts_SB_LUT4_I3_O_SB_LUT4_I0_O[2] budget 3.537000 ns (2,11) -> (2,11)
Info:                Sink io_tx_SB_DFFESS_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.8  Source io_tx_SB_DFFESS_Q_E_SB_LUT4_O_LC.O
Info:  1.8  5.7    Net io_tx_SB_DFFESS_Q_E budget 3.537000 ns (2,11) -> (2,11)
Info:                Sink mmio.usbUart.tx.txData_SB_DFFESS_Q_6_D_SB_LUT4_O_LC.CEN
Info:  0.1  5.8  Setup mmio.usbUart.tx.txData_SB_DFFESS_Q_6_D_SB_LUT4_O_LC.CEN
Info: 1.2 ns logic, 4.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'negedge core_clock_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source reset$sb_io.D_IN_0
Info:  1.3  1.3    Net reset$SB_IO_IN budget 1.112000 ns (10,0) -> (6,3)
Info:                Sink mmio.ram.mem.0.0.0_RADDR_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  ../Top.v:1374.16-1374.21
Info:  0.3  1.6  Source mmio.ram.mem.0.0.0_RADDR_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6  2.2    Net mmio.ram.mem.0.0.0_RADDR_SB_LUT4_O_I3_SB_LUT4_O_I3[1] budget 1.112000 ns (6,3) -> (6,3)
Info:                Sink mmio.ram.mem.0.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  2.5  Source mmio.ram.mem.0.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.3  3.8    Net mmio.ram.mem.0.0.0_RADDR_2_SB_LUT4_O_I3[1] budget 0.311000 ns (6,3) -> (8,4)
Info:                Sink mmio.ram.mem.0.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_I1_1_LC.I1
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.2  Source mmio.ram.mem.0.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_I1_1_LC.O
Info:  0.6  4.8    Net mmio.ram.mem.0.0.0_RADDR_1_SB_LUT4_O_I3[2] budget 0.311000 ns (8,4) -> (8,4)
Info:                Sink mmio.ram.mem.0.0.0_RADDR_4_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  5.1  Source mmio.ram.mem.0.0.0_RADDR_4_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  0.6  5.7    Net mmio.ram.mem.0.0.0_RADDR_4_SB_LUT4_O_I3_SB_LUT4_I2_O[3] budget 0.311000 ns (8,4) -> (8,4)
Info:                Sink mmio.ram.mem.1.0.0_RDATA_SB_DFFNSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  6.0  Source mmio.ram.mem.1.0.0_RDATA_SB_DFFNSR_Q_R_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  6.6    Net mmio.ram.mem.1.0.0_RDATA_SB_DFFNSR_Q_R_SB_LUT4_O_I0[1] budget 0.283000 ns (8,4) -> (7,3)
Info:                Sink mmio.ram.mem.1.0.0_RDATA_SB_DFFNSR_Q_R_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/kaduv/.apio/packages/tools-oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  7.0  Source mmio.ram.mem.1.0.0_RDATA_SB_DFFNSR_Q_R_SB_LUT4_O_LC.O
Info:  1.7  8.7    Net mmio.ram.mem.1.0.0_RDATA_SB_DFFNSR_Q_R budget 0.283000 ns (7,3) -> (7,3)
Info:                Sink mmio.ram.mem.1.0.0_RDATA_SB_DFFNSR_Q_DFFLC.SR
Info:  0.1  8.8  Setup mmio.ram.mem.1.0.0_RDATA_SB_DFFNSR_Q_DFFLC.SR
Info: 2.2 ns logic, 6.6 ns routing

Info: Critical path report for cross-domain path 'posedge core_clock_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source mmio.led7seg.seg2_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.O
Info:  1.3  1.8    Net mmio.led7seg.seg2[5] budget 41.196999 ns (4,5) -> (2,5)
Info:                Sink io_outLED7Seg_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  ../Top.v:1428.8-1449.4
Info:                  ../Top.v:1110.13-1110.17
Info:                  ../Top.v:1320.11-1328.4
Info:  0.4  2.2  Source io_outLED7Seg_SB_LUT4_O_1_LC.O
Info:  1.7  3.8    Net io_outLED7Seg[5]$SB_IO_OUT budget 41.196999 ns (2,5) -> (0,8)
Info:                Sink io_outLED7Seg[5]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../Top.v:1414.14-1414.32
Info: 0.9 ns logic, 2.9 ns routing

ERROR: Max frequency for clock     'core_clock_$glb_clk': 25.83 MHz (FAIL at 50.00 MHz)
Info: Max frequency for clock 'clock$SB_IO_IN_$glb_clk': 683.53 MHz (PASS at 100.00 MHz)

Info: Max delay <async>                     -> posedge clock$SB_IO_IN_$glb_clk: 2.59 ns
Info: Max delay <async>                     -> posedge core_clock_$glb_clk    : 5.78 ns
Info: Max delay <async>                     -> negedge core_clock_$glb_clk    : 8.81 ns
Info: Max delay posedge core_clock_$glb_clk -> <async>                        : 3.84 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ -9358,  -4806) |***********+
Info: [ -4806,   -254) |********************+
Info: [  -254,   4298) |**********+
Info: [  4298,   8850) |****************************+
Info: [  8850,  13402) |******+
Info: [ 13402,  17954) |************************************************************ 
Info: [ 17954,  22506) |*******************+
Info: [ 22506,  27058) | 
Info: [ 27058,  31610) | 
Info: [ 31610,  36162) | 
Info: [ 36162,  40714) | 
Info: [ 40714,  45266) | 
Info: [ 45266,  49818) | 
Info: [ 49818,  54370) | 
Info: [ 54370,  58922) | 
Info: [ 58922,  63474) | 
Info: [ 63474,  68026) | 
Info: [ 68026,  72578) | 
Info: [ 72578,  77130) | 
Info: [ 77130,  81682) |*+
0 warnings, 1 error

Info: Program finished normally.
make: *** [Makefile:28: time] Error 1
