#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Apr 24 19:25:14 2022
# Process ID: 23816
# Current directory: E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12108 E:\CMPEN 331 Vivado Lab\331_Lab5\331_lab5_yubo\331_lab5_yubo.xpr
# Log file: E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/vivado.log
# Journal file: E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/ALUMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUMux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/EXEMEM_Pipeline_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXEMEM_Pipeline_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IDEXE_Pipeline_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXE_Pipeline_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_IDEXE_Module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ealuc' is not allowed [E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ealuimm' is not allowed [E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wdestReg' is not allowed [E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wwreg' is not allowed [E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:34]
INFO: [VRFC 10-2458] undeclared symbol regDst, assumed default net type wire [E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:43]
INFO: [VRFC 10-2458] undeclared symbol eimm, assumed default net type wire [E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:49]
INFO: [VRFC 10-2458] undeclared symbol mreg, assumed default net type wire [E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IFID_Pipeline_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID_Pipeline_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/MEMWB_Pipeline_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB_Pipeline_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/Pc_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/imm_Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/regDst_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regDst_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/wbMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wbMux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2458] undeclared symbol eewmem, assumed default net type wire [E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sim_1/new/testbench.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.sim/sim_1/behav/xsim'
"xelab -wto c244d4503a424404b28eabf2c55b13a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c244d4503a424404b28eabf2c55b13a4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'eimm' [E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.srcs/sources_1/new/IFID_IDEXE_Module.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.Pc_Adder
Compiling module xil_defaultlib.IFID_Pipeline_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.regDst_mux
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.imm_Extender
Compiling module xil_defaultlib.IDEXE_Pipeline_Register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUMux
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.EXEMEM_Pipeline_Register
Compiling module xil_defaultlib.MEMWB_Pipeline_Register
Compiling module xil_defaultlib.wbMux
Compiling module xil_defaultlib.IFID_IDEXE_Module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 828.359 ; gain = 19.457
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.runs/synth_1

launch_runs synth_1 -jobs 6
[Sun Apr 24 19:28:53 2022] Launched synth_1...
Run output will be captured here: E:/CMPEN 331 Vivado Lab/331_Lab5/331_lab5_yubo/331_lab5_yubo.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1268.766 ; gain = 437.297
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
