VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
choice[2:0] input std_input
clk input std_input
coin[1:0] input std_input
reset input std_input
