{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608224369830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608224369831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 17:59:29 2020 " "Processing started: Thu Dec 17 17:59:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608224369831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224369831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rx -c rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off rx -c rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224369831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608224370070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608224370070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register_8bit-arch " "Found design unit 1: shift_register_8bit-arch" {  } { { "../../general_components/shift_register/vhd/shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378029 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register_8bit " "Found entity 1: shift_register_8bit" {  } { { "../../general_components/shift_register/vhd/shift_register_8bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/shift_register/vhd/shift_register_8bit.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_nbit-arch " "Found design unit 1: counter_nbit-arch" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378029 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_nbit " "Found entity 1: counter_nbit" {  } { { "../../general_components/counter/counter_nbit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/general_components/counter/counter_nbit.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 voter_3bit-arch " "Found design unit 1: voter_3bit-arch" {  } { { "../components/voter/voter_3bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378030 ""} { "Info" "ISGN_ENTITY_NAME" "1 voter_3bit " "Found entity 1: voter_3bit" {  } { { "../components/voter/voter_3bit.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/voter/voter_3bit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/stop_det/stop_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/stop_det/stop_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop_detector-arch " "Found design unit 1: stop_detector-arch" {  } { { "../components/stop_det/stop_detector.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/stop_det/stop_detector.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378030 ""} { "Info" "ISGN_ENTITY_NAME" "1 stop_detector " "Found entity 1: stop_detector" {  } { { "../components/stop_det/stop_detector.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/stop_det/stop_detector.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/start_det/start_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/start_det/start_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start_detector-arch " "Found design unit 1: start_detector-arch" {  } { { "../components/start_det/start_detector.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/start_det/start_detector.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378031 ""} { "Info" "ISGN_ENTITY_NAME" "1 start_detector " "Found entity 1: start_detector" {  } { { "../components/start_det/start_detector.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/components/start_det/start_detector.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_dp-str " "Found design unit 1: rx_dp-str" {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378032 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_dp " "Found entity 1: rx_dp" {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_cu-str " "Found design unit 1: rx_cu-str" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378032 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_cu " "Found entity 1: rx_cu" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-str " "Found design unit 1: rx-str" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378033 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608224378033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rx " "Elaborating entity \"rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608224378077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_error rx.vhd(47) " "Verilog HDL or VHDL warning at rx.vhd(47): object \"flag_error\" assigned a value but never read" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608224378078 "|rx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "voter_en rx.vhd(52) " "VHDL Signal Declaration warning at rx.vhd(52): used implicit default value for signal \"voter_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608224378078 "|rx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld_en_samples rx.vhd(55) " "VHDL Signal Declaration warning at rx.vhd(55): used implicit default value for signal \"ld_en_samples\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608224378078 "|rx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld_en_data rx.vhd(56) " "VHDL Signal Declaration warning at rx.vhd(56): used implicit default value for signal \"ld_en_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608224378078 "|rx"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "count_en_rxfull rx.vhd(62) " "VHDL Signal Declaration warning at rx.vhd(62): used implicit default value for signal \"count_en_rxfull\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608224378078 "|rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dp rx_dp:datapath " "Elaborating entity \"rx_dp\" for hierarchy \"rx_dp:datapath\"" {  } { { "../vhd/rx.vhd" "datapath" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608224378078 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_c_shift rx_dp.vhd(63) " "VHDL Signal Declaration warning at rx_dp.vhd(63): used implicit default value for signal \"d_c_shift\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608224378079 "|rx|rx_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_c_rxfull rx_dp.vhd(64) " "VHDL Signal Declaration warning at rx_dp.vhd(64): used implicit default value for signal \"d_c_rxfull\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608224378079 "|rx|rx_dp:datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_c_rxfull rx_dp.vhd(66) " "Verilog HDL or VHDL warning at rx_dp.vhd(66): object \"q_c_rxfull\" assigned a value but never read" {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608224378079 "|rx|rx_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld rx_dp.vhd(67) " "VHDL Signal Declaration warning at rx_dp.vhd(67): used implicit default value for signal \"ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608224378079 "|rx|rx_dp:datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_out rx_dp.vhd(69) " "Verilog HDL or VHDL warning at rx_dp.vhd(69): object \"s_out\" assigned a value but never read" {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608224378079 "|rx|rx_dp:datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "p_in rx_dp.vhd(70) " "VHDL Signal Declaration warning at rx_dp.vhd(70): used implicit default value for signal \"p_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhd/rx_dp.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608224378079 "|rx|rx_dp:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "voter_3bit rx_dp:datapath\|voter_3bit:voter " "Elaborating entity \"voter_3bit\" for hierarchy \"rx_dp:datapath\|voter_3bit:voter\"" {  } { { "../vhd/rx_dp.vhd" "voter" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608224378080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_detector rx_dp:datapath\|start_detector:start_det " "Elaborating entity \"start_detector\" for hierarchy \"rx_dp:datapath\|start_detector:start_det\"" {  } { { "../vhd/rx_dp.vhd" "start_det" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608224378081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_detector rx_dp:datapath\|stop_detector:stop_det " "Elaborating entity \"stop_detector\" for hierarchy \"rx_dp:datapath\|stop_detector:stop_det\"" {  } { { "../vhd/rx_dp.vhd" "stop_det" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608224378081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_8bit rx_dp:datapath\|shift_register_8bit:shift_reg_samples " "Elaborating entity \"shift_register_8bit\" for hierarchy \"rx_dp:datapath\|shift_register_8bit:shift_reg_samples\"" {  } { { "../vhd/rx_dp.vhd" "shift_reg_samples" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608224378082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nbit rx_dp:datapath\|counter_nbit:counter_shift " "Elaborating entity \"counter_nbit\" for hierarchy \"rx_dp:datapath\|counter_nbit:counter_shift\"" {  } { { "../vhd/rx_dp.vhd" "counter_shift" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608224378083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_nbit rx_dp:datapath\|counter_nbit:counter_rxfull " "Elaborating entity \"counter_nbit\" for hierarchy \"rx_dp:datapath\|counter_nbit:counter_rxfull\"" {  } { { "../vhd/rx_dp.vhd" "counter_rxfull" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_dp.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608224378084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cu rx_cu:control_unit " "Elaborating entity \"rx_cu\" for hierarchy \"rx_cu:control_unit\"" {  } { { "../vhd/rx.vhd" "control_unit" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608224378085 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_en_tmp rx_cu.vhd(144) " "VHDL Process Statement warning at rx_cu.vhd(144): inferring latch(es) for signal or variable \"start_en_tmp\", which holds its previous value in one or more paths through the process" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608224378087 "|rx|rx_cu:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stop_en_tmp rx_cu.vhd(144) " "VHDL Process Statement warning at rx_cu.vhd(144): inferring latch(es) for signal or variable \"stop_en_tmp\", which holds its previous value in one or more paths through the process" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608224378087 "|rx|rx_cu:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clr_start rx_cu.vhd(144) " "VHDL Process Statement warning at rx_cu.vhd(144): inferring latch(es) for signal or variable \"clr_start\", which holds its previous value in one or more paths through the process" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1608224378087 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clr_start rx_cu.vhd(144) " "Inferred latch for \"clr_start\" at rx_cu.vhd(144)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378087 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_en_tmp rx_cu.vhd(144) " "Inferred latch for \"stop_en_tmp\" at rx_cu.vhd(144)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378088 "|rx|rx_cu:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_en_tmp rx_cu.vhd(144) " "Inferred latch for \"start_en_tmp\" at rx_cu.vhd(144)" {  } { { "../vhd/rx_cu.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx_cu.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378088 "|rx|rx_cu:control_unit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Pout\[0\] GND " "Pin \"Pout\[0\]\" is stuck at GND" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608224378553 "|rx|Pout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Pout\[1\] GND " "Pin \"Pout\[1\]\" is stuck at GND" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608224378553 "|rx|Pout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Pout\[2\] GND " "Pin \"Pout\[2\]\" is stuck at GND" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608224378553 "|rx|Pout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Pout\[3\] GND " "Pin \"Pout\[3\]\" is stuck at GND" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608224378553 "|rx|Pout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Pout\[4\] GND " "Pin \"Pout\[4\]\" is stuck at GND" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608224378553 "|rx|Pout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Pout\[5\] GND " "Pin \"Pout\[5\]\" is stuck at GND" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608224378553 "|rx|Pout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Pout\[6\] GND " "Pin \"Pout\[6\]\" is stuck at GND" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608224378553 "|rx|Pout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Pout\[7\] GND " "Pin \"Pout\[7\]\" is stuck at GND" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608224378553 "|rx|Pout[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608224378553 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608224378555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608224378636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608224378636 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608224378668 "|rx|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608224378668 "|rx|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rxd " "No output dependent on input pin \"rxd\"" {  } { { "../vhd/rx.vhd" "" { Text "/home/wackoz/github/SDI_20_21/labsRR/UART/rx/vhd/rx.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608224378668 "|rx|rxd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608224378668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608224378668 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608224378668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608224378668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608224378676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 17:59:38 2020 " "Processing ended: Thu Dec 17 17:59:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608224378676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608224378676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608224378676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608224378676 ""}
