# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Project2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/SignExtension.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SignExtension
# 
# Top level modules:
# 	SignExtension
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/DPRF.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DPRF
# 
# Top level modules:
# 	DPRF
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Project2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/SevenSeg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SevenSeg
# 
# Top level modules:
# 	SevenSeg
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/PLL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/Controller.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/instmemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstMemory
# 
# Top level modules:
# 	InstMemory
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs {C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/alu_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  alu_testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps alu_testbench 
# Loading work.alu_testbench
# Loading work.ALU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 100000	Opsel: 00	A:         20	B:         17	Expected:          37	Out:          37
# 300000	Opsel: 01	A:         20	B:         17	Expected:           3	Out:           3
# 500000	Opsel: 03	A:         20	B:         17	Expected:          21	Out:           3
# 700000	Opsel: 04	A:         20	B:         17	Expected:           5	Out:          16
# 900000	Opsel: 05	A:         20	B:         17	Expected:         -17	Out:          21
# 1100000	Opsel: 06	A:         20	B:         17	Expected:         -22	Out:           5
# 1300000	Opsel: 07	A:         20	B:         17	Expected:          -6	Out:           5
# 1500000	Opsel: 08	A:         20	B:         17	Expected:     1179642	Out:           5
# 1700000	Opsel: 10	A:         20	B:         17	Expected:           0	Out:           0
# 1900000	Opsel: 11	A:         20	B:         17	Expected:           0	Out:           0
# 2100000	Opsel: 11	A:         20	B:         20	Expected:           1	Out:           1
# 2300000	Opsel: 12	A:         20	B:         20	Expected:           0	Out:           0
# 2500000	Opsel: 12	A:         20	B:         17	Expected:           0	Out:           0
# 2700000	Opsel: 12	A:         20	B:         21	Expected:           1	Out:           1
# 2900000	Opsel: 12	A: 4294967275	B:         21	Expected:           1	Out:           1
# 3100000	Opsel: 13	A: 4294967275	B:         21	Expected:           1	Out:           1
# 3300000	Opsel: 13	A:         21	B:         21	Expected:           1	Out:           1
# 3500000	Opsel: 13	A:         22	B:         21	Expected:           0	Out:           0
# 3700000	Opsel: 15	A:         22	B:         21	Expected:           0	Out:           0
# 3900000	Opsel: 16	A:         22	B:         21	Expected:           0	Out:           0
# ** Note: $finish    : C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/alu_testbench.v(114)
#    Time: 4100 ns  Iteration: 0  Instance: /alu_testbench
# 1
# Break in Module alu_testbench at C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/alu_testbench.v line 114
# Simulation Breakpoint: 1
# Break in Module alu_testbench at C:/Users/Fawks/Documents/cs3220/Project2/SCProcLukeStubbs/alu_testbench.v line 114
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 26
