{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510895263580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510895263580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 00:07:43 2017 " "Processing started: Fri Nov 17 00:07:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510895263580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510895263580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g21_lab4 -c g21_lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g21_lab4 -c g21_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510895263580 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510895263940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_rules-game_rules " "Found design unit 1: g21_rules-game_rules" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895264393 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_rules " "Found entity 1: g21_rules" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895264393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895264393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_modulo_13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_modulo_13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_Modulo_13 " "Found entity 1: g21_Modulo_13" {  } { { "g21_Modulo_13.bdf" "" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_Modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895264393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895264393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_7_segment_decoder-g21_7_segment_decoder_arch " "Found design unit 1: g21_7_segment_decoder-g21_7_segment_decoder_arch" {  } { { "g21_7_segment_decoder.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_7_segment_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895264393 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_7_segment_decoder " "Found entity 1: g21_7_segment_decoder" {  } { { "g21_7_segment_decoder.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895264393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895264393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_6-SYN " "Found design unit 1: adder_6-SYN" {  } { { "adder_6.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/adder_6.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895264409 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_6 " "Found entity 1: adder_6" {  } { { "adder_6.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/adder_6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895264409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895264409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_1bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_1bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_1bitAdder " "Found entity 1: g21_1bitAdder" {  } { { "g21_1bitAdder.bdf" "" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_1bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895264409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895264409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_adder " "Found entity 1: g21_adder" {  } { { "g21_adder.bdf" "" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510895264409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510895264409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g21_rules " "Elaborating entity \"g21_rules\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510895264440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "suit_top g21_rules.vhd(25) " "Verilog HDL or VHDL warning at g21_rules.vhd(25): object \"suit_top\" assigned a value but never read" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace_in_hand g21_rules.vhd(70) " "VHDL Process Statement warning at g21_rules.vhd(70): signal \"ace_in_hand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ten_int g21_rules.vhd(71) " "VHDL Process Statement warning at g21_rules.vhd(71): signal \"ten_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace_in_hand g21_rules.vhd(73) " "VHDL Process Statement warning at g21_rules.vhd(73): signal \"ace_in_hand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace_in_hand g21_rules.vhd(83) " "VHDL Process Statement warning at g21_rules.vhd(83): signal \"ace_in_hand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ten_int g21_rules.vhd(84) " "VHDL Process Statement warning at g21_rules.vhd(84): signal \"ten_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ace_in_hand g21_rules.vhd(86) " "VHDL Process Statement warning at g21_rules.vhd(86): signal \"ace_in_hand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_ace g21_rules.vhd(108) " "VHDL Process Statement warning at g21_rules.vhd(108): signal \"new_ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_ace g21_rules.vhd(111) " "VHDL Process Statement warning at g21_rules.vhd(111): signal \"new_ace\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "top_val g21_rules.vhd(64) " "VHDL Process Statement warning at g21_rules.vhd(64): inferring latch(es) for signal or variable \"top_val\", which holds its previous value in one or more paths through the process" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "try_add g21_rules.vhd(64) " "VHDL Process Statement warning at g21_rules.vhd(64): inferring latch(es) for signal or variable \"try_add\", which holds its previous value in one or more paths through the process" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "total_value_temp g21_rules.vhd(64) " "VHDL Process Statement warning at g21_rules.vhd(64): inferring latch(es) for signal or variable \"total_value_temp\", which holds its previous value in one or more paths through the process" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_ace g21_rules.vhd(64) " "VHDL Process Statement warning at g21_rules.vhd(64): inferring latch(es) for signal or variable \"new_ace\", which holds its previous value in one or more paths through the process" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fake_add g21_rules.vhd(64) " "VHDL Process Statement warning at g21_rules.vhd(64): inferring latch(es) for signal or variable \"fake_add\", which holds its previous value in one or more paths through the process" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fake_add\[0\] g21_rules.vhd(64) " "Inferred latch for \"fake_add\[0\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fake_add\[1\] g21_rules.vhd(64) " "Inferred latch for \"fake_add\[1\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fake_add\[2\] g21_rules.vhd(64) " "Inferred latch for \"fake_add\[2\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fake_add\[3\] g21_rules.vhd(64) " "Inferred latch for \"fake_add\[3\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fake_add\[4\] g21_rules.vhd(64) " "Inferred latch for \"fake_add\[4\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_ace g21_rules.vhd(64) " "Inferred latch for \"new_ace\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_value_temp\[0\] g21_rules.vhd(64) " "Inferred latch for \"total_value_temp\[0\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_value_temp\[1\] g21_rules.vhd(64) " "Inferred latch for \"total_value_temp\[1\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_value_temp\[2\] g21_rules.vhd(64) " "Inferred latch for \"total_value_temp\[2\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_value_temp\[3\] g21_rules.vhd(64) " "Inferred latch for \"total_value_temp\[3\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total_value_temp\[4\] g21_rules.vhd(64) " "Inferred latch for \"total_value_temp\[4\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "try_add\[0\] g21_rules.vhd(64) " "Inferred latch for \"try_add\[0\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "try_add\[1\] g21_rules.vhd(64) " "Inferred latch for \"try_add\[1\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "try_add\[2\] g21_rules.vhd(64) " "Inferred latch for \"try_add\[2\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "try_add\[3\] g21_rules.vhd(64) " "Inferred latch for \"try_add\[3\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "try_add\[4\] g21_rules.vhd(64) " "Inferred latch for \"try_add\[4\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[0\] g21_rules.vhd(64) " "Inferred latch for \"top_val\[0\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[1\] g21_rules.vhd(64) " "Inferred latch for \"top_val\[1\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[2\] g21_rules.vhd(64) " "Inferred latch for \"top_val\[2\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "top_val\[3\] g21_rules.vhd(64) " "Inferred latch for \"top_val\[3\]\" at g21_rules.vhd(64)" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510895264455 "|g21_rules"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g21_Modulo_13 g21_Modulo_13:modulo_top " "Elaborating entity \"g21_Modulo_13\" for hierarchy \"g21_Modulo_13:modulo_top\"" {  } { { "g21_rules.vhd" "modulo_top" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510895264455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g21_adder g21_Modulo_13:modulo_top\|g21_adder:inst1 " "Elaborating entity \"g21_adder\" for hierarchy \"g21_Modulo_13:modulo_top\|g21_adder:inst1\"" {  } { { "g21_Modulo_13.bdf" "inst1" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_Modulo_13.bdf" { { 80 382 534 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510895264455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g21_1bitAdder g21_Modulo_13:modulo_top\|g21_adder:inst1\|g21_1bitAdder:inst30 " "Elaborating entity \"g21_1bitAdder\" for hierarchy \"g21_Modulo_13:modulo_top\|g21_adder:inst1\|g21_1bitAdder:inst30\"" {  } { { "g21_adder.bdf" "inst30" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_adder.bdf" { { 912 600 696 1008 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510895264455 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "new_ace " "LATCH primitive \"new_ace\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895264784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[3\] " "LATCH primitive \"top_val\[3\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895264784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[2\] " "LATCH primitive \"top_val\[2\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895264784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[1\] " "LATCH primitive \"top_val\[1\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895264784 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "top_val\[0\] " "LATCH primitive \"top_val\[0\]\" is permanently enabled" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510895264784 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "total_value_temp\[4\] " "Latch total_value_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA try_add\[4\] " "Ports D and ENA on the latch are fed by the same signal try_add\[4\]" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510895265002 ""}  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510895265002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "total_value_temp\[3\] " "Latch total_value_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA try_add\[3\] " "Ports D and ENA on the latch are fed by the same signal try_add\[3\]" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510895265002 ""}  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510895265002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "total_value_temp\[1\] " "Latch total_value_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA try_add\[1\] " "Ports D and ENA on the latch are fed by the same signal try_add\[1\]" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510895265002 ""}  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510895265002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "total_value_temp\[2\] " "Latch total_value_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA try_add\[2\] " "Ports D and ENA on the latch are fed by the same signal try_add\[2\]" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510895265002 ""}  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510895265002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "total_value_temp\[0\] " "Latch total_value_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA g21_Modulo_13:modulo_top\|g21_adder:inst5\|g21_1bitAdder:inst26\|inst13 " "Ports D and ENA on the latch are fed by the same signal g21_Modulo_13:modulo_top\|g21_adder:inst5\|g21_1bitAdder:inst26\|inst13" {  } { { "g21_1bitAdder.bdf" "" { Schematic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_1bitAdder.bdf" { { 192 600 664 240 "inst13" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510895265002 ""}  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510895265002 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510895265690 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510895265690 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510895265752 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510895265752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510895265752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510895265752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510895265799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 00:07:45 2017 " "Processing ended: Fri Nov 17 00:07:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510895265799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510895265799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510895265799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510895265799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510895266871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510895266871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 00:07:46 2017 " "Processing started: Fri Nov 17 00:07:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510895266871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510895266871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g21_lab4 -c g21_lab4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g21_lab4 -c g21_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510895266871 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510895266981 ""}
{ "Info" "0" "" "Project  = g21_lab4" {  } {  } 0 0 "Project  = g21_lab4" 0 0 "Fitter" 0 0 1510895266981 ""}
{ "Info" "0" "" "Revision = g21_lab4" {  } {  } 0 0 "Revision = g21_lab4" 0 0 "Fitter" 0 0 1510895266981 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1510895267059 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g21_lab4 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"g21_lab4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510895267074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510895267090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510895267090 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510895267168 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510895267184 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510895267590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510895267590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1510895267590 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1510895267590 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510895267590 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510895267590 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1510895267590 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1510895267590 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "legal_play " "Pin legal_play not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { legal_play } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { legal_play } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_value\[0\] " "Pin total_value\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { total_value[0] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { total_value[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_value\[1\] " "Pin total_value\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { total_value[1] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { total_value[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_value\[2\] " "Pin total_value\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { total_value[2] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { total_value[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_value\[3\] " "Pin total_value\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { total_value[3] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { total_value[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_value\[4\] " "Pin total_value\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { total_value[4] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { total_value[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "total_value\[5\] " "Pin total_value\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { total_value[5] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { total_value[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_to_play\[5\] " "Pin card_to_play\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_to_play[5] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_to_play[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[5\] " "Pin play_pile_top_card\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[5] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[4\] " "Pin play_pile_top_card\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[4] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[3\] " "Pin play_pile_top_card\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[3] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[2\] " "Pin play_pile_top_card\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[2] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[0\] " "Pin play_pile_top_card\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[0] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "play_pile_top_card\[1\] " "Pin play_pile_top_card\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { play_pile_top_card[1] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { play_pile_top_card[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_to_play\[4\] " "Pin card_to_play\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_to_play[4] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_to_play[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_to_play\[3\] " "Pin card_to_play\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_to_play[3] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_to_play[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_to_play\[2\] " "Pin card_to_play\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_to_play[2] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_to_play[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_to_play\[1\] " "Pin card_to_play\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_to_play[1] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_to_play[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "card_to_play\[0\] " "Pin card_to_play\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { card_to_play[0] } } } { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { card_to_play[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1510895267653 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1510895267653 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1510895267746 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g21_lab4.sdc " "Synopsys Design Constraints File file not found: 'g21_lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1510895267746 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1510895267746 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst1\|inst29\|inst13  from: datac  to: combout " "Cell: modulo_top\|inst1\|inst29\|inst13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst1\|inst30\|inst13  from: datac  to: combout " "Cell: modulo_top\|inst1\|inst30\|inst13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst13  from: dataa  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst13  from: datab  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst13  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: dataa  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: datab  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst25\|inst13~0  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst25\|inst13~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst25\|inst16~3  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst25\|inst16~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: dataa  to: combout " "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datab  to: combout " "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst\|inst23  from: datab  to: combout " "Cell: modulo_top\|inst5\|inst\|inst23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst\|inst23  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst\|inst23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~0  from: dataa  to: combout " "Cell: total_value_temp\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~0  from: datab  to: combout " "Cell: total_value_temp\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~1  from: datab  to: combout " "Cell: total_value_temp\[4\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~1  from: datac  to: combout " "Cell: total_value_temp\[4\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895267746 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1510895267746 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1510895267746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "total_value_temp\[4\]~4  " "Automatically promoted node total_value_temp\[4\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510895267762 ""}  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { total_value_temp[4]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510895267762 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "total_value_temp\[4\]~1  " "Automatically promoted node total_value_temp\[4\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1510895267762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_val\[3\]~1 " "Destination node top_val\[3\]~1" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_val[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510895267762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_val\[1\]~3 " "Destination node top_val\[1\]~3" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_val[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510895267762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "total_value_temp\[4\]~4 " "Destination node total_value_temp\[4\]~4" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { total_value_temp[4]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510895267762 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "total_value_temp\[0\]~10 " "Destination node total_value_temp\[0\]~10" {  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { total_value_temp[0]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1510895267762 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1510895267762 ""}  } { { "g21_rules.vhd" "" { Text "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/g21_rules.vhd" 64 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { total_value_temp[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1510895267762 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510895267809 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510895267809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1510895267809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510895267809 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510895267809 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510895267809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510895267809 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510895267809 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510895267809 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1510895267809 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510895267809 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 12 7 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 12 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1510895267824 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1510895267824 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1510895267824 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510895267824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510895267824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510895267824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510895267824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510895267824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510895267824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510895267824 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1510895267824 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1510895267824 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1510895267824 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510895267840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510895268700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510895268778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510895268778 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510895269356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510895269356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510895269403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1510895270512 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510895270512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510895270887 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1510895270887 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510895270887 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.78 " "Total time spent on timing analysis during the Fitter is 0.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1510895270903 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510895270903 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "legal_play 0 " "Pin \"legal_play\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510895270903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_value\[0\] 0 " "Pin \"total_value\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510895270903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_value\[1\] 0 " "Pin \"total_value\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510895270903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_value\[2\] 0 " "Pin \"total_value\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510895270903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_value\[3\] 0 " "Pin \"total_value\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510895270903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_value\[4\] 0 " "Pin \"total_value\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510895270903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "total_value\[5\] 0 " "Pin \"total_value\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1510895270903 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1510895270903 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510895270981 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510895270997 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510895271075 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510895271262 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1510895271309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bitta/Documents/GitHub/DSD/Lab 4/output_files/g21_lab4.fit.smsg " "Generated suppressed messages file C:/Users/bitta/Documents/GitHub/DSD/Lab 4/output_files/g21_lab4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1510895271387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510895271591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 00:07:51 2017 " "Processing ended: Fri Nov 17 00:07:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510895271591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510895271591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510895271591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510895271591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510895272482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510895272482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 00:07:52 2017 " "Processing started: Fri Nov 17 00:07:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510895272482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510895272482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g21_lab4 -c g21_lab4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off g21_lab4 -c g21_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510895272482 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1510895273315 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510895273362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510895273815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 00:07:53 2017 " "Processing ended: Fri Nov 17 00:07:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510895273815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510895273815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510895273815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510895273815 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1510895274409 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1510895274878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510895274878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 00:07:54 2017 " "Processing started: Fri Nov 17 00:07:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510895274878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510895274878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g21_lab4 -c g21_lab4 " "Command: quartus_sta g21_lab4 -c g21_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510895274878 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1510895274987 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510895275143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1510895275174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1510895275174 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "TimeQuest Timing Analyzer is analyzing 14 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1510895275237 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g21_lab4.sdc " "Synopsys Design Constraints File file not found: 'g21_lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1510895275268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name play_pile_top_card\[0\] play_pile_top_card\[0\] " "create_clock -period 1.000 -name play_pile_top_card\[0\] play_pile_top_card\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst1\|inst29\|inst13  from: datad  to: combout " "Cell: modulo_top\|inst1\|inst29\|inst13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst1\|inst30\|inst13  from: datad  to: combout " "Cell: modulo_top\|inst1\|inst30\|inst13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst13  from: datab  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst13  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst13  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst25\|inst13~0  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst25\|inst13~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst25\|inst16~3  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst25\|inst16~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datab  to: combout " "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst\|inst23  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst\|inst23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst\|inst23  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst\|inst23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~0  from: datab  to: combout " "Cell: total_value_temp\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~0  from: datad  to: combout " "Cell: total_value_temp\[4\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~1  from: dataa  to: combout " "Cell: total_value_temp\[4\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~1  from: datab  to: combout " "Cell: total_value_temp\[4\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275268 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1510895275268 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1510895275268 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1510895275284 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1510895275299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.948 " "Worst-case setup slack is -8.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.948       -75.860 play_pile_top_card\[0\]  " "   -8.948       -75.860 play_pile_top_card\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510895275299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.206 " "Worst-case hold slack is -3.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.206       -22.329 play_pile_top_card\[0\]  " "   -3.206       -22.329 play_pile_top_card\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510895275315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510895275315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510895275331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.625 " "Worst-case minimum pulse width slack is -2.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625      -273.603 play_pile_top_card\[0\]  " "   -2.625      -273.603 play_pile_top_card\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510895275331 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1510895275409 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1510895275409 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst1\|inst29\|inst13  from: datad  to: combout " "Cell: modulo_top\|inst1\|inst29\|inst13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst1\|inst30\|inst13  from: datad  to: combout " "Cell: modulo_top\|inst1\|inst30\|inst13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst13  from: datab  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst13  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst13  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst24\|inst16~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst25\|inst13~0  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst25\|inst13~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst25\|inst16~3  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst25\|inst16~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datab  to: combout " "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst26\|inst13~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst\|inst23  from: datac  to: combout " "Cell: modulo_top\|inst5\|inst\|inst23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: modulo_top\|inst5\|inst\|inst23  from: datad  to: combout " "Cell: modulo_top\|inst5\|inst\|inst23  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~0  from: datab  to: combout " "Cell: total_value_temp\[4\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~0  from: datad  to: combout " "Cell: total_value_temp\[4\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~1  from: dataa  to: combout " "Cell: total_value_temp\[4\]~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: total_value_temp\[4\]~1  from: datab  to: combout " "Cell: total_value_temp\[4\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1510895275424 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1510895275424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.374 " "Worst-case setup slack is -3.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.374       -25.202 play_pile_top_card\[0\]  " "   -3.374       -25.202 play_pile_top_card\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510895275424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.729 " "Worst-case hold slack is -1.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.729       -11.237 play_pile_top_card\[0\]  " "   -1.729       -11.237 play_pile_top_card\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510895275440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510895275440 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1510895275456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -42.346 play_pile_top_card\[0\]  " "   -1.222       -42.346 play_pile_top_card\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510895275471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510895275471 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1510895275549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1510895275581 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1510895275581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510895275690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 00:07:55 2017 " "Processing ended: Fri Nov 17 00:07:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510895275690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510895275690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510895275690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510895275690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510895276609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510895276609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 00:07:56 2017 " "Processing started: Fri Nov 17 00:07:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510895276609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510895276609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off g21_lab4 -c g21_lab4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off g21_lab4 -c g21_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510895276609 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "g21_lab4.vo\", \"g21_lab4_fast.vo g21_lab4_v.sdo g21_lab4_v_fast.sdo C:/Users/bitta/Documents/GitHub/DSD/Lab 4/simulation/modelsim/ simulation " "Generated files \"g21_lab4.vo\", \"g21_lab4_fast.vo\", \"g21_lab4_v.sdo\" and \"g21_lab4_v_fast.sdo\" in directory \"C:/Users/bitta/Documents/GitHub/DSD/Lab 4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1510895276969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "443 " "Peak virtual memory: 443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510895277047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 00:07:57 2017 " "Processing ended: Fri Nov 17 00:07:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510895277047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510895277047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510895277047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510895277047 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510895277672 ""}
