--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml controller.twx controller.ncd -o controller.twr
controller.pcf -ucf aluzdy.ucf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
INPUT<0>    |    1.463(R)|    0.054(R)|clk_BUFGP         |   0.000|
INPUT<1>    |    1.904(R)|   -0.298(R)|clk_BUFGP         |   0.000|
INPUT<11>   |    2.019(R)|   -0.389(R)|clk_BUFGP         |   0.000|
INPUT<12>   |    1.968(R)|   -0.348(R)|clk_BUFGP         |   0.000|
INPUT<13>   |    1.253(R)|    0.225(R)|clk_BUFGP         |   0.000|
INPUT<14>   |    1.299(R)|    0.188(R)|clk_BUFGP         |   0.000|
INPUT<15>   |    1.056(R)|    0.380(R)|clk_BUFGP         |   0.000|
rst         |    3.761(R)|   -1.560(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
stateCnt<0> |    9.235(R)|clk_BUFGP         |   0.000|
stateCnt<2> |    9.904(R)|clk_BUFGP         |   0.000|
stateCnt<3> |    9.793(R)|clk_BUFGP         |   0.000|
stateCnt<4> |    8.402(R)|clk_BUFGP         |   0.000|
stateCnt<5> |    8.532(R)|clk_BUFGP         |   0.000|
stateCnt<6> |    9.281(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock showCtrl to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
OUTPUT<2>   |   10.270(R)|showCtrl_BUFGP    |   0.000|
OUTPUT<6>   |   10.507(R)|showCtrl_BUFGP    |   0.000|
OUTPUT<7>   |    9.884(R)|showCtrl_BUFGP    |   0.000|
OUTPUT<11>  |   10.548(R)|showCtrl_BUFGP    |   0.000|
OUTPUT<13>  |   10.443(R)|showCtrl_BUFGP    |   0.000|
OUTPUT<14>  |   11.150(R)|showCtrl_BUFGP    |   0.000|
OUTPUT<15>  |   10.841(R)|showCtrl_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.731|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock showCtrl
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.650|         |         |         |
showCtrl       |    2.888|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jul 08 17:51:14 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4530 MB



