

================================================================
== Synthesis Summary Report of 'fir'
================================================================
+ General Information: 
    * Date:           Tue Feb  4 17:14:03 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        fir2
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplusRFSOC
    * Target device:  xczu48dr-ffvg1517-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |           Modules           | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |           |     |
    |           & Loops           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |    LUT    | URAM|
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |+ fir                        |     -|  0.15|      523|  2.615e+03|         -|      524|     -|        no|     -|  6 (~0%)|  1068 (~0%)|  851 (~0%)|    -|
    | + fir_Pipeline_read_a       |     -|  2.00|       12|     60.000|         -|       12|     -|        no|     -|        -|   331 (~0%)|   73 (~0%)|    -|
    |  o read_a                   |     -|  3.65|       10|     50.000|         2|        1|    10|       yes|     -|        -|           -|          -|    -|
    | + fir_Pipeline_sample_loop  |     -|  0.15|      506|  2.530e+03|         -|      506|     -|        no|     -|  6 (~0%)|   657 (~0%)|  661 (~0%)|    -|
    |  o sample_loop              |     -|  3.65|      504|  2.520e+03|         7|        5|   100|       yes|     -|        -|           -|          -|    -|
    +-----------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+-----------+-----------+---------------+-------+--------+--------+
| Interface | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------+-----------+---------------+-------+--------+--------+
| a         | in        | both          | 32    | 1      | 1      |
| in_r      | in        | both          | 32    | 1      | 1      |
| out_r     | out       | both          | 32    | 1      | 1      |
+-----------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| in       | in        | int*        |
| out      | out       | int*        |
| a        | in        | int const * |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| in       | in_r         | interface |
| out      | out_r        | interface |
| a        | a            | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------+-----+--------+------------+-------+--------+---------+
| Name                        | DSP | Pragma | Variable   | Op    | Impl   | Latency |
+-----------------------------+-----+--------+------------+-------+--------+---------+
| + fir                       | 6   |        |            |       |        |         |
|  + fir_Pipeline_read_a      | 0   |        |            |       |        |         |
|    icmp_ln13_fu_198_p2      |     |        | icmp_ln13  | seteq | auto   | 0       |
|    add_ln13_fu_204_p2       |     |        | add_ln13   | add   | fabric | 0       |
|  + fir_Pipeline_sample_loop | 6   |        |            |       |        |         |
|    icmp_ln18_fu_256_p2      |     |        | icmp_ln18  | seteq | auto   | 0       |
|    add_ln18_fu_262_p2       |     |        | add_ln18   | add   | fabric | 0       |
|    mul_32s_32s_32_1_1_U12   | 3   |        | mul_ln29   | mul   | auto   | 0       |
|    mul_32s_32s_32_1_1_U13   | 3   |        | mul_ln29_1 | mul   | auto   | 0       |
|    mul_32s_32s_32_1_1_U12   | 3   |        | mul_ln29_2 | mul   | auto   | 0       |
|    mul_32s_32s_32_1_1_U13   | 3   |        | mul_ln29_3 | mul   | auto   | 0       |
|    mul_32s_32s_32_1_1_U12   | 3   |        | mul_ln29_4 | mul   | auto   | 0       |
|    mul_32s_32s_32_1_1_U13   | 3   |        | mul_ln29_5 | mul   | auto   | 0       |
|    mul_32s_32s_32_1_1_U12   | 3   |        | mul_ln29_6 | mul   | auto   | 0       |
|    mul_32s_32s_32_1_1_U13   | 3   |        | mul_ln29_7 | mul   | auto   | 0       |
|    mul_32s_32s_32_1_1_U12   | 3   |        | mul_ln29_8 | mul   | auto   | 0       |
|    mul_32s_32s_32_1_1_U13   | 3   |        | mul_ln29_9 | mul   | auto   | 0       |
|    add_ln29_fu_287_p2       |     |        | add_ln29   | add   | fabric | 0       |
+-----------------------------+-----+--------+------------+-------+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + fir             |           |           | 0    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------+----------------------------+
| Type            | Options                        | Location                   |
+-----------------+--------------------------------+----------------------------+
| interface       | axis port=in                   | fir.cpp:4 in fir, in       |
| interface       | axis port=out                  | fir.cpp:5 in fir, out      |
| interface       | axis port=a                    | fir.cpp:6 in fir, a        |
| array_partition | variable=reg type=complete     | fir.cpp:10 in fir, reg     |
| array_partition | variable=a_local type=complete | fir.cpp:12 in fir, a_local |
| pipeline        | II=5                           | fir.cpp:20 in fir          |
+-----------------+--------------------------------+----------------------------+


