//! **************************************************************************
// Written by: Map P.20131013 on Tue Jun 26 15:22:27 2018
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "mcb3_dram_a<0>" LOCATE = SITE "J7" LEVEL 1;
COMP "mcb3_dram_a<1>" LOCATE = SITE "J6" LEVEL 1;
COMP "mcb3_dram_a<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "mcb3_dram_a<3>" LOCATE = SITE "L7" LEVEL 1;
COMP "mcb3_dram_a<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "mcb3_dram_a<5>" LOCATE = SITE "H4" LEVEL 1;
COMP "mcb3_dram_a<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "mcb3_dram_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "mcb3_dram_a<8>" LOCATE = SITE "D2" LEVEL 1;
COMP "mcb3_dram_a<9>" LOCATE = SITE "D1" LEVEL 1;
COMP "mcb3_dram_ck_n" LOCATE = SITE "G1" LEVEL 1;
COMP "mcb3_dram_we_n" LOCATE = SITE "E3" LEVEL 1;
COMP "mcb3_dram_udqs" LOCATE = SITE "P2" LEVEL 1;
COMP "SD_datain" LOCATE = SITE "P15" LEVEL 1;
COMP "SD_cs" LOCATE = SITE "L14" LEVEL 1;
COMP "clk_50M" LOCATE = SITE "V10" LEVEL 1;
COMP "mcb3_dram_ck" LOCATE = SITE "G3" LEVEL 1;
COMP "mcb3_dram_dm" LOCATE = SITE "K3" LEVEL 1;
COMP "mcb3_dram_a<10>" LOCATE = SITE "F4" LEVEL 1;
COMP "mcb3_dram_a<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "mcb3_dram_a<12>" LOCATE = SITE "G6" LEVEL 1;
COMP "mcb3_dram_a<13>" LOCATE = SITE "F6" LEVEL 1;
COMP "mcb3_dram_ba<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "mcb3_dram_ba<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "mcb3_dram_ba<2>" LOCATE = SITE "E1" LEVEL 1;
COMP "mcb3_dram_dq<0>" LOCATE = SITE "L2" LEVEL 1;
COMP "mcb3_dram_dq<1>" LOCATE = SITE "L1" LEVEL 1;
COMP "mcb3_dram_dq<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "mcb3_dram_dq<3>" LOCATE = SITE "K1" LEVEL 1;
COMP "mcb3_dram_dq<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "mcb3_dram_dq<5>" LOCATE = SITE "H1" LEVEL 1;
COMP "mcb3_dram_dq<6>" LOCATE = SITE "J3" LEVEL 1;
COMP "mcb3_dram_dq<7>" LOCATE = SITE "J1" LEVEL 1;
COMP "mcb3_dram_dq<8>" LOCATE = SITE "M3" LEVEL 1;
COMP "mcb3_dram_dq<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "mcb3_dram_cas_n" LOCATE = SITE "K5" LEVEL 1;
COMP "mcb3_dram_dqs_n" LOCATE = SITE "L3" LEVEL 1;
COMP "mcb3_dram_ras_n" LOCATE = SITE "L5" LEVEL 1;
COMP "reset_n" LOCATE = SITE "N4" LEVEL 1;
COMP "SD_dataout" LOCATE = SITE "N14" LEVEL 1;
COMP "SD_clk" LOCATE = SITE "U18" LEVEL 1;
COMP "mcb3_zio" LOCATE = SITE "L6" LEVEL 1;
COMP "mcb3_rzq" LOCATE = SITE "C2" LEVEL 1;
COMP "mcb3_dram_cke" LOCATE = SITE "H7" LEVEL 1;
COMP "mcb3_dram_dqs" LOCATE = SITE "L4" LEVEL 1;
COMP "mcb3_dram_odt" LOCATE = SITE "K6" LEVEL 1;
COMP "mcb3_dram_udm" LOCATE = SITE "K4" LEVEL 1;
COMP "mcb3_dram_reset_n" LOCATE = SITE "E4" LEVEL 1;
COMP "vga_hsync" LOCATE = SITE "C17" LEVEL 1;
COMP "vga_vsync" LOCATE = SITE "C18" LEVEL 1;
COMP "led<0>" LOCATE = SITE "V5" LEVEL 1;
COMP "led<1>" LOCATE = SITE "R3" LEVEL 1;
COMP "led<2>" LOCATE = SITE "T3" LEVEL 1;
COMP "led<3>" LOCATE = SITE "T4" LEVEL 1;
COMP "mcb3_dram_dq<10>" LOCATE = SITE "N2" LEVEL 1;
COMP "mcb3_dram_dq<11>" LOCATE = SITE "N1" LEVEL 1;
COMP "mcb3_dram_dq<12>" LOCATE = SITE "T2" LEVEL 1;
COMP "mcb3_dram_dq<13>" LOCATE = SITE "T1" LEVEL 1;
COMP "mcb3_dram_dq<14>" LOCATE = SITE "U2" LEVEL 1;
COMP "mcb3_dram_dq<15>" LOCATE = SITE "U1" LEVEL 1;
COMP "vga_b<0>" LOCATE = SITE "B14" LEVEL 1;
COMP "vga_b<1>" LOCATE = SITE "A16" LEVEL 1;
COMP "vga_b<2>" LOCATE = SITE "F16" LEVEL 1;
COMP "vga_b<3>" LOCATE = SITE "F15" LEVEL 1;
COMP "vga_b<4>" LOCATE = SITE "B16" LEVEL 1;
COMP "vga_g<0>" LOCATE = SITE "C14" LEVEL 1;
COMP "vga_g<1>" LOCATE = SITE "A15" LEVEL 1;
COMP "vga_g<2>" LOCATE = SITE "A12" LEVEL 1;
COMP "vga_g<3>" LOCATE = SITE "A13" LEVEL 1;
COMP "vga_g<4>" LOCATE = SITE "C15" LEVEL 1;
COMP "vga_g<5>" LOCATE = SITE "A14" LEVEL 1;
COMP "vga_r<0>" LOCATE = SITE "F13" LEVEL 1;
COMP "vga_r<1>" LOCATE = SITE "D14" LEVEL 1;
COMP "vga_r<2>" LOCATE = SITE "C13" LEVEL 1;
COMP "vga_r<3>" LOCATE = SITE "E13" LEVEL 1;
COMP "vga_r<4>" LOCATE = SITE "F14" LEVEL 1;
COMP "mcb3_dram_udqs_n" LOCATE = SITE "P1" LEVEL 1;
PIN ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK2_pin<1> = BEL
        "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK2"
        PINNAME O;
PIN "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK2_pin<1>"
        CLOCK_DEDICATED_ROUTE = FALSE;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0CMDCLK;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0RDCLK;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0WRCLK;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P1RDCLK;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<282>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P1WRCLK;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<317>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P2CLK;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<429>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P3CLK;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<509>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P4CLK;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<622>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P5CLK;
TIMEGRP ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in = BEL
        "ddr_rw_inst/ddr_wr_req" BEL "ddr_rw_inst/ddr_rden_req" BEL
        "ddr_rw_inst/ddr_write_busy" BEL "ddr_rw_inst/ddr_rd_cmd_req" BEL
        "ddr_rw_inst/c3_p0_wr_en" BEL "ddr_rw_inst/c3_p0_cmd_en" BEL
        "ddr_rw_inst/c3_p0_lbprd_en" BEL "ddr_rw_inst/exd_line_0_0" BEL
        "ddr_rw_inst/exd_line_0_1" BEL "ddr_rw_inst/exd_line_0_2" BEL
        "ddr_rw_inst/exd_line_0_3" BEL "ddr_rw_inst/exd_line_0_4" BEL
        "ddr_rw_inst/exd_line_0_5" BEL "ddr_rw_inst/exd_line_0_6" BEL
        "ddr_rw_inst/exd_line_0_7" BEL "ddr_rw_inst/exd_line_0_8" BEL
        "ddr_rw_inst/exd_line_0_9" BEL "ddr_rw_inst/exd_line_0_10" BEL
        "ddr_rw_inst/exd_line_0_11" BEL "ddr_rw_inst/exd_line_0_12" BEL
        "ddr_rw_inst/exd_line_0_13" BEL "ddr_rw_inst/exd_line_0_14" BEL
        "ddr_rw_inst/exd_line_0_15" BEL "ddr_rw_inst/exd_line_0_16" BEL
        "ddr_rw_inst/exd_line_0_17" BEL "ddr_rw_inst/exd_line_0_18" BEL
        "ddr_rw_inst/exd_line_0_19" BEL "ddr_rw_inst/exd_line_0_20" BEL
        "ddr_rw_inst/exd_line_0_21" BEL "ddr_rw_inst/exd_line_0_22" BEL
        "ddr_rw_inst/exd_line_0_23" BEL "ddr_rw_inst/exd_line_0_24" BEL
        "ddr_rw_inst/exd_line_0_25" BEL "ddr_rw_inst/exd_line_0_26" BEL
        "ddr_rw_inst/exd_line_0_27" BEL "ddr_rw_inst/exd_line_0_28" BEL
        "ddr_rw_inst/exd_line_0_29" BEL "ddr_rw_inst/exd_line_0_30" BEL
        "ddr_rw_inst/exd_line_0_31" BEL "ddr_rw_inst/exd_line_0_32" BEL
        "ddr_rw_inst/exd_line_0_33" BEL "ddr_rw_inst/exd_line_0_34" BEL
        "ddr_rw_inst/exd_line_0_35" BEL "ddr_rw_inst/exd_line_0_36" BEL
        "ddr_rw_inst/exd_line_0_37" BEL "ddr_rw_inst/exd_line_0_38" BEL
        "ddr_rw_inst/exd_line_0_39" BEL "ddr_rw_inst/exd_line_0_40" BEL
        "ddr_rw_inst/exd_line_0_41" BEL "ddr_rw_inst/exd_line_0_42" BEL
        "ddr_rw_inst/exd_line_0_43" BEL "ddr_rw_inst/exd_line_0_44" BEL
        "ddr_rw_inst/exd_line_0_45" BEL "ddr_rw_inst/exd_line_0_46" BEL
        "ddr_rw_inst/exd_line_0_47" BEL "ddr_rw_inst/exd_line_0_48" BEL
        "ddr_rw_inst/exd_line_0_49" BEL "ddr_rw_inst/exd_line_0_50" BEL
        "ddr_rw_inst/exd_line_0_51" BEL "ddr_rw_inst/exd_line_0_52" BEL
        "ddr_rw_inst/exd_line_0_53" BEL "ddr_rw_inst/exd_line_0_54" BEL
        "ddr_rw_inst/exd_line_0_55" BEL "ddr_rw_inst/exd_line_0_56" BEL
        "ddr_rw_inst/exd_line_0_57" BEL "ddr_rw_inst/exd_line_0_58" BEL
        "ddr_rw_inst/exd_line_0_59" BEL "ddr_rw_inst/exd_line_0_60" BEL
        "ddr_rw_inst/exd_line_0_61" BEL "ddr_rw_inst/exd_line_0_62" BEL
        "ddr_rw_inst/exd_line_0_63" BEL "ddr_rw_inst/exd_line_0_64" BEL
        "ddr_rw_inst/exd_line_0_65" BEL "ddr_rw_inst/exd_line_0_66" BEL
        "ddr_rw_inst/exd_line_0_67" BEL "ddr_rw_inst/exd_line_0_68" BEL
        "ddr_rw_inst/exd_line_0_69" BEL "ddr_rw_inst/exd_line_0_70" BEL
        "ddr_rw_inst/exd_line_0_71" BEL "ddr_rw_inst/exd_line_0_72" BEL
        "ddr_rw_inst/exd_line_0_73" BEL "ddr_rw_inst/exd_line_0_74" BEL
        "ddr_rw_inst/exd_line_0_75" BEL "ddr_rw_inst/exd_line_0_76" BEL
        "ddr_rw_inst/exd_line_0_77" BEL "ddr_rw_inst/exd_line_0_78" BEL
        "ddr_rw_inst/exd_line_0_79" BEL "ddr_rw_inst/exd_line_0_80" BEL
        "ddr_rw_inst/exd_line_0_81" BEL "ddr_rw_inst/exd_line_0_82" BEL
        "ddr_rw_inst/exd_line_0_83" BEL "ddr_rw_inst/exd_line_0_84" BEL
        "ddr_rw_inst/exd_line_0_85" BEL "ddr_rw_inst/exd_line_0_86" BEL
        "ddr_rw_inst/exd_line_0_87" BEL "ddr_rw_inst/exd_line_0_88" BEL
        "ddr_rw_inst/exd_line_0_89" BEL "ddr_rw_inst/exd_line_0_90" BEL
        "ddr_rw_inst/exd_line_0_91" BEL "ddr_rw_inst/exd_line_0_92" BEL
        "ddr_rw_inst/exd_line_0_93" BEL "ddr_rw_inst/exd_line_0_94" BEL
        "ddr_rw_inst/exd_line_0_95" BEL "ddr_rw_inst/exd_line_0_96" BEL
        "ddr_rw_inst/exd_line_0_97" BEL "ddr_rw_inst/exd_line_0_98" BEL
        "ddr_rw_inst/exd_line_0_99" BEL "ddr_rw_inst/exd_line_0_100" BEL
        "ddr_rw_inst/exd_line_0_101" BEL "ddr_rw_inst/exd_line_0_102" BEL
        "ddr_rw_inst/exd_line_0_103" BEL "ddr_rw_inst/exd_line_0_104" BEL
        "ddr_rw_inst/exd_line_0_105" BEL "ddr_rw_inst/exd_line_0_106" BEL
        "ddr_rw_inst/exd_line_0_107" BEL "ddr_rw_inst/exd_line_0_108" BEL
        "ddr_rw_inst/exd_line_0_109" BEL "ddr_rw_inst/exd_line_0_110" BEL
        "ddr_rw_inst/exd_line_0_111" BEL "ddr_rw_inst/exd_line_0_112" BEL
        "ddr_rw_inst/exd_line_0_113" BEL "ddr_rw_inst/exd_line_0_114" BEL
        "ddr_rw_inst/exd_line_0_115" BEL "ddr_rw_inst/exd_line_0_116" BEL
        "ddr_rw_inst/exd_line_0_117" BEL "ddr_rw_inst/exd_line_0_118" BEL
        "ddr_rw_inst/exd_line_0_119" BEL "ddr_rw_inst/exd_line_0_120" BEL
        "ddr_rw_inst/exd_line_0_121" BEL "ddr_rw_inst/exd_line_0_122" BEL
        "ddr_rw_inst/exd_line_0_123" BEL "ddr_rw_inst/exd_line_0_124" BEL
        "ddr_rw_inst/exd_line_0_125" BEL "ddr_rw_inst/exd_line_0_126" BEL
        "ddr_rw_inst/exd_line_0_127" BEL "ddr_rw_inst/exd_line_0_128" BEL
        "ddr_rw_inst/exd_line_0_129" BEL "ddr_rw_inst/exd_line_0_130" BEL
        "ddr_rw_inst/exd_line_0_131" BEL "ddr_rw_inst/exd_line_0_132" BEL
        "ddr_rw_inst/exd_line_0_133" BEL "ddr_rw_inst/exd_line_0_134" BEL
        "ddr_rw_inst/exd_line_0_135" BEL "ddr_rw_inst/exd_line_0_136" BEL
        "ddr_rw_inst/exd_line_0_137" BEL "ddr_rw_inst/exd_line_0_138" BEL
        "ddr_rw_inst/exd_line_0_139" BEL "ddr_rw_inst/exd_line_0_140" BEL
        "ddr_rw_inst/exd_line_0_141" BEL "ddr_rw_inst/exd_line_0_142" BEL
        "ddr_rw_inst/exd_line_0_143" BEL "ddr_rw_inst/exd_line_0_144" BEL
        "ddr_rw_inst/exd_line_0_145" BEL "ddr_rw_inst/exd_line_0_146" BEL
        "ddr_rw_inst/exd_line_0_147" BEL "ddr_rw_inst/exd_line_0_148" BEL
        "ddr_rw_inst/exd_line_0_149" BEL "ddr_rw_inst/exd_line_0_150" BEL
        "ddr_rw_inst/exd_line_0_151" BEL "ddr_rw_inst/exd_line_0_152" BEL
        "ddr_rw_inst/exd_line_0_153" BEL "ddr_rw_inst/exd_line_0_154" BEL
        "ddr_rw_inst/exd_line_0_155" BEL "ddr_rw_inst/exd_line_0_156" BEL
        "ddr_rw_inst/exd_line_0_157" BEL "ddr_rw_inst/exd_line_0_158" BEL
        "ddr_rw_inst/exd_line_0_159" BEL "ddr_rw_inst/exd_line_0_160" BEL
        "ddr_rw_inst/exd_line_0_161" BEL "ddr_rw_inst/exd_line_0_162" BEL
        "ddr_rw_inst/exd_line_0_163" BEL "ddr_rw_inst/exd_line_0_164" BEL
        "ddr_rw_inst/exd_line_0_165" BEL "ddr_rw_inst/exd_line_0_166" BEL
        "ddr_rw_inst/exd_line_0_167" BEL "ddr_rw_inst/exd_line_0_168" BEL
        "ddr_rw_inst/exd_line_0_169" BEL "ddr_rw_inst/exd_line_0_170" BEL
        "ddr_rw_inst/exd_line_0_171" BEL "ddr_rw_inst/exd_line_0_172" BEL
        "ddr_rw_inst/exd_line_0_173" BEL "ddr_rw_inst/exd_line_0_174" BEL
        "ddr_rw_inst/exd_line_0_175" BEL "ddr_rw_inst/exd_line_0_176" BEL
        "ddr_rw_inst/exd_line_0_177" BEL "ddr_rw_inst/exd_line_0_178" BEL
        "ddr_rw_inst/exd_line_0_179" BEL "ddr_rw_inst/exd_line_0_180" BEL
        "ddr_rw_inst/exd_line_0_181" BEL "ddr_rw_inst/exd_line_0_182" BEL
        "ddr_rw_inst/exd_line_0_183" BEL "ddr_rw_inst/exd_line_0_184" BEL
        "ddr_rw_inst/exd_line_0_185" BEL "ddr_rw_inst/exd_line_0_186" BEL
        "ddr_rw_inst/exd_line_0_187" BEL "ddr_rw_inst/exd_line_0_188" BEL
        "ddr_rw_inst/exd_line_0_189" BEL "ddr_rw_inst/exd_line_0_190" BEL
        "ddr_rw_inst/exd_line_0_191" BEL "ddr_rw_inst/exd_line_0_192" BEL
        "ddr_rw_inst/exd_line_0_193" BEL "ddr_rw_inst/exd_line_0_194" BEL
        "ddr_rw_inst/exd_line_0_195" BEL "ddr_rw_inst/exd_line_0_196" BEL
        "ddr_rw_inst/exd_line_0_197" BEL "ddr_rw_inst/exd_line_0_198" BEL
        "ddr_rw_inst/exd_line_0_199" BEL "ddr_rw_inst/exd_line_0_200" BEL
        "ddr_rw_inst/exd_line_0_201" BEL "ddr_rw_inst/exd_line_0_202" BEL
        "ddr_rw_inst/exd_line_0_203" BEL "ddr_rw_inst/exd_line_0_204" BEL
        "ddr_rw_inst/exd_line_0_205" BEL "ddr_rw_inst/exd_line_0_206" BEL
        "ddr_rw_inst/exd_line_0_207" BEL "ddr_rw_inst/exd_line_0_208" BEL
        "ddr_rw_inst/exd_line_0_209" BEL "ddr_rw_inst/exd_line_0_210" BEL
        "ddr_rw_inst/exd_line_0_211" BEL "ddr_rw_inst/exd_line_0_212" BEL
        "ddr_rw_inst/exd_line_0_213" BEL "ddr_rw_inst/exd_line_0_214" BEL
        "ddr_rw_inst/exd_line_0_215" BEL "ddr_rw_inst/exd_line_0_216" BEL
        "ddr_rw_inst/exd_line_0_217" BEL "ddr_rw_inst/exd_line_0_218" BEL
        "ddr_rw_inst/exd_line_0_219" BEL "ddr_rw_inst/exd_line_0_220" BEL
        "ddr_rw_inst/exd_line_0_221" BEL "ddr_rw_inst/exd_line_0_222" BEL
        "ddr_rw_inst/exd_line_0_223" BEL "ddr_rw_inst/exd_line_0_224" BEL
        "ddr_rw_inst/exd_line_0_225" BEL "ddr_rw_inst/exd_line_0_226" BEL
        "ddr_rw_inst/exd_line_0_227" BEL "ddr_rw_inst/exd_line_0_228" BEL
        "ddr_rw_inst/exd_line_0_229" BEL "ddr_rw_inst/exd_line_0_230" BEL
        "ddr_rw_inst/exd_line_0_231" BEL "ddr_rw_inst/exd_line_0_232" BEL
        "ddr_rw_inst/exd_line_0_233" BEL "ddr_rw_inst/exd_line_0_234" BEL
        "ddr_rw_inst/exd_line_0_235" BEL "ddr_rw_inst/exd_line_0_236" BEL
        "ddr_rw_inst/exd_line_0_237" BEL "ddr_rw_inst/exd_line_0_238" BEL
        "ddr_rw_inst/exd_line_0_239" BEL "ddr_rw_inst/exd_line_0_240" BEL
        "ddr_rw_inst/exd_line_0_241" BEL "ddr_rw_inst/exd_line_0_242" BEL
        "ddr_rw_inst/exd_line_0_243" BEL "ddr_rw_inst/exd_line_0_244" BEL
        "ddr_rw_inst/exd_line_0_245" BEL "ddr_rw_inst/exd_line_0_246" BEL
        "ddr_rw_inst/exd_line_0_247" BEL "ddr_rw_inst/exd_line_0_248" BEL
        "ddr_rw_inst/exd_line_0_249" BEL "ddr_rw_inst/exd_line_0_250" BEL
        "ddr_rw_inst/exd_line_0_251" BEL "ddr_rw_inst/exd_line_0_252" BEL
        "ddr_rw_inst/exd_line_0_253" BEL "ddr_rw_inst/exd_line_0_254" BEL
        "ddr_rw_inst/exd_line_0_255" BEL "ddr_rw_inst/exd_line_0_256" BEL
        "ddr_rw_inst/exd_line_0_257" BEL "ddr_rw_inst/exd_line_0_258" BEL
        "ddr_rw_inst/exd_line_0_259" BEL "ddr_rw_inst/exd_line_0_260" BEL
        "ddr_rw_inst/exd_line_0_261" BEL "ddr_rw_inst/exd_line_0_262" BEL
        "ddr_rw_inst/exd_line_0_263" BEL "ddr_rw_inst/exd_line_0_264" BEL
        "ddr_rw_inst/exd_line_0_265" BEL "ddr_rw_inst/exd_line_0_266" BEL
        "ddr_rw_inst/exd_line_0_267" BEL "ddr_rw_inst/exd_line_0_268" BEL
        "ddr_rw_inst/exd_line_0_269" BEL "ddr_rw_inst/exd_line_0_270" BEL
        "ddr_rw_inst/exd_line_0_271" BEL "ddr_rw_inst/exd_line_0_272" BEL
        "ddr_rw_inst/exd_line_0_273" BEL "ddr_rw_inst/exd_line_0_274" BEL
        "ddr_rw_inst/exd_line_0_275" BEL "ddr_rw_inst/exd_line_0_276" BEL
        "ddr_rw_inst/exd_line_0_277" BEL "ddr_rw_inst/exd_line_0_278" BEL
        "ddr_rw_inst/exd_line_0_279" BEL "ddr_rw_inst/exd_line_0_280" BEL
        "ddr_rw_inst/exd_line_0_281" BEL "ddr_rw_inst/exd_line_0_282" BEL
        "ddr_rw_inst/exd_line_0_283" BEL "ddr_rw_inst/exd_line_0_284" BEL
        "ddr_rw_inst/exd_line_0_285" BEL "ddr_rw_inst/exd_line_0_286" BEL
        "ddr_rw_inst/exd_line_0_287" BEL "ddr_rw_inst/exd_line_0_288" BEL
        "ddr_rw_inst/exd_line_0_289" BEL "ddr_rw_inst/exd_line_0_290" BEL
        "ddr_rw_inst/exd_line_0_291" BEL "ddr_rw_inst/exd_line_0_292" BEL
        "ddr_rw_inst/exd_line_0_293" BEL "ddr_rw_inst/exd_line_0_294" BEL
        "ddr_rw_inst/exd_line_0_295" BEL "ddr_rw_inst/exd_line_0_296" BEL
        "ddr_rw_inst/exd_line_0_297" BEL "ddr_rw_inst/exd_line_0_298" BEL
        "ddr_rw_inst/exd_line_0_299" BEL "ddr_rw_inst/exd_line_0_300" BEL
        "ddr_rw_inst/exd_line_0_301" BEL "ddr_rw_inst/exd_line_0_302" BEL
        "ddr_rw_inst/exd_line_0_303" BEL "ddr_rw_inst/exd_line_0_304" BEL
        "ddr_rw_inst/exd_line_0_305" BEL "ddr_rw_inst/exd_line_0_306" BEL
        "ddr_rw_inst/exd_line_0_307" BEL "ddr_rw_inst/exd_line_0_308" BEL
        "ddr_rw_inst/exd_line_0_309" BEL "ddr_rw_inst/exd_line_0_310" BEL
        "ddr_rw_inst/exd_line_0_311" BEL "ddr_rw_inst/exd_line_0_312" BEL
        "ddr_rw_inst/exd_line_0_313" BEL "ddr_rw_inst/exd_line_0_314" BEL
        "ddr_rw_inst/exd_line_0_315" BEL "ddr_rw_inst/exd_line_0_316" BEL
        "ddr_rw_inst/exd_line_0_317" BEL "ddr_rw_inst/exd_line_0_318" BEL
        "ddr_rw_inst/exd_line_0_319" BEL "ddr_rw_inst/exd_line_0_320" BEL
        "ddr_rw_inst/exd_line_0_321" BEL "ddr_rw_inst/exd_line_0_322" BEL
        "ddr_rw_inst/exd_line_0_323" BEL "ddr_rw_inst/exd_line_0_324" BEL
        "ddr_rw_inst/exd_line_0_325" BEL "ddr_rw_inst/exd_line_0_326" BEL
        "ddr_rw_inst/exd_line_0_327" BEL "ddr_rw_inst/exd_line_0_328" BEL
        "ddr_rw_inst/exd_line_0_329" BEL "ddr_rw_inst/exd_line_0_330" BEL
        "ddr_rw_inst/exd_line_0_331" BEL "ddr_rw_inst/exd_line_0_332" BEL
        "ddr_rw_inst/exd_line_0_333" BEL "ddr_rw_inst/exd_line_0_334" BEL
        "ddr_rw_inst/exd_line_0_335" BEL "ddr_rw_inst/exd_line_0_336" BEL
        "ddr_rw_inst/exd_line_0_337" BEL "ddr_rw_inst/exd_line_0_338" BEL
        "ddr_rw_inst/exd_line_0_339" BEL "ddr_rw_inst/exd_line_0_340" BEL
        "ddr_rw_inst/exd_line_0_341" BEL "ddr_rw_inst/exd_line_0_342" BEL
        "ddr_rw_inst/exd_line_0_343" BEL "ddr_rw_inst/exd_line_0_344" BEL
        "ddr_rw_inst/exd_line_0_345" BEL "ddr_rw_inst/exd_line_0_346" BEL
        "ddr_rw_inst/exd_line_0_347" BEL "ddr_rw_inst/exd_line_0_348" BEL
        "ddr_rw_inst/exd_line_0_349" BEL "ddr_rw_inst/exd_line_0_350" BEL
        "ddr_rw_inst/exd_line_0_351" BEL "ddr_rw_inst/exd_line_0_352" BEL
        "ddr_rw_inst/exd_line_0_353" BEL "ddr_rw_inst/exd_line_0_354" BEL
        "ddr_rw_inst/exd_line_0_355" BEL "ddr_rw_inst/exd_line_0_356" BEL
        "ddr_rw_inst/exd_line_0_357" BEL "ddr_rw_inst/exd_line_0_358" BEL
        "ddr_rw_inst/exd_line_0_359" BEL "ddr_rw_inst/exd_line_0_360" BEL
        "ddr_rw_inst/exd_line_0_361" BEL "ddr_rw_inst/exd_line_0_362" BEL
        "ddr_rw_inst/exd_line_0_363" BEL "ddr_rw_inst/exd_line_0_364" BEL
        "ddr_rw_inst/exd_line_0_365" BEL "ddr_rw_inst/exd_line_0_366" BEL
        "ddr_rw_inst/exd_line_0_367" BEL "ddr_rw_inst/exd_line_0_368" BEL
        "ddr_rw_inst/exd_line_0_369" BEL "ddr_rw_inst/exd_line_0_370" BEL
        "ddr_rw_inst/exd_line_0_371" BEL "ddr_rw_inst/exd_line_0_372" BEL
        "ddr_rw_inst/exd_line_0_373" BEL "ddr_rw_inst/exd_line_0_374" BEL
        "ddr_rw_inst/exd_line_0_375" BEL "ddr_rw_inst/exd_line_0_376" BEL
        "ddr_rw_inst/exd_line_0_377" BEL "ddr_rw_inst/exd_line_0_378" BEL
        "ddr_rw_inst/exd_line_0_379" BEL "ddr_rw_inst/exd_line_0_380" BEL
        "ddr_rw_inst/exd_line_0_381" BEL "ddr_rw_inst/exd_line_0_382" BEL
        "ddr_rw_inst/exd_line_0_383" BEL "ddr_rw_inst/exd_line_0_384" BEL
        "ddr_rw_inst/exd_line_0_385" BEL "ddr_rw_inst/exd_line_0_386" BEL
        "ddr_rw_inst/exd_line_0_387" BEL "ddr_rw_inst/exd_line_0_388" BEL
        "ddr_rw_inst/exd_line_0_389" BEL "ddr_rw_inst/exd_line_0_390" BEL
        "ddr_rw_inst/exd_line_0_391" BEL "ddr_rw_inst/exd_line_0_392" BEL
        "ddr_rw_inst/exd_line_0_393" BEL "ddr_rw_inst/exd_line_0_394" BEL
        "ddr_rw_inst/exd_line_0_395" BEL "ddr_rw_inst/exd_line_0_396" BEL
        "ddr_rw_inst/exd_line_0_397" BEL "ddr_rw_inst/exd_line_0_398" BEL
        "ddr_rw_inst/exd_line_0_399" BEL "ddr_rw_inst/exd_line_0_400" BEL
        "ddr_rw_inst/exd_line_0_401" BEL "ddr_rw_inst/exd_line_0_402" BEL
        "ddr_rw_inst/exd_line_0_403" BEL "ddr_rw_inst/exd_line_0_404" BEL
        "ddr_rw_inst/exd_line_0_405" BEL "ddr_rw_inst/exd_line_0_406" BEL
        "ddr_rw_inst/exd_line_0_407" BEL "ddr_rw_inst/exd_line_0_408" BEL
        "ddr_rw_inst/exd_line_0_409" BEL "ddr_rw_inst/exd_line_0_410" BEL
        "ddr_rw_inst/exd_line_0_411" BEL "ddr_rw_inst/exd_line_0_412" BEL
        "ddr_rw_inst/exd_line_0_413" BEL "ddr_rw_inst/exd_line_0_414" BEL
        "ddr_rw_inst/exd_line_0_415" BEL "ddr_rw_inst/exd_line_0_416" BEL
        "ddr_rw_inst/exd_line_0_417" BEL "ddr_rw_inst/exd_line_0_418" BEL
        "ddr_rw_inst/exd_line_0_419" BEL "ddr_rw_inst/exd_line_0_420" BEL
        "ddr_rw_inst/exd_line_0_421" BEL "ddr_rw_inst/exd_line_0_422" BEL
        "ddr_rw_inst/exd_line_0_423" BEL "ddr_rw_inst/exd_line_0_424" BEL
        "ddr_rw_inst/exd_line_0_425" BEL "ddr_rw_inst/exd_line_0_426" BEL
        "ddr_rw_inst/exd_line_0_427" BEL "ddr_rw_inst/exd_line_0_428" BEL
        "ddr_rw_inst/exd_line_0_429" BEL "ddr_rw_inst/exd_line_0_430" BEL
        "ddr_rw_inst/exd_line_0_431" BEL "ddr_rw_inst/exd_line_0_432" BEL
        "ddr_rw_inst/exd_line_0_433" BEL "ddr_rw_inst/exd_line_0_434" BEL
        "ddr_rw_inst/exd_line_0_435" BEL "ddr_rw_inst/exd_line_0_436" BEL
        "ddr_rw_inst/exd_line_0_437" BEL "ddr_rw_inst/exd_line_0_438" BEL
        "ddr_rw_inst/exd_line_0_439" BEL "ddr_rw_inst/exd_line_0_440" BEL
        "ddr_rw_inst/exd_line_0_441" BEL "ddr_rw_inst/exd_line_0_442" BEL
        "ddr_rw_inst/exd_line_0_443" BEL "ddr_rw_inst/exd_line_0_444" BEL
        "ddr_rw_inst/exd_line_0_445" BEL "ddr_rw_inst/exd_line_0_446" BEL
        "ddr_rw_inst/exd_line_0_447" BEL "ddr_rw_inst/exd_line_0_448" BEL
        "ddr_rw_inst/exd_line_0_449" BEL "ddr_rw_inst/exd_line_0_450" BEL
        "ddr_rw_inst/exd_line_0_451" BEL "ddr_rw_inst/exd_line_0_452" BEL
        "ddr_rw_inst/exd_line_0_453" BEL "ddr_rw_inst/exd_line_0_454" BEL
        "ddr_rw_inst/exd_line_0_455" BEL "ddr_rw_inst/exd_line_0_456" BEL
        "ddr_rw_inst/exd_line_0_457" BEL "ddr_rw_inst/exd_line_0_458" BEL
        "ddr_rw_inst/exd_line_0_459" BEL "ddr_rw_inst/exd_line_0_460" BEL
        "ddr_rw_inst/exd_line_0_461" BEL "ddr_rw_inst/exd_line_0_462" BEL
        "ddr_rw_inst/exd_line_0_463" BEL "ddr_rw_inst/exd_line_0_464" BEL
        "ddr_rw_inst/exd_line_0_465" BEL "ddr_rw_inst/exd_line_0_466" BEL
        "ddr_rw_inst/exd_line_0_467" BEL "ddr_rw_inst/exd_line_0_468" BEL
        "ddr_rw_inst/exd_line_0_469" BEL "ddr_rw_inst/exd_line_0_470" BEL
        "ddr_rw_inst/exd_line_0_471" BEL "ddr_rw_inst/exd_line_0_472" BEL
        "ddr_rw_inst/exd_line_0_473" BEL "ddr_rw_inst/exd_line_0_474" BEL
        "ddr_rw_inst/exd_line_0_475" BEL "ddr_rw_inst/exd_line_0_476" BEL
        "ddr_rw_inst/exd_line_0_477" BEL "ddr_rw_inst/exd_line_0_478" BEL
        "ddr_rw_inst/exd_line_0_479" BEL "ddr_rw_inst/exd_line_0_480" BEL
        "ddr_rw_inst/exd_line_0_481" BEL "ddr_rw_inst/exd_line_0_482" BEL
        "ddr_rw_inst/exd_line_0_483" BEL "ddr_rw_inst/exd_line_0_484" BEL
        "ddr_rw_inst/exd_line_0_485" BEL "ddr_rw_inst/exd_line_0_486" BEL
        "ddr_rw_inst/exd_line_0_487" BEL "ddr_rw_inst/exd_line_0_488" BEL
        "ddr_rw_inst/exd_line_0_489" BEL "ddr_rw_inst/exd_line_0_490" BEL
        "ddr_rw_inst/exd_line_0_491" BEL "ddr_rw_inst/exd_line_0_492" BEL
        "ddr_rw_inst/exd_line_0_493" BEL "ddr_rw_inst/exd_line_0_494" BEL
        "ddr_rw_inst/exd_line_0_495" BEL "ddr_rw_inst/exd_line_0_496" BEL
        "ddr_rw_inst/exd_line_0_497" BEL "ddr_rw_inst/exd_line_0_498" BEL
        "ddr_rw_inst/exd_line_0_499" BEL "ddr_rw_inst/exd_line_0_500" BEL
        "ddr_rw_inst/exd_line_0_501" BEL "ddr_rw_inst/exd_line_0_502" BEL
        "ddr_rw_inst/exd_line_0_503" BEL "ddr_rw_inst/exd_line_0_504" BEL
        "ddr_rw_inst/exd_line_0_505" BEL "ddr_rw_inst/exd_line_0_506" BEL
        "ddr_rw_inst/exd_line_0_507" BEL "ddr_rw_inst/exd_line_0_508" BEL
        "ddr_rw_inst/exd_line_0_509" BEL "ddr_rw_inst/exd_line_0_510" BEL
        "ddr_rw_inst/exd_line_0_511" BEL "ddr_rw_inst/exdt_ddr_addr_0_4" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_5" BEL "ddr_rw_inst/exdt_ddr_addr_0_6"
        BEL "ddr_rw_inst/exdt_ddr_addr_0_7" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_8" BEL "ddr_rw_inst/exdt_ddr_addr_0_9"
        BEL "ddr_rw_inst/exdt_ddr_addr_0_12" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_13" BEL "ddr_rw_inst/exdt_ddr_addr_0_14"
        BEL "ddr_rw_inst/exdt_ddr_addr_0_15" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_16" BEL "ddr_rw_inst/exdt_ddr_addr_0_17"
        BEL "ddr_rw_inst/exdt_ddr_addr_0_18" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_19" BEL "ddr_rw_inst/exdt_ddr_addr_0_20"
        BEL "ddr_rw_inst/exdt_ddr_addr_0_21" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_22" BEL "ddr_rw_inst/exdt_ddr_addr_0_23"
        BEL "ddr_rw_inst/exdt_ddr_addr_0_24" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_25" BEL "ddr_rw_inst/exdt_ddr_addr_0_26"
        BEL "ddr_rw_inst/exdt_ddr_addr_0_133" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_134" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_135" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_136" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_137" BEL
        "ddr_rw_inst/exdt_ddr_addr_0_138" BEL "ddr_rw_inst/exd_i_0" BEL
        "ddr_rw_inst/exd_i_1" BEL "ddr_rw_inst/exd_i_2" BEL
        "ddr_rw_inst/exd_i_3" BEL "ddr_rw_inst/exd_i_4" BEL
        "ddr_rw_inst/exd_i_5" BEL "ddr_rw_inst/exd_i_6" BEL
        "ddr_rw_inst/exd_i_7" BEL "ddr_rw_inst/exd_i_8" BEL
        "ddr_rw_inst/exd_i_9" BEL "ddr_rw_inst/exd_i_10" BEL
        "ddr_rw_inst/exd_i_11" BEL "ddr_rw_inst/exd_i_12" BEL
        "ddr_rw_inst/exd_i_13" BEL "ddr_rw_inst/exd_i_14" BEL
        "ddr_rw_inst/exd_i_15" BEL "ddr_rw_inst/exd_i_16" BEL
        "ddr_rw_inst/exd_i_17" BEL "ddr_rw_inst/exd_i_18" BEL
        "ddr_rw_inst/exd_i_19" BEL "ddr_rw_inst/exd_i_20" BEL
        "ddr_rw_inst/exd_i_21" BEL "ddr_rw_inst/exd_i_22" BEL
        "ddr_rw_inst/exd_i_23" BEL "ddr_rw_inst/exd_i_24" BEL
        "ddr_rw_inst/exd_i_25" BEL "ddr_rw_inst/exd_i_26" BEL
        "ddr_rw_inst/exd_i_27" BEL "ddr_rw_inst/exd_i_28" BEL
        "ddr_rw_inst/exd_i_29" BEL "ddr_rw_inst/exd_i_30" BEL
        "ddr_rw_inst/exd_i_31" BEL "ddr_rw_inst/delay_cnt_0" BEL
        "ddr_rw_inst/delay_cnt_1" BEL "ddr_rw_inst/exd_ddr_addr_0_4" BEL
        "ddr_rw_inst/exd_ddr_addr_0_5" BEL "ddr_rw_inst/exd_ddr_addr_0_6" BEL
        "ddr_rw_inst/exd_ddr_addr_0_7" BEL "ddr_rw_inst/exd_ddr_addr_0_11" BEL
        "ddr_rw_inst/exd_ddr_addr_0_12" BEL "ddr_rw_inst/exd_ddr_addr_0_13"
        BEL "ddr_rw_inst/exd_ddr_addr_0_14" BEL
        "ddr_rw_inst/exd_ddr_addr_0_15" BEL "ddr_rw_inst/exd_ddr_addr_0_16"
        BEL "ddr_rw_inst/exd_ddr_addr_0_17" BEL
        "ddr_rw_inst/exd_ddr_addr_0_34" BEL "ddr_rw_inst/exd_ddr_addr_0_35"
        BEL "ddr_rw_inst/exd_ddr_addr_0_36" BEL
        "ddr_rw_inst/exd_ddr_addr_0_37" BEL "ddr_rw_inst/exd_ddr_addr_0_71"
        BEL "ddr_rw_inst/exd_ddr_addr_0_72" BEL
        "ddr_rw_inst/exd_ddr_addr_0_73" BEL "ddr_rw_inst/exd_ddr_addr_0_74"
        BEL "ddr_rw_inst/exd_ddr_addr_0_75" BEL
        "ddr_rw_inst/exd_ddr_addr_0_76" BEL "ddr_rw_inst/exd_ddr_addr_0_77"
        BEL "ddr_rw_inst/c3_p0_cmd_bl_0" BEL "ddr_rw_inst/c3_p0_cmd_instr_0"
        BEL "ddr_rw_inst/c3_p0_cmd_instr_1" BEL "ddr_rw_inst/c3_p0_wr_data_0"
        BEL "ddr_rw_inst/c3_p0_wr_data_1" BEL "ddr_rw_inst/c3_p0_wr_data_2"
        BEL "ddr_rw_inst/c3_p0_wr_data_3" BEL "ddr_rw_inst/c3_p0_wr_data_4"
        BEL "ddr_rw_inst/c3_p0_wr_data_5" BEL "ddr_rw_inst/c3_p0_wr_data_6"
        BEL "ddr_rw_inst/c3_p0_wr_data_7" BEL "ddr_rw_inst/c3_p0_wr_data_8"
        BEL "ddr_rw_inst/c3_p0_wr_data_9" BEL "ddr_rw_inst/c3_p0_wr_data_10"
        BEL "ddr_rw_inst/c3_p0_wr_data_11" BEL "ddr_rw_inst/c3_p0_wr_data_12"
        BEL "ddr_rw_inst/c3_p0_wr_data_13" BEL "ddr_rw_inst/c3_p0_wr_data_14"
        BEL "ddr_rw_inst/c3_p0_wr_data_15" BEL "ddr_rw_inst/c3_p0_wr_data_16"
        BEL "ddr_rw_inst/c3_p0_wr_data_17" BEL "ddr_rw_inst/c3_p0_wr_data_18"
        BEL "ddr_rw_inst/c3_p0_wr_data_19" BEL "ddr_rw_inst/c3_p0_wr_data_20"
        BEL "ddr_rw_inst/c3_p0_wr_data_21" BEL "ddr_rw_inst/c3_p0_wr_data_22"
        BEL "ddr_rw_inst/c3_p0_wr_data_23" BEL "ddr_rw_inst/c3_p0_wr_data_24"
        BEL "ddr_rw_inst/c3_p0_wr_data_25" BEL "ddr_rw_inst/c3_p0_wr_data_26"
        BEL "ddr_rw_inst/c3_p0_wr_data_27" BEL "ddr_rw_inst/c3_p0_wr_data_28"
        BEL "ddr_rw_inst/c3_p0_wr_data_29" BEL "ddr_rw_inst/c3_p0_wr_data_30"
        BEL "ddr_rw_inst/c3_p0_wr_data_31" BEL "ddr_rw_inst/c3_p0_wr_data_32"
        BEL "ddr_rw_inst/c3_p0_wr_data_33" BEL "ddr_rw_inst/c3_p0_wr_data_34"
        BEL "ddr_rw_inst/c3_p0_wr_data_35" BEL "ddr_rw_inst/c3_p0_wr_data_36"
        BEL "ddr_rw_inst/c3_p0_wr_data_37" BEL "ddr_rw_inst/c3_p0_wr_data_38"
        BEL "ddr_rw_inst/c3_p0_wr_data_39" BEL "ddr_rw_inst/c3_p0_wr_data_40"
        BEL "ddr_rw_inst/c3_p0_wr_data_41" BEL "ddr_rw_inst/c3_p0_wr_data_42"
        BEL "ddr_rw_inst/c3_p0_wr_data_43" BEL "ddr_rw_inst/c3_p0_wr_data_44"
        BEL "ddr_rw_inst/c3_p0_wr_data_45" BEL "ddr_rw_inst/c3_p0_wr_data_46"
        BEL "ddr_rw_inst/c3_p0_wr_data_47" BEL "ddr_rw_inst/c3_p0_wr_data_48"
        BEL "ddr_rw_inst/c3_p0_wr_data_49" BEL "ddr_rw_inst/c3_p0_wr_data_50"
        BEL "ddr_rw_inst/c3_p0_wr_data_51" BEL "ddr_rw_inst/c3_p0_wr_data_52"
        BEL "ddr_rw_inst/c3_p0_wr_data_53" BEL "ddr_rw_inst/c3_p0_wr_data_54"
        BEL "ddr_rw_inst/c3_p0_wr_data_55" BEL "ddr_rw_inst/c3_p0_wr_data_56"
        BEL "ddr_rw_inst/c3_p0_wr_data_57" BEL "ddr_rw_inst/c3_p0_wr_data_58"
        BEL "ddr_rw_inst/c3_p0_wr_data_59" BEL "ddr_rw_inst/c3_p0_wr_data_60"
        BEL "ddr_rw_inst/c3_p0_wr_data_61" BEL "ddr_rw_inst/c3_p0_wr_data_62"
        BEL "ddr_rw_inst/c3_p0_wr_data_63" BEL "ddr_rw_inst/c3_p0_wr_data_64"
        BEL "ddr_rw_inst/c3_p0_wr_data_65" BEL "ddr_rw_inst/c3_p0_wr_data_66"
        BEL "ddr_rw_inst/c3_p0_wr_data_67" BEL "ddr_rw_inst/c3_p0_wr_data_68"
        BEL "ddr_rw_inst/c3_p0_wr_data_69" BEL "ddr_rw_inst/c3_p0_wr_data_70"
        BEL "ddr_rw_inst/c3_p0_wr_data_71" BEL "ddr_rw_inst/c3_p0_wr_data_72"
        BEL "ddr_rw_inst/c3_p0_wr_data_73" BEL "ddr_rw_inst/c3_p0_wr_data_74"
        BEL "ddr_rw_inst/c3_p0_wr_data_75" BEL "ddr_rw_inst/c3_p0_wr_data_76"
        BEL "ddr_rw_inst/c3_p0_wr_data_77" BEL "ddr_rw_inst/c3_p0_wr_data_78"
        BEL "ddr_rw_inst/c3_p0_wr_data_79" BEL "ddr_rw_inst/c3_p0_wr_data_80"
        BEL "ddr_rw_inst/c3_p0_wr_data_81" BEL "ddr_rw_inst/c3_p0_wr_data_82"
        BEL "ddr_rw_inst/c3_p0_wr_data_83" BEL "ddr_rw_inst/c3_p0_wr_data_84"
        BEL "ddr_rw_inst/c3_p0_wr_data_85" BEL "ddr_rw_inst/c3_p0_wr_data_86"
        BEL "ddr_rw_inst/c3_p0_wr_data_87" BEL "ddr_rw_inst/c3_p0_wr_data_88"
        BEL "ddr_rw_inst/c3_p0_wr_data_89" BEL "ddr_rw_inst/c3_p0_wr_data_90"
        BEL "ddr_rw_inst/c3_p0_wr_data_91" BEL "ddr_rw_inst/c3_p0_wr_data_92"
        BEL "ddr_rw_inst/c3_p0_wr_data_93" BEL "ddr_rw_inst/c3_p0_wr_data_94"
        BEL "ddr_rw_inst/c3_p0_wr_data_95" BEL "ddr_rw_inst/c3_p0_wr_data_96"
        BEL "ddr_rw_inst/c3_p0_wr_data_97" BEL "ddr_rw_inst/c3_p0_wr_data_98"
        BEL "ddr_rw_inst/c3_p0_wr_data_99" BEL "ddr_rw_inst/c3_p0_wr_data_100"
        BEL "ddr_rw_inst/c3_p0_wr_data_101" BEL
        "ddr_rw_inst/c3_p0_wr_data_102" BEL "ddr_rw_inst/c3_p0_wr_data_103"
        BEL "ddr_rw_inst/c3_p0_wr_data_104" BEL
        "ddr_rw_inst/c3_p0_wr_data_105" BEL "ddr_rw_inst/c3_p0_wr_data_106"
        BEL "ddr_rw_inst/c3_p0_wr_data_107" BEL
        "ddr_rw_inst/c3_p0_wr_data_108" BEL "ddr_rw_inst/c3_p0_wr_data_109"
        BEL "ddr_rw_inst/c3_p0_wr_data_110" BEL
        "ddr_rw_inst/c3_p0_wr_data_111" BEL "ddr_rw_inst/c3_p0_wr_data_112"
        BEL "ddr_rw_inst/c3_p0_wr_data_113" BEL
        "ddr_rw_inst/c3_p0_wr_data_114" BEL "ddr_rw_inst/c3_p0_wr_data_115"
        BEL "ddr_rw_inst/c3_p0_wr_data_116" BEL
        "ddr_rw_inst/c3_p0_wr_data_117" BEL "ddr_rw_inst/c3_p0_wr_data_118"
        BEL "ddr_rw_inst/c3_p0_wr_data_119" BEL
        "ddr_rw_inst/c3_p0_wr_data_120" BEL "ddr_rw_inst/c3_p0_wr_data_121"
        BEL "ddr_rw_inst/c3_p0_wr_data_122" BEL
        "ddr_rw_inst/c3_p0_wr_data_123" BEL "ddr_rw_inst/c3_p0_wr_data_124"
        BEL "ddr_rw_inst/c3_p0_wr_data_125" BEL
        "ddr_rw_inst/c3_p0_wr_data_126" BEL "ddr_rw_inst/c3_p0_wr_data_127"
        BEL "ddr_rw_inst/c3_p0_cmd_byte_addr_4" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_5" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_6" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_7" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_8" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_9" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_10" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_11" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_12" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_13" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_14" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_15" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_16" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_17" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_18" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_19" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_20" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_21" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_22" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_23" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_24" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_25" BEL
        "ddr_rw_inst/c3_p0_cmd_byte_addr_26" BEL "ddr_rw_inst/ddr_rden_reg1"
        BEL "ddr_rw_inst/ddr_rd_cmd_reg1" BEL "ddr_rw_inst/exd_wr_off" BEL
        "ddr_rw_inst/exd_rd_off" BEL "ddr_rw_inst/exd_cal_sign" BEL
        "ddr_rw_inst/ddr_wren_reg1" BEL "ddr_rw_inst/ddr_rden_reg2" BEL
        "ddr_rw_inst/ddr_rd_cmd_reg2" BEL "ddr_rw_inst/exd_ddr_data_0_0" BEL
        "ddr_rw_inst/exd_ddr_data_0_1" BEL "ddr_rw_inst/exd_ddr_data_0_2" BEL
        "ddr_rw_inst/exd_ddr_data_0_3" BEL "ddr_rw_inst/exd_ddr_data_0_4" BEL
        "ddr_rw_inst/exd_ddr_data_0_5" BEL "ddr_rw_inst/exd_ddr_data_0_6" BEL
        "ddr_rw_inst/exd_ddr_data_0_7" BEL "ddr_rw_inst/exd_ddr_data_0_8" BEL
        "ddr_rw_inst/exd_ddr_data_0_9" BEL "ddr_rw_inst/exd_ddr_data_0_10" BEL
        "ddr_rw_inst/exd_ddr_data_0_11" BEL "ddr_rw_inst/exd_ddr_data_0_12"
        BEL "ddr_rw_inst/exd_ddr_data_0_13" BEL
        "ddr_rw_inst/exd_ddr_data_0_14" BEL "ddr_rw_inst/exd_ddr_data_0_15"
        BEL "ddr_rw_inst/exd_ddr_data_0_16" BEL
        "ddr_rw_inst/exd_ddr_data_0_17" BEL "ddr_rw_inst/exd_ddr_data_0_18"
        BEL "ddr_rw_inst/exd_ddr_data_0_19" BEL
        "ddr_rw_inst/exd_ddr_data_0_20" BEL "ddr_rw_inst/exd_ddr_data_0_21"
        BEL "ddr_rw_inst/exd_ddr_data_0_22" BEL
        "ddr_rw_inst/exd_ddr_data_0_23" BEL "ddr_rw_inst/exd_ddr_data_0_24"
        BEL "ddr_rw_inst/exd_ddr_data_0_25" BEL
        "ddr_rw_inst/exd_ddr_data_0_26" BEL "ddr_rw_inst/exd_ddr_data_0_27"
        BEL "ddr_rw_inst/exd_ddr_data_0_28" BEL
        "ddr_rw_inst/exd_ddr_data_0_29" BEL "ddr_rw_inst/exd_ddr_data_0_30"
        BEL "ddr_rw_inst/exd_ddr_data_0_31" BEL
        "ddr_rw_inst/exd_ddr_data_0_32" BEL "ddr_rw_inst/exd_ddr_data_0_33"
        BEL "ddr_rw_inst/exd_ddr_data_0_34" BEL
        "ddr_rw_inst/exd_ddr_data_0_35" BEL "ddr_rw_inst/exd_ddr_data_0_36"
        BEL "ddr_rw_inst/exd_ddr_data_0_37" BEL
        "ddr_rw_inst/exd_ddr_data_0_38" BEL "ddr_rw_inst/exd_ddr_data_0_39"
        BEL "ddr_rw_inst/exd_ddr_data_0_40" BEL
        "ddr_rw_inst/exd_ddr_data_0_41" BEL "ddr_rw_inst/exd_ddr_data_0_42"
        BEL "ddr_rw_inst/exd_ddr_data_0_43" BEL
        "ddr_rw_inst/exd_ddr_data_0_44" BEL "ddr_rw_inst/exd_ddr_data_0_45"
        BEL "ddr_rw_inst/exd_ddr_data_0_46" BEL
        "ddr_rw_inst/exd_ddr_data_0_47" BEL "ddr_rw_inst/exd_ddr_data_0_48"
        BEL "ddr_rw_inst/exd_ddr_data_0_49" BEL
        "ddr_rw_inst/exd_ddr_data_0_50" BEL "ddr_rw_inst/exd_ddr_data_0_51"
        BEL "ddr_rw_inst/exd_ddr_data_0_52" BEL
        "ddr_rw_inst/exd_ddr_data_0_53" BEL "ddr_rw_inst/exd_ddr_data_0_54"
        BEL "ddr_rw_inst/exd_ddr_data_0_55" BEL
        "ddr_rw_inst/exd_ddr_data_0_56" BEL "ddr_rw_inst/exd_ddr_data_0_57"
        BEL "ddr_rw_inst/exd_ddr_data_0_58" BEL
        "ddr_rw_inst/exd_ddr_data_0_59" BEL "ddr_rw_inst/exd_ddr_data_0_60"
        BEL "ddr_rw_inst/exd_ddr_data_0_61" BEL
        "ddr_rw_inst/exd_ddr_data_0_62" BEL "ddr_rw_inst/exd_ddr_data_0_63"
        BEL "ddr_rw_inst/exd_ddr_data_0_64" BEL
        "ddr_rw_inst/exd_ddr_data_0_65" BEL "ddr_rw_inst/exd_ddr_data_0_66"
        BEL "ddr_rw_inst/exd_ddr_data_0_67" BEL
        "ddr_rw_inst/exd_ddr_data_0_68" BEL "ddr_rw_inst/exd_ddr_data_0_69"
        BEL "ddr_rw_inst/exd_ddr_data_0_70" BEL
        "ddr_rw_inst/exd_ddr_data_0_71" BEL "ddr_rw_inst/exd_ddr_data_0_72"
        BEL "ddr_rw_inst/exd_ddr_data_0_73" BEL
        "ddr_rw_inst/exd_ddr_data_0_74" BEL "ddr_rw_inst/exd_ddr_data_0_75"
        BEL "ddr_rw_inst/exd_ddr_data_0_76" BEL
        "ddr_rw_inst/exd_ddr_data_0_77" BEL "ddr_rw_inst/exd_ddr_data_0_78"
        BEL "ddr_rw_inst/exd_ddr_data_0_79" BEL
        "ddr_rw_inst/exd_ddr_data_0_80" BEL "ddr_rw_inst/exd_ddr_data_0_81"
        BEL "ddr_rw_inst/exd_ddr_data_0_82" BEL
        "ddr_rw_inst/exd_ddr_data_0_83" BEL "ddr_rw_inst/exd_ddr_data_0_84"
        BEL "ddr_rw_inst/exd_ddr_data_0_85" BEL
        "ddr_rw_inst/exd_ddr_data_0_86" BEL "ddr_rw_inst/exd_ddr_data_0_87"
        BEL "ddr_rw_inst/exd_ddr_data_0_88" BEL
        "ddr_rw_inst/exd_ddr_data_0_89" BEL "ddr_rw_inst/exd_ddr_data_0_90"
        BEL "ddr_rw_inst/exd_ddr_data_0_91" BEL
        "ddr_rw_inst/exd_ddr_data_0_92" BEL "ddr_rw_inst/exd_ddr_data_0_93"
        BEL "ddr_rw_inst/exd_ddr_data_0_94" BEL
        "ddr_rw_inst/exd_ddr_data_0_95" BEL "ddr_rw_inst/exd_ddr_data_0_96"
        BEL "ddr_rw_inst/exd_ddr_data_0_97" BEL
        "ddr_rw_inst/exd_ddr_data_0_98" BEL "ddr_rw_inst/exd_ddr_data_0_99"
        BEL "ddr_rw_inst/exd_ddr_data_0_100" BEL
        "ddr_rw_inst/exd_ddr_data_0_101" BEL "ddr_rw_inst/exd_ddr_data_0_102"
        BEL "ddr_rw_inst/exd_ddr_data_0_103" BEL
        "ddr_rw_inst/exd_ddr_data_0_104" BEL "ddr_rw_inst/exd_ddr_data_0_105"
        BEL "ddr_rw_inst/exd_ddr_data_0_106" BEL
        "ddr_rw_inst/exd_ddr_data_0_107" BEL "ddr_rw_inst/exd_ddr_data_0_108"
        BEL "ddr_rw_inst/exd_ddr_data_0_109" BEL
        "ddr_rw_inst/exd_ddr_data_0_110" BEL "ddr_rw_inst/exd_ddr_data_0_111"
        BEL "ddr_rw_inst/exd_ddr_data_0_112" BEL
        "ddr_rw_inst/exd_ddr_data_0_113" BEL "ddr_rw_inst/exd_ddr_data_0_114"
        BEL "ddr_rw_inst/exd_ddr_data_0_115" BEL
        "ddr_rw_inst/exd_ddr_data_0_116" BEL "ddr_rw_inst/exd_ddr_data_0_117"
        BEL "ddr_rw_inst/exd_ddr_data_0_118" BEL
        "ddr_rw_inst/exd_ddr_data_0_119" BEL "ddr_rw_inst/exd_ddr_data_0_120"
        BEL "ddr_rw_inst/exd_ddr_data_0_121" BEL
        "ddr_rw_inst/exd_ddr_data_0_122" BEL "ddr_rw_inst/exd_ddr_data_0_123"
        BEL "ddr_rw_inst/exd_ddr_data_0_124" BEL
        "ddr_rw_inst/exd_ddr_data_0_125" BEL "ddr_rw_inst/exd_ddr_data_0_126"
        BEL "ddr_rw_inst/exd_ddr_data_0_127" BEL
        "ddr_rw_inst/exd_ddr_data_0_240" BEL "ddr_rw_inst/exd_ddr_data_0_241"
        BEL "ddr_rw_inst/exd_ddr_data_0_242" BEL
        "ddr_rw_inst/exd_ddr_data_0_243" BEL "ddr_rw_inst/exd_ddr_data_0_244"
        BEL "ddr_rw_inst/exd_ddr_data_0_245" BEL
        "ddr_rw_inst/exd_ddr_data_0_246" BEL "ddr_rw_inst/exd_ddr_data_0_247"
        BEL "ddr_rw_inst/exd_ddr_data_0_248" BEL
        "ddr_rw_inst/exd_ddr_data_0_249" BEL "ddr_rw_inst/exd_ddr_data_0_250"
        BEL "ddr_rw_inst/exd_ddr_data_0_251" BEL
        "ddr_rw_inst/exd_ddr_data_0_252" BEL "ddr_rw_inst/exd_ddr_data_0_253"
        BEL "ddr_rw_inst/exd_ddr_data_0_254" BEL
        "ddr_rw_inst/exd_ddr_data_0_255" BEL "ddr_rw_inst/exd_ddr_data_0_256"
        BEL "ddr_rw_inst/exd_ddr_data_0_257" BEL
        "ddr_rw_inst/exd_ddr_data_0_258" BEL "ddr_rw_inst/exd_ddr_data_0_259"
        BEL "ddr_rw_inst/exd_ddr_data_0_260" BEL
        "ddr_rw_inst/exd_ddr_data_0_261" BEL "ddr_rw_inst/exd_ddr_data_0_262"
        BEL "ddr_rw_inst/exd_ddr_data_0_263" BEL
        "ddr_rw_inst/exd_ddr_data_0_264" BEL "ddr_rw_inst/exd_ddr_data_0_265"
        BEL "ddr_rw_inst/exd_ddr_data_0_266" BEL
        "ddr_rw_inst/exd_ddr_data_0_267" BEL "ddr_rw_inst/exd_ddr_data_0_268"
        BEL "ddr_rw_inst/exd_ddr_data_0_269" BEL
        "ddr_rw_inst/exd_ddr_data_0_270" BEL "ddr_rw_inst/exd_ddr_data_0_271"
        BEL "ddr_rw_inst/exd_ddr_data_0_272" BEL
        "ddr_rw_inst/exd_ddr_data_0_273" BEL "ddr_rw_inst/exd_ddr_data_0_274"
        BEL "ddr_rw_inst/exd_ddr_data_0_275" BEL
        "ddr_rw_inst/exd_ddr_data_0_276" BEL "ddr_rw_inst/exd_ddr_data_0_277"
        BEL "ddr_rw_inst/exd_ddr_data_0_278" BEL
        "ddr_rw_inst/exd_ddr_data_0_279" BEL "ddr_rw_inst/exd_ddr_data_0_280"
        BEL "ddr_rw_inst/exd_ddr_data_0_281" BEL
        "ddr_rw_inst/exd_ddr_data_0_282" BEL "ddr_rw_inst/exd_ddr_data_0_283"
        BEL "ddr_rw_inst/exd_ddr_data_0_284" BEL
        "ddr_rw_inst/exd_ddr_data_0_285" BEL "ddr_rw_inst/exd_ddr_data_0_286"
        BEL "ddr_rw_inst/exd_ddr_data_0_287" BEL
        "ddr_rw_inst/exd_ddr_data_0_288" BEL "ddr_rw_inst/exd_ddr_data_0_289"
        BEL "ddr_rw_inst/exd_ddr_data_0_290" BEL
        "ddr_rw_inst/exd_ddr_data_0_291" BEL "ddr_rw_inst/exd_ddr_data_0_292"
        BEL "ddr_rw_inst/exd_ddr_data_0_293" BEL
        "ddr_rw_inst/exd_ddr_data_0_294" BEL "ddr_rw_inst/exd_ddr_data_0_295"
        BEL "ddr_rw_inst/exd_ddr_data_0_296" BEL
        "ddr_rw_inst/exd_ddr_data_0_297" BEL "ddr_rw_inst/exd_ddr_data_0_298"
        BEL "ddr_rw_inst/exd_ddr_data_0_299" BEL
        "ddr_rw_inst/exd_ddr_data_0_300" BEL "ddr_rw_inst/exd_ddr_data_0_301"
        BEL "ddr_rw_inst/exd_ddr_data_0_302" BEL
        "ddr_rw_inst/exd_ddr_data_0_303" BEL "ddr_rw_inst/exd_ddr_data_0_304"
        BEL "ddr_rw_inst/exd_ddr_data_0_305" BEL
        "ddr_rw_inst/exd_ddr_data_0_306" BEL "ddr_rw_inst/exd_ddr_data_0_307"
        BEL "ddr_rw_inst/exd_ddr_data_0_308" BEL
        "ddr_rw_inst/exd_ddr_data_0_309" BEL "ddr_rw_inst/exd_ddr_data_0_310"
        BEL "ddr_rw_inst/exd_ddr_data_0_311" BEL
        "ddr_rw_inst/exd_ddr_data_0_312" BEL "ddr_rw_inst/exd_ddr_data_0_313"
        BEL "ddr_rw_inst/exd_ddr_data_0_314" BEL
        "ddr_rw_inst/exd_ddr_data_0_315" BEL "ddr_rw_inst/exd_ddr_data_0_316"
        BEL "ddr_rw_inst/exd_ddr_data_0_317" BEL
        "ddr_rw_inst/exd_ddr_data_0_318" BEL "ddr_rw_inst/exd_ddr_data_0_319"
        BEL "ddr_rw_inst/exd_ddr_data_0_320" BEL
        "ddr_rw_inst/exd_ddr_data_0_321" BEL "ddr_rw_inst/exd_ddr_data_0_322"
        BEL "ddr_rw_inst/exd_ddr_data_0_323" BEL
        "ddr_rw_inst/exd_ddr_data_0_324" BEL "ddr_rw_inst/exd_ddr_data_0_325"
        BEL "ddr_rw_inst/exd_ddr_data_0_326" BEL
        "ddr_rw_inst/exd_ddr_data_0_327" BEL "ddr_rw_inst/exd_ddr_data_0_328"
        BEL "ddr_rw_inst/exd_ddr_data_0_329" BEL
        "ddr_rw_inst/exd_ddr_data_0_330" BEL "ddr_rw_inst/exd_ddr_data_0_331"
        BEL "ddr_rw_inst/exd_ddr_data_0_332" BEL
        "ddr_rw_inst/exd_ddr_data_0_333" BEL "ddr_rw_inst/exd_ddr_data_0_334"
        BEL "ddr_rw_inst/exd_ddr_data_0_335" BEL
        "ddr_rw_inst/exd_ddr_data_0_336" BEL "ddr_rw_inst/exd_ddr_data_0_337"
        BEL "ddr_rw_inst/exd_ddr_data_0_338" BEL
        "ddr_rw_inst/exd_ddr_data_0_339" BEL "ddr_rw_inst/exd_ddr_data_0_340"
        BEL "ddr_rw_inst/exd_ddr_data_0_341" BEL
        "ddr_rw_inst/exd_ddr_data_0_342" BEL "ddr_rw_inst/exd_ddr_data_0_343"
        BEL "ddr_rw_inst/exd_ddr_data_0_344" BEL
        "ddr_rw_inst/exd_ddr_data_0_345" BEL "ddr_rw_inst/exd_ddr_data_0_346"
        BEL "ddr_rw_inst/exd_ddr_data_0_347" BEL
        "ddr_rw_inst/exd_ddr_data_0_348" BEL "ddr_rw_inst/exd_ddr_data_0_349"
        BEL "ddr_rw_inst/exd_ddr_data_0_350" BEL
        "ddr_rw_inst/exd_ddr_data_0_351" BEL "ddr_rw_inst/exd_ddr_data_0_352"
        BEL "ddr_rw_inst/exd_ddr_data_0_353" BEL
        "ddr_rw_inst/exd_ddr_data_0_354" BEL "ddr_rw_inst/exd_ddr_data_0_355"
        BEL "ddr_rw_inst/exd_ddr_data_0_356" BEL
        "ddr_rw_inst/exd_ddr_data_0_357" BEL "ddr_rw_inst/exd_ddr_data_0_358"
        BEL "ddr_rw_inst/exd_ddr_data_0_359" BEL
        "ddr_rw_inst/exd_ddr_data_0_360" BEL "ddr_rw_inst/exd_ddr_data_0_361"
        BEL "ddr_rw_inst/exd_ddr_data_0_362" BEL
        "ddr_rw_inst/exd_ddr_data_0_363" BEL "ddr_rw_inst/exd_ddr_data_0_364"
        BEL "ddr_rw_inst/exd_ddr_data_0_365" BEL
        "ddr_rw_inst/exd_ddr_data_0_366" BEL "ddr_rw_inst/exd_ddr_data_0_367"
        BEL "ddr_rw_inst/exd_ddr_data_0_368" BEL
        "ddr_rw_inst/exd_ddr_data_0_369" BEL "ddr_rw_inst/exd_ddr_data_0_370"
        BEL "ddr_rw_inst/exd_ddr_data_0_371" BEL
        "ddr_rw_inst/exd_ddr_data_0_372" BEL "ddr_rw_inst/exd_ddr_data_0_373"
        BEL "ddr_rw_inst/exd_ddr_data_0_374" BEL
        "ddr_rw_inst/exd_ddr_data_0_375" BEL "ddr_rw_inst/exd_ddr_data_0_376"
        BEL "ddr_rw_inst/exd_ddr_data_0_377" BEL
        "ddr_rw_inst/exd_ddr_data_0_378" BEL "ddr_rw_inst/exd_ddr_data_0_379"
        BEL "ddr_rw_inst/exd_ddr_data_0_380" BEL
        "ddr_rw_inst/exd_ddr_data_0_381" BEL "ddr_rw_inst/exd_ddr_data_0_382"
        BEL "ddr_rw_inst/exd_ddr_data_0_383" BEL
        "ddr_rw_inst/exd_ddr_data_0_496" BEL "ddr_rw_inst/exd_ddr_data_0_497"
        BEL "ddr_rw_inst/exd_ddr_data_0_498" BEL
        "ddr_rw_inst/exd_ddr_data_0_499" BEL "ddr_rw_inst/exd_ddr_data_0_500"
        BEL "ddr_rw_inst/exd_ddr_data_0_501" BEL
        "ddr_rw_inst/exd_ddr_data_0_502" BEL "ddr_rw_inst/exd_ddr_data_0_503"
        BEL "ddr_rw_inst/exd_ddr_data_0_504" BEL
        "ddr_rw_inst/exd_ddr_data_0_505" BEL "ddr_rw_inst/exd_ddr_data_0_506"
        BEL "ddr_rw_inst/exd_ddr_data_0_507" BEL
        "ddr_rw_inst/exd_ddr_data_0_508" BEL "ddr_rw_inst/exd_ddr_data_0_509"
        BEL "ddr_rw_inst/exd_ddr_data_0_510" BEL
        "ddr_rw_inst/exd_ddr_data_0_511" BEL "ddr_rw_inst/exd_wr_flag1" BEL
        "ddr_rw_inst/exd_rd_flag1" BEL "ddr_rw_inst/ddr_wren_reg2" BEL
        "ddr_rw_inst/exd_code_dathree_0_0" BEL
        "ddr_rw_inst/exd_code_dathree_0_1" BEL
        "ddr_rw_inst/exd_code_dathree_0_2" BEL
        "ddr_rw_inst/exd_code_dathree_0_3" BEL
        "ddr_rw_inst/exd_code_dathree_0_4" BEL
        "ddr_rw_inst/exd_code_dathree_0_5" BEL
        "ddr_rw_inst/exd_code_dathree_0_6" BEL
        "ddr_rw_inst/exd_code_dathree_0_7" BEL
        "ddr_rw_inst/exd_code_dathree_0_8" BEL
        "ddr_rw_inst/exd_code_dathree_0_9" BEL
        "ddr_rw_inst/exd_code_dathree_0_10" BEL
        "ddr_rw_inst/exd_code_dathree_0_11" BEL
        "ddr_rw_inst/exd_code_dathree_0_12" BEL
        "ddr_rw_inst/exd_code_dathree_0_13" BEL
        "ddr_rw_inst/exd_code_dathree_0_14" BEL
        "ddr_rw_inst/exd_code_dathree_0_15" BEL
        "ddr_rw_inst/exd_code_dathree_0_16" BEL
        "ddr_rw_inst/exd_code_dathree_0_17" BEL
        "ddr_rw_inst/exd_code_dathree_0_18" BEL
        "ddr_rw_inst/exd_code_dathree_0_19" BEL
        "ddr_rw_inst/exd_code_dathree_0_20" BEL
        "ddr_rw_inst/exd_code_dathree_0_21" BEL
        "ddr_rw_inst/exd_code_dathree_0_22" BEL
        "ddr_rw_inst/exd_code_dathree_0_23" BEL
        "ddr_rw_inst/exd_code_dathree_0_24" BEL
        "ddr_rw_inst/exd_code_dathree_0_25" BEL
        "ddr_rw_inst/exd_code_dathree_0_26" BEL
        "ddr_rw_inst/exd_code_dathree_0_27" BEL
        "ddr_rw_inst/exd_code_dathree_0_28" BEL
        "ddr_rw_inst/exd_code_dathree_0_29" BEL
        "ddr_rw_inst/exd_code_dathree_0_30" BEL
        "ddr_rw_inst/exd_code_dathree_0_31" BEL
        "ddr_rw_inst/exd_code_dathree_0_32" BEL
        "ddr_rw_inst/exd_code_dathree_0_33" BEL
        "ddr_rw_inst/exd_code_dathree_0_34" BEL
        "ddr_rw_inst/exd_code_dathree_0_35" BEL
        "ddr_rw_inst/exd_code_dathree_0_36" BEL
        "ddr_rw_inst/exd_code_dathree_0_37" BEL
        "ddr_rw_inst/exd_code_dathree_0_38" BEL
        "ddr_rw_inst/exd_code_dathree_0_39" BEL
        "ddr_rw_inst/exd_code_dathree_0_40" BEL
        "ddr_rw_inst/exd_code_dathree_0_41" BEL
        "ddr_rw_inst/exd_code_dathree_0_42" BEL
        "ddr_rw_inst/exd_code_dathree_0_43" BEL
        "ddr_rw_inst/exd_code_dathree_0_44" BEL
        "ddr_rw_inst/exd_code_dathree_0_45" BEL
        "ddr_rw_inst/exd_code_dathree_0_46" BEL
        "ddr_rw_inst/exd_code_dathree_0_47" BEL
        "ddr_rw_inst/exd_code_dathree_0_48" BEL
        "ddr_rw_inst/exd_code_dathree_0_49" BEL
        "ddr_rw_inst/exd_code_dathree_0_50" BEL
        "ddr_rw_inst/exd_code_dathree_0_51" BEL
        "ddr_rw_inst/exd_code_dathree_0_52" BEL
        "ddr_rw_inst/exd_code_dathree_0_53" BEL
        "ddr_rw_inst/exd_code_dathree_0_54" BEL
        "ddr_rw_inst/exd_code_dathree_0_55" BEL
        "ddr_rw_inst/exd_code_dathree_0_56" BEL
        "ddr_rw_inst/exd_code_dathree_0_57" BEL
        "ddr_rw_inst/exd_code_dathree_0_58" BEL
        "ddr_rw_inst/exd_code_dathree_0_59" BEL
        "ddr_rw_inst/exd_code_dathree_0_60" BEL
        "ddr_rw_inst/exd_code_dathree_0_61" BEL
        "ddr_rw_inst/exd_code_dathree_0_62" BEL
        "ddr_rw_inst/exd_code_dathree_0_63" BEL
        "ddr_rw_inst/exd_code_dathree_0_64" BEL
        "ddr_rw_inst/exd_code_dathree_0_65" BEL
        "ddr_rw_inst/exd_code_dathree_0_66" BEL
        "ddr_rw_inst/exd_code_dathree_0_67" BEL
        "ddr_rw_inst/exd_code_dathree_0_68" BEL
        "ddr_rw_inst/exd_code_dathree_0_69" BEL
        "ddr_rw_inst/exd_code_dathree_0_70" BEL
        "ddr_rw_inst/exd_code_dathree_0_71" BEL
        "ddr_rw_inst/exd_code_dathree_0_72" BEL
        "ddr_rw_inst/exd_code_dathree_0_73" BEL
        "ddr_rw_inst/exd_code_dathree_0_74" BEL
        "ddr_rw_inst/exd_code_dathree_0_75" BEL
        "ddr_rw_inst/exd_code_dathree_0_76" BEL
        "ddr_rw_inst/exd_code_dathree_0_77" BEL
        "ddr_rw_inst/exd_code_dathree_0_78" BEL
        "ddr_rw_inst/exd_code_dathree_0_79" BEL
        "ddr_rw_inst/exd_code_dathree_0_80" BEL
        "ddr_rw_inst/exd_code_dathree_0_81" BEL
        "ddr_rw_inst/exd_code_dathree_0_82" BEL
        "ddr_rw_inst/exd_code_dathree_0_83" BEL
        "ddr_rw_inst/exd_code_dathree_0_84" BEL
        "ddr_rw_inst/exd_code_dathree_0_85" BEL
        "ddr_rw_inst/exd_code_dathree_0_86" BEL
        "ddr_rw_inst/exd_code_dathree_0_87" BEL
        "ddr_rw_inst/exd_code_dathree_0_88" BEL
        "ddr_rw_inst/exd_code_dathree_0_89" BEL
        "ddr_rw_inst/exd_code_data_0_0" BEL "ddr_rw_inst/exd_code_data_0_1"
        BEL "ddr_rw_inst/exd_code_data_0_2" BEL
        "ddr_rw_inst/exd_code_data_0_3" BEL "ddr_rw_inst/exd_code_data_0_4"
        BEL "ddr_rw_inst/exd_code_data_0_5" BEL
        "ddr_rw_inst/exd_code_data_0_6" BEL "ddr_rw_inst/exd_code_data_0_7"
        BEL "ddr_rw_inst/exd_code_data_0_8" BEL
        "ddr_rw_inst/exd_code_data_0_9" BEL "ddr_rw_inst/exd_code_data_0_10"
        BEL "ddr_rw_inst/exd_code_data_0_11" BEL
        "ddr_rw_inst/exd_code_data_0_12" BEL "ddr_rw_inst/exd_code_data_0_13"
        BEL "ddr_rw_inst/exd_code_data_0_14" BEL
        "ddr_rw_inst/exd_code_data_0_15" BEL "ddr_rw_inst/exd_code_data_0_16"
        BEL "ddr_rw_inst/exd_code_data_0_17" BEL
        "ddr_rw_inst/exd_code_data_0_18" BEL "ddr_rw_inst/exd_code_data_0_19"
        BEL "ddr_rw_inst/exd_code_data_0_20" BEL
        "ddr_rw_inst/exd_code_data_0_21" BEL "ddr_rw_inst/exd_code_data_0_22"
        BEL "ddr_rw_inst/exd_code_data_0_23" BEL
        "ddr_rw_inst/exd_code_data_0_24" BEL "ddr_rw_inst/exd_code_data_0_25"
        BEL "ddr_rw_inst/exd_code_data_0_26" BEL
        "ddr_rw_inst/exd_code_data_0_27" BEL "ddr_rw_inst/exd_code_data_0_28"
        BEL "ddr_rw_inst/exd_code_data_0_29" BEL
        "ddr_rw_inst/exd_code_data_0_30" BEL "ddr_rw_inst/exd_code_data_0_31"
        BEL "ddr_rw_inst/exd_code_data_0_32" BEL
        "ddr_rw_inst/exd_code_data_0_33" BEL "ddr_rw_inst/exd_code_data_0_34"
        BEL "ddr_rw_inst/exd_code_data_0_35" BEL
        "ddr_rw_inst/exd_code_data_0_36" BEL "ddr_rw_inst/exd_code_data_0_37"
        BEL "ddr_rw_inst/exd_code_data_0_38" BEL
        "ddr_rw_inst/exd_code_data_0_39" BEL "ddr_rw_inst/exd_code_data_0_40"
        BEL "ddr_rw_inst/exd_code_data_0_41" BEL
        "ddr_rw_inst/exd_code_data_0_42" BEL "ddr_rw_inst/exd_code_data_0_43"
        BEL "ddr_rw_inst/exd_code_data_0_44" BEL
        "ddr_rw_inst/exd_code_data_0_45" BEL "ddr_rw_inst/exd_code_data_0_46"
        BEL "ddr_rw_inst/exd_code_data_0_47" BEL
        "ddr_rw_inst/exd_code_data_0_48" BEL "ddr_rw_inst/exd_code_data_0_49"
        BEL "ddr_rw_inst/exd_code_data_0_50" BEL
        "ddr_rw_inst/exd_code_data_0_51" BEL "ddr_rw_inst/exd_code_data_0_52"
        BEL "ddr_rw_inst/exd_code_data_0_53" BEL
        "ddr_rw_inst/exd_code_data_0_54" BEL "ddr_rw_inst/exd_code_data_0_55"
        BEL "ddr_rw_inst/exd_code_data_0_56" BEL
        "ddr_rw_inst/exd_code_data_0_57" BEL "ddr_rw_inst/exd_code_data_0_58"
        BEL "ddr_rw_inst/exd_code_data_0_59" BEL
        "ddr_rw_inst/exd_code_data_0_60" BEL "ddr_rw_inst/exd_code_data_0_61"
        BEL "ddr_rw_inst/exd_code_data_0_62" BEL
        "ddr_rw_inst/exd_code_data_0_63" BEL "ddr_rw_inst/exd_code_data_0_64"
        BEL "ddr_rw_inst/exd_code_data_0_65" BEL
        "ddr_rw_inst/exd_code_data_0_66" BEL "ddr_rw_inst/exd_code_data_0_67"
        BEL "ddr_rw_inst/exd_code_data_0_68" BEL
        "ddr_rw_inst/exd_code_data_0_69" BEL "ddr_rw_inst/exd_code_data_0_70"
        BEL "ddr_rw_inst/exd_code_data_0_71" BEL
        "ddr_rw_inst/exd_code_data_0_72" BEL "ddr_rw_inst/exd_code_data_0_73"
        BEL "ddr_rw_inst/exd_code_data_0_74" BEL
        "ddr_rw_inst/exd_code_data_0_75" BEL "ddr_rw_inst/exd_code_data_0_76"
        BEL "ddr_rw_inst/exd_code_data_0_77" BEL
        "ddr_rw_inst/exd_code_data_0_78" BEL "ddr_rw_inst/exd_code_data_0_79"
        BEL "ddr_rw_inst/exd_code_data_0_80" BEL
        "ddr_rw_inst/exd_code_data_0_81" BEL "ddr_rw_inst/exd_code_data_0_82"
        BEL "ddr_rw_inst/exd_code_data_0_83" BEL
        "ddr_rw_inst/exd_code_data_0_84" BEL "ddr_rw_inst/exd_code_data_0_85"
        BEL "ddr_rw_inst/exd_code_data_0_86" BEL
        "ddr_rw_inst/exd_code_data_0_87" BEL "ddr_rw_inst/exd_code_data_0_88"
        BEL "ddr_rw_inst/exd_code_data_0_89" BEL
        "ddr_rw_inst/exd_code_datwo_0_0" BEL "ddr_rw_inst/exd_code_datwo_0_1"
        BEL "ddr_rw_inst/exd_code_datwo_0_2" BEL
        "ddr_rw_inst/exd_code_datwo_0_3" BEL "ddr_rw_inst/exd_code_datwo_0_4"
        BEL "ddr_rw_inst/exd_code_datwo_0_5" BEL
        "ddr_rw_inst/exd_code_datwo_0_6" BEL "ddr_rw_inst/exd_code_datwo_0_7"
        BEL "ddr_rw_inst/exd_code_datwo_0_8" BEL
        "ddr_rw_inst/exd_code_datwo_0_9" BEL "ddr_rw_inst/exd_code_datwo_0_10"
        BEL "ddr_rw_inst/exd_code_datwo_0_11" BEL
        "ddr_rw_inst/exd_code_datwo_0_12" BEL
        "ddr_rw_inst/exd_code_datwo_0_13" BEL
        "ddr_rw_inst/exd_code_datwo_0_14" BEL
        "ddr_rw_inst/exd_code_datwo_0_15" BEL
        "ddr_rw_inst/exd_code_datwo_0_16" BEL
        "ddr_rw_inst/exd_code_datwo_0_17" BEL
        "ddr_rw_inst/exd_code_datwo_0_18" BEL
        "ddr_rw_inst/exd_code_datwo_0_19" BEL
        "ddr_rw_inst/exd_code_datwo_0_20" BEL
        "ddr_rw_inst/exd_code_datwo_0_21" BEL
        "ddr_rw_inst/exd_code_datwo_0_22" BEL
        "ddr_rw_inst/exd_code_datwo_0_23" BEL
        "ddr_rw_inst/exd_code_datwo_0_24" BEL
        "ddr_rw_inst/exd_code_datwo_0_25" BEL
        "ddr_rw_inst/exd_code_datwo_0_26" BEL
        "ddr_rw_inst/exd_code_datwo_0_27" BEL
        "ddr_rw_inst/exd_code_datwo_0_28" BEL
        "ddr_rw_inst/exd_code_datwo_0_29" BEL
        "ddr_rw_inst/exd_code_datwo_0_30" BEL
        "ddr_rw_inst/exd_code_datwo_0_31" BEL
        "ddr_rw_inst/exd_code_datwo_0_32" BEL
        "ddr_rw_inst/exd_code_datwo_0_33" BEL
        "ddr_rw_inst/exd_code_datwo_0_34" BEL
        "ddr_rw_inst/exd_code_datwo_0_35" BEL
        "ddr_rw_inst/exd_code_datwo_0_36" BEL
        "ddr_rw_inst/exd_code_datwo_0_37" BEL
        "ddr_rw_inst/exd_code_datwo_0_38" BEL
        "ddr_rw_inst/exd_code_datwo_0_39" BEL
        "ddr_rw_inst/exd_code_datwo_0_40" BEL
        "ddr_rw_inst/exd_code_datwo_0_41" BEL
        "ddr_rw_inst/exd_code_datwo_0_42" BEL
        "ddr_rw_inst/exd_code_datwo_0_43" BEL
        "ddr_rw_inst/exd_code_datwo_0_44" BEL
        "ddr_rw_inst/exd_code_datwo_0_45" BEL
        "ddr_rw_inst/exd_code_datwo_0_46" BEL
        "ddr_rw_inst/exd_code_datwo_0_47" BEL
        "ddr_rw_inst/exd_code_datwo_0_48" BEL
        "ddr_rw_inst/exd_code_datwo_0_49" BEL
        "ddr_rw_inst/exd_code_datwo_0_50" BEL
        "ddr_rw_inst/exd_code_datwo_0_51" BEL
        "ddr_rw_inst/exd_code_datwo_0_52" BEL
        "ddr_rw_inst/exd_code_datwo_0_53" BEL
        "ddr_rw_inst/exd_code_datwo_0_54" BEL
        "ddr_rw_inst/exd_code_datwo_0_55" BEL
        "ddr_rw_inst/exd_code_datwo_0_56" BEL
        "ddr_rw_inst/exd_code_datwo_0_57" BEL
        "ddr_rw_inst/exd_code_datwo_0_58" BEL
        "ddr_rw_inst/exd_code_datwo_0_59" BEL
        "ddr_rw_inst/exd_code_datwo_0_60" BEL
        "ddr_rw_inst/exd_code_datwo_0_61" BEL
        "ddr_rw_inst/exd_code_datwo_0_62" BEL
        "ddr_rw_inst/exd_code_datwo_0_63" BEL
        "ddr_rw_inst/exd_code_datwo_0_64" BEL
        "ddr_rw_inst/exd_code_datwo_0_65" BEL
        "ddr_rw_inst/exd_code_datwo_0_66" BEL
        "ddr_rw_inst/exd_code_datwo_0_67" BEL
        "ddr_rw_inst/exd_code_datwo_0_68" BEL
        "ddr_rw_inst/exd_code_datwo_0_69" BEL
        "ddr_rw_inst/exd_code_datwo_0_70" BEL
        "ddr_rw_inst/exd_code_datwo_0_71" BEL
        "ddr_rw_inst/exd_code_datwo_0_72" BEL
        "ddr_rw_inst/exd_code_datwo_0_73" BEL
        "ddr_rw_inst/exd_code_datwo_0_74" BEL
        "ddr_rw_inst/exd_code_datwo_0_75" BEL
        "ddr_rw_inst/exd_code_datwo_0_76" BEL
        "ddr_rw_inst/exd_code_datwo_0_77" BEL
        "ddr_rw_inst/exd_code_datwo_0_78" BEL
        "ddr_rw_inst/exd_code_datwo_0_79" BEL
        "ddr_rw_inst/exd_code_datwo_0_80" BEL
        "ddr_rw_inst/exd_code_datwo_0_81" BEL
        "ddr_rw_inst/exd_code_datwo_0_82" BEL
        "ddr_rw_inst/exd_code_datwo_0_83" BEL
        "ddr_rw_inst/exd_code_datwo_0_84" BEL
        "ddr_rw_inst/exd_code_datwo_0_85" BEL
        "ddr_rw_inst/exd_code_datwo_0_86" BEL
        "ddr_rw_inst/exd_code_datwo_0_87" BEL
        "ddr_rw_inst/exd_code_datwo_0_88" BEL
        "ddr_rw_inst/exd_code_datwo_0_89" BEL
        "ddr_rw_inst/exd_code_datwo_0_90" BEL
        "ddr_rw_inst/exd_code_datwo_0_91" BEL
        "ddr_rw_inst/exd_code_datwo_0_92" BEL
        "ddr_rw_inst/exd_code_datwo_0_93" BEL
        "ddr_rw_inst/exd_code_datwo_0_94" BEL
        "ddr_rw_inst/exd_code_datwo_0_95" BEL
        "ddr_rw_inst/exd_code_datwo_0_96" BEL
        "ddr_rw_inst/exd_code_datwo_0_97" BEL
        "ddr_rw_inst/exd_code_datwo_0_98" BEL
        "ddr_rw_inst/exd_code_datwo_0_99" BEL
        "ddr_rw_inst/exd_code_datwo_0_100" BEL
        "ddr_rw_inst/exd_code_datwo_0_101" BEL
        "ddr_rw_inst/exd_code_datwo_0_102" BEL
        "ddr_rw_inst/exd_code_datwo_0_103" BEL
        "ddr_rw_inst/exd_code_datwo_0_104" BEL
        "ddr_rw_inst/exd_code_datwo_0_105" BEL
        "ddr_rw_inst/exd_code_datwo_0_106" BEL
        "ddr_rw_inst/exd_code_datwo_0_107" BEL "ddr_rw_inst/exd_code_cnt_0"
        BEL "ddr_rw_inst/exd_code_cnt_1" BEL "ddr_rw_inst/exd_code_cnt_2" BEL
        "ddr_rw_inst/exd_code_cnt_3" BEL "ddr_rw_inst/exd_code_cnt_4" BEL
        "ddr_rw_inst/exd_code_cnt_5" BEL "ddr_rw_inst/exd_code_cnt_6" BEL
        "ddr_rw_inst/exd_code_cnt_7" BEL "ddr_rw_inst/exd_code_cnt_8" BEL
        "ddr_rw_inst/exd_code_cnt_9" BEL "ddr_rw_inst/exd_code_cnt_10" BEL
        "ddr_rw_inst/exd_code_cnt_11" BEL "ddr_rw_inst/exd_code_cnt_12" BEL
        "ddr_rw_inst/exd_code_cnt_13" BEL "ddr_rw_inst/exd_code_cnt_14" BEL
        "ddr_rw_inst/exd_code_cnt_15" BEL "ddr_rw_inst/exdt_code_cnt_0" BEL
        "ddr_rw_inst/exdt_code_cnt_1" BEL "ddr_rw_inst/exdt_code_cnt_2" BEL
        "ddr_rw_inst/exdt_code_cnt_3" BEL "ddr_rw_inst/exdt_code_cnt_4" BEL
        "ddr_rw_inst/exd_addr_5" BEL "ddr_rw_inst/exd_addr_6" BEL
        "ddr_rw_inst/exd_addr_7" BEL "ddr_rw_inst/exd_addr_8" BEL
        "ddr_rw_inst/exd_addr_9" BEL "ddr_rw_inst/exd_addr_12" BEL
        "ddr_rw_inst/exd_addr_13" BEL "ddr_rw_inst/exd_addr_14" BEL
        "ddr_rw_inst/exd_addr_15" BEL "ddr_rw_inst/exd_addr_16" BEL
        "ddr_rw_inst/exd_addr_17" BEL "ddr_rw_inst/exd_addr_18" BEL
        "ddr_rw_inst/exd_addr_19" BEL "ddr_rw_inst/exd_addr_20" BEL
        "ddr_rw_inst/exd_addr_21" BEL "ddr_rw_inst/exd_addr_22" BEL
        "ddr_rw_inst/exd_addr_23" BEL "ddr_rw_inst/exd_addr_24" BEL
        "ddr_rw_inst/exd_addr_25" BEL "ddr_rw_inst/exd_addr_26" BEL
        "ddr_rw_inst/i_R_0" BEL "ddr_rw_inst/i_R_1" BEL "ddr_rw_inst/i_R_2"
        BEL "ddr_rw_inst/i_R_3" BEL "ddr_rw_inst/i_R_4" BEL
        "ddr_rw_inst/i_B_0" BEL "ddr_rw_inst/i_B_1" BEL "ddr_rw_inst/i_B_2"
        BEL "ddr_rw_inst/i_B_3" BEL "ddr_rw_inst/i_B_4" BEL
        "ddr_rw_inst/i_G_0" BEL "ddr_rw_inst/i_G_1" BEL "ddr_rw_inst/i_G_2"
        BEL "ddr_rw_inst/i_G_3" BEL "ddr_rw_inst/i_G_4" BEL
        "ddr_rw_inst/i_G_5" BEL "ddr_rw_inst/j_R_0" BEL "ddr_rw_inst/j_R_1"
        BEL "ddr_rw_inst/j_R_2" BEL "ddr_rw_inst/j_R_3" BEL
        "ddr_rw_inst/j_R_4" BEL "ddr_rw_inst/j_B_0" BEL "ddr_rw_inst/j_B_1"
        BEL "ddr_rw_inst/j_B_2" BEL "ddr_rw_inst/j_B_3" BEL
        "ddr_rw_inst/j_B_4" BEL "ddr_rw_inst/j_G_0" BEL "ddr_rw_inst/j_G_1"
        BEL "ddr_rw_inst/j_G_2" BEL "ddr_rw_inst/j_G_3" BEL
        "ddr_rw_inst/j_G_4" BEL "ddr_rw_inst/j_G_5" BEL "ddr_rw_inst/u_R_0"
        BEL "ddr_rw_inst/u_R_1" BEL "ddr_rw_inst/u_R_2" BEL
        "ddr_rw_inst/u_R_3" BEL "ddr_rw_inst/u_R_4" BEL "ddr_rw_inst/u_B_0"
        BEL "ddr_rw_inst/u_B_1" BEL "ddr_rw_inst/u_B_2" BEL
        "ddr_rw_inst/u_B_3" BEL "ddr_rw_inst/u_B_4" BEL "ddr_rw_inst/u_G_0"
        BEL "ddr_rw_inst/u_G_1" BEL "ddr_rw_inst/u_G_2" BEL
        "ddr_rw_inst/u_G_3" BEL "ddr_rw_inst/u_G_4" BEL "ddr_rw_inst/u_G_5"
        BEL "ddr_rw_inst/exd_line_one_0" BEL "ddr_rw_inst/exd_line_one_1" BEL
        "ddr_rw_inst/exd_line_one_2" BEL "ddr_rw_inst/exd_line_one_3" BEL
        "ddr_rw_inst/exd_line_one_4" BEL "ddr_rw_inst/exd_line_one_5" BEL
        "ddr_rw_inst/exd_line_one_6" BEL "ddr_rw_inst/exd_line_one_7" BEL
        "ddr_rw_inst/exd_line_one_8" BEL "ddr_rw_inst/exd_line_one_9" BEL
        "ddr_rw_inst/exd_line_one_10" BEL "ddr_rw_inst/exd_line_one_11" BEL
        "ddr_rw_inst/exd_line_one_12" BEL "ddr_rw_inst/exd_line_one_13" BEL
        "ddr_rw_inst/exd_line_one_14" BEL "ddr_rw_inst/exd_line_one_15" BEL
        "ddr_rw_inst/exd_line_one_16" BEL "ddr_rw_inst/exd_line_one_17" BEL
        "ddr_rw_inst/exd_line_one_18" BEL "ddr_rw_inst/exd_line_one_19" BEL
        "ddr_rw_inst/exd_line_one_20" BEL "ddr_rw_inst/exd_line_one_21" BEL
        "ddr_rw_inst/exd_line_one_22" BEL "ddr_rw_inst/exd_line_one_23" BEL
        "ddr_rw_inst/exd_line_one_24" BEL "ddr_rw_inst/exd_line_one_25" BEL
        "ddr_rw_inst/exd_line_one_26" BEL "ddr_rw_inst/exd_line_one_27" BEL
        "ddr_rw_inst/exd_line_one_28" BEL "ddr_rw_inst/exd_line_one_29" BEL
        "ddr_rw_inst/exd_line_one_30" BEL "ddr_rw_inst/exd_line_one_31" BEL
        "ddr_rw_inst/exd_line_one_32" BEL "ddr_rw_inst/exd_line_one_33" BEL
        "ddr_rw_inst/exd_line_one_34" BEL "ddr_rw_inst/exd_line_one_35" BEL
        "ddr_rw_inst/exd_line_one_36" BEL "ddr_rw_inst/exd_line_one_37" BEL
        "ddr_rw_inst/exd_line_one_38" BEL "ddr_rw_inst/exd_line_one_39" BEL
        "ddr_rw_inst/exd_line_one_40" BEL "ddr_rw_inst/exd_line_one_41" BEL
        "ddr_rw_inst/exd_line_one_42" BEL "ddr_rw_inst/exd_line_one_43" BEL
        "ddr_rw_inst/exd_line_one_44" BEL "ddr_rw_inst/exd_line_one_45" BEL
        "ddr_rw_inst/exd_line_one_46" BEL "ddr_rw_inst/exd_line_one_47" BEL
        "ddr_rw_inst/exd_line_one_48" BEL "ddr_rw_inst/exd_line_one_49" BEL
        "ddr_rw_inst/exd_line_one_50" BEL "ddr_rw_inst/exd_line_one_51" BEL
        "ddr_rw_inst/exd_line_one_52" BEL "ddr_rw_inst/exd_line_one_53" BEL
        "ddr_rw_inst/exd_line_one_54" BEL "ddr_rw_inst/exd_line_one_55" BEL
        "ddr_rw_inst/exd_line_one_56" BEL "ddr_rw_inst/exd_line_one_57" BEL
        "ddr_rw_inst/exd_line_one_58" BEL "ddr_rw_inst/exd_line_one_59" BEL
        "ddr_rw_inst/exd_line_one_60" BEL "ddr_rw_inst/exd_line_one_61" BEL
        "ddr_rw_inst/exd_line_one_62" BEL "ddr_rw_inst/exd_line_one_63" BEL
        "ddr_rw_inst/exd_line_one_64" BEL "ddr_rw_inst/exd_line_one_65" BEL
        "ddr_rw_inst/exd_line_one_66" BEL "ddr_rw_inst/exd_line_one_67" BEL
        "ddr_rw_inst/exd_line_one_68" BEL "ddr_rw_inst/exd_line_one_69" BEL
        "ddr_rw_inst/exd_line_one_70" BEL "ddr_rw_inst/exd_line_one_71" BEL
        "ddr_rw_inst/exd_line_one_72" BEL "ddr_rw_inst/exd_line_one_73" BEL
        "ddr_rw_inst/exd_line_one_74" BEL "ddr_rw_inst/exd_line_one_75" BEL
        "ddr_rw_inst/exd_line_one_76" BEL "ddr_rw_inst/exd_line_one_77" BEL
        "ddr_rw_inst/exd_line_one_78" BEL "ddr_rw_inst/exd_line_one_79" BEL
        "ddr_rw_inst/exd_line_one_80" BEL "ddr_rw_inst/exd_line_one_81" BEL
        "ddr_rw_inst/exd_line_one_82" BEL "ddr_rw_inst/exd_line_one_83" BEL
        "ddr_rw_inst/exd_line_one_84" BEL "ddr_rw_inst/exd_line_one_85" BEL
        "ddr_rw_inst/exd_line_one_86" BEL "ddr_rw_inst/exd_line_one_87" BEL
        "ddr_rw_inst/exd_line_one_88" BEL "ddr_rw_inst/exd_line_one_89" BEL
        "ddr_rw_inst/exd_line_one_90" BEL "ddr_rw_inst/exd_line_one_91" BEL
        "ddr_rw_inst/exd_line_one_92" BEL "ddr_rw_inst/exd_line_one_93" BEL
        "ddr_rw_inst/exd_line_one_94" BEL "ddr_rw_inst/exd_line_one_95" BEL
        "ddr_rw_inst/exd_line_one_96" BEL "ddr_rw_inst/exd_line_one_97" BEL
        "ddr_rw_inst/exd_line_one_98" BEL "ddr_rw_inst/exd_line_one_99" BEL
        "ddr_rw_inst/exd_line_one_100" BEL "ddr_rw_inst/exd_line_one_101" BEL
        "ddr_rw_inst/exd_line_one_102" BEL "ddr_rw_inst/exd_line_one_103" BEL
        "ddr_rw_inst/exd_line_one_104" BEL "ddr_rw_inst/exd_line_one_105" BEL
        "ddr_rw_inst/exd_line_one_106" BEL "ddr_rw_inst/exd_line_one_107" BEL
        "ddr_rw_inst/exd_line_one_108" BEL "ddr_rw_inst/exd_line_one_109" BEL
        "ddr_rw_inst/exd_line_one_110" BEL "ddr_rw_inst/exd_line_one_111" BEL
        "ddr_rw_inst/exd_line_one_112" BEL "ddr_rw_inst/exd_line_one_113" BEL
        "ddr_rw_inst/exd_line_one_114" BEL "ddr_rw_inst/exd_line_one_115" BEL
        "ddr_rw_inst/exd_line_one_116" BEL "ddr_rw_inst/exd_line_one_117" BEL
        "ddr_rw_inst/exd_line_one_118" BEL "ddr_rw_inst/exd_line_one_119" BEL
        "ddr_rw_inst/exd_line_one_120" BEL "ddr_rw_inst/exd_line_one_121" BEL
        "ddr_rw_inst/exd_line_one_122" BEL "ddr_rw_inst/exd_line_one_123" BEL
        "ddr_rw_inst/exd_line_one_124" BEL "ddr_rw_inst/exd_line_one_125" BEL
        "ddr_rw_inst/exd_line_one_126" BEL "ddr_rw_inst/exd_line_one_127" BEL
        "ddr_rw_inst/exd_line_four_0" BEL "ddr_rw_inst/exd_line_four_1" BEL
        "ddr_rw_inst/exd_line_four_2" BEL "ddr_rw_inst/exd_line_four_3" BEL
        "ddr_rw_inst/exd_line_four_4" BEL "ddr_rw_inst/exd_line_four_5" BEL
        "ddr_rw_inst/exd_line_four_6" BEL "ddr_rw_inst/exd_line_four_7" BEL
        "ddr_rw_inst/exd_line_four_8" BEL "ddr_rw_inst/exd_line_four_9" BEL
        "ddr_rw_inst/exd_line_four_10" BEL "ddr_rw_inst/exd_line_four_11" BEL
        "ddr_rw_inst/exd_line_four_12" BEL "ddr_rw_inst/exd_line_four_13" BEL
        "ddr_rw_inst/exd_line_four_14" BEL "ddr_rw_inst/exd_line_four_15" BEL
        "ddr_rw_inst/exd_line_four_16" BEL "ddr_rw_inst/exd_line_four_17" BEL
        "ddr_rw_inst/exd_line_four_18" BEL "ddr_rw_inst/exd_line_four_19" BEL
        "ddr_rw_inst/exd_line_four_20" BEL "ddr_rw_inst/exd_line_four_21" BEL
        "ddr_rw_inst/exd_line_four_22" BEL "ddr_rw_inst/exd_line_four_23" BEL
        "ddr_rw_inst/exd_line_four_24" BEL "ddr_rw_inst/exd_line_four_25" BEL
        "ddr_rw_inst/exd_line_four_26" BEL "ddr_rw_inst/exd_line_four_27" BEL
        "ddr_rw_inst/exd_line_four_28" BEL "ddr_rw_inst/exd_line_four_29" BEL
        "ddr_rw_inst/exd_line_four_30" BEL "ddr_rw_inst/exd_line_four_31" BEL
        "ddr_rw_inst/exd_line_four_32" BEL "ddr_rw_inst/exd_line_four_33" BEL
        "ddr_rw_inst/exd_line_four_34" BEL "ddr_rw_inst/exd_line_four_35" BEL
        "ddr_rw_inst/exd_line_four_36" BEL "ddr_rw_inst/exd_line_four_37" BEL
        "ddr_rw_inst/exd_line_four_38" BEL "ddr_rw_inst/exd_line_four_39" BEL
        "ddr_rw_inst/exd_line_four_40" BEL "ddr_rw_inst/exd_line_four_41" BEL
        "ddr_rw_inst/exd_line_four_42" BEL "ddr_rw_inst/exd_line_four_43" BEL
        "ddr_rw_inst/exd_line_four_44" BEL "ddr_rw_inst/exd_line_four_45" BEL
        "ddr_rw_inst/exd_line_four_46" BEL "ddr_rw_inst/exd_line_four_47" BEL
        "ddr_rw_inst/exd_line_four_48" BEL "ddr_rw_inst/exd_line_four_49" BEL
        "ddr_rw_inst/exd_line_four_50" BEL "ddr_rw_inst/exd_line_four_51" BEL
        "ddr_rw_inst/exd_line_four_52" BEL "ddr_rw_inst/exd_line_four_53" BEL
        "ddr_rw_inst/exd_line_four_54" BEL "ddr_rw_inst/exd_line_four_55" BEL
        "ddr_rw_inst/exd_line_four_56" BEL "ddr_rw_inst/exd_line_four_57" BEL
        "ddr_rw_inst/exd_line_four_58" BEL "ddr_rw_inst/exd_line_four_59" BEL
        "ddr_rw_inst/exd_line_four_60" BEL "ddr_rw_inst/exd_line_four_61" BEL
        "ddr_rw_inst/exd_line_four_62" BEL "ddr_rw_inst/exd_line_four_63" BEL
        "ddr_rw_inst/exd_line_four_64" BEL "ddr_rw_inst/exd_line_four_65" BEL
        "ddr_rw_inst/exd_line_four_66" BEL "ddr_rw_inst/exd_line_four_67" BEL
        "ddr_rw_inst/exd_line_four_68" BEL "ddr_rw_inst/exd_line_four_69" BEL
        "ddr_rw_inst/exd_line_four_70" BEL "ddr_rw_inst/exd_line_four_71" BEL
        "ddr_rw_inst/exd_line_four_72" BEL "ddr_rw_inst/exd_line_four_73" BEL
        "ddr_rw_inst/exd_line_four_74" BEL "ddr_rw_inst/exd_line_four_75" BEL
        "ddr_rw_inst/exd_line_four_76" BEL "ddr_rw_inst/exd_line_four_77" BEL
        "ddr_rw_inst/exd_line_four_78" BEL "ddr_rw_inst/exd_line_four_79" BEL
        "ddr_rw_inst/exd_line_four_80" BEL "ddr_rw_inst/exd_line_four_81" BEL
        "ddr_rw_inst/exd_line_four_82" BEL "ddr_rw_inst/exd_line_four_83" BEL
        "ddr_rw_inst/exd_line_four_84" BEL "ddr_rw_inst/exd_line_four_85" BEL
        "ddr_rw_inst/exd_line_four_86" BEL "ddr_rw_inst/exd_line_four_87" BEL
        "ddr_rw_inst/exd_line_four_88" BEL "ddr_rw_inst/exd_line_four_89" BEL
        "ddr_rw_inst/exd_line_four_90" BEL "ddr_rw_inst/exd_line_four_91" BEL
        "ddr_rw_inst/exd_line_four_92" BEL "ddr_rw_inst/exd_line_four_93" BEL
        "ddr_rw_inst/exd_line_four_94" BEL "ddr_rw_inst/exd_line_four_95" BEL
        "ddr_rw_inst/exd_line_four_96" BEL "ddr_rw_inst/exd_line_four_97" BEL
        "ddr_rw_inst/exd_line_four_98" BEL "ddr_rw_inst/exd_line_four_99" BEL
        "ddr_rw_inst/exd_line_four_100" BEL "ddr_rw_inst/exd_line_four_101"
        BEL "ddr_rw_inst/exd_line_four_102" BEL
        "ddr_rw_inst/exd_line_four_103" BEL "ddr_rw_inst/exd_line_four_104"
        BEL "ddr_rw_inst/exd_line_four_105" BEL
        "ddr_rw_inst/exd_line_four_106" BEL "ddr_rw_inst/exd_line_four_107"
        BEL "ddr_rw_inst/exd_line_four_108" BEL
        "ddr_rw_inst/exd_line_four_109" BEL "ddr_rw_inst/exd_line_four_110"
        BEL "ddr_rw_inst/exd_line_four_111" BEL
        "ddr_rw_inst/exd_line_four_112" BEL "ddr_rw_inst/exd_line_four_113"
        BEL "ddr_rw_inst/exd_line_four_114" BEL
        "ddr_rw_inst/exd_line_four_115" BEL "ddr_rw_inst/exd_line_four_116"
        BEL "ddr_rw_inst/exd_line_four_117" BEL
        "ddr_rw_inst/exd_line_four_118" BEL "ddr_rw_inst/exd_line_four_119"
        BEL "ddr_rw_inst/exd_line_four_120" BEL
        "ddr_rw_inst/exd_line_four_121" BEL "ddr_rw_inst/exd_line_four_122"
        BEL "ddr_rw_inst/exd_line_four_123" BEL
        "ddr_rw_inst/exd_line_four_124" BEL "ddr_rw_inst/exd_line_four_125"
        BEL "ddr_rw_inst/exd_line_four_126" BEL
        "ddr_rw_inst/exd_line_four_127" BEL "ddr_rw_inst/exd_line_two_0" BEL
        "ddr_rw_inst/exd_line_two_1" BEL "ddr_rw_inst/exd_line_two_2" BEL
        "ddr_rw_inst/exd_line_two_3" BEL "ddr_rw_inst/exd_line_two_4" BEL
        "ddr_rw_inst/exd_line_two_5" BEL "ddr_rw_inst/exd_line_two_6" BEL
        "ddr_rw_inst/exd_line_two_7" BEL "ddr_rw_inst/exd_line_two_8" BEL
        "ddr_rw_inst/exd_line_two_9" BEL "ddr_rw_inst/exd_line_two_10" BEL
        "ddr_rw_inst/exd_line_two_11" BEL "ddr_rw_inst/exd_line_two_12" BEL
        "ddr_rw_inst/exd_line_two_13" BEL "ddr_rw_inst/exd_line_two_14" BEL
        "ddr_rw_inst/exd_line_two_15" BEL "ddr_rw_inst/exd_line_two_16" BEL
        "ddr_rw_inst/exd_line_two_17" BEL "ddr_rw_inst/exd_line_two_18" BEL
        "ddr_rw_inst/exd_line_two_19" BEL "ddr_rw_inst/exd_line_two_20" BEL
        "ddr_rw_inst/exd_line_two_21" BEL "ddr_rw_inst/exd_line_two_22" BEL
        "ddr_rw_inst/exd_line_two_23" BEL "ddr_rw_inst/exd_line_two_24" BEL
        "ddr_rw_inst/exd_line_two_25" BEL "ddr_rw_inst/exd_line_two_26" BEL
        "ddr_rw_inst/exd_line_two_27" BEL "ddr_rw_inst/exd_line_two_28" BEL
        "ddr_rw_inst/exd_line_two_29" BEL "ddr_rw_inst/exd_line_two_30" BEL
        "ddr_rw_inst/exd_line_two_31" BEL "ddr_rw_inst/exd_line_two_32" BEL
        "ddr_rw_inst/exd_line_two_33" BEL "ddr_rw_inst/exd_line_two_34" BEL
        "ddr_rw_inst/exd_line_two_35" BEL "ddr_rw_inst/exd_line_two_36" BEL
        "ddr_rw_inst/exd_line_two_37" BEL "ddr_rw_inst/exd_line_two_38" BEL
        "ddr_rw_inst/exd_line_two_39" BEL "ddr_rw_inst/exd_line_two_40" BEL
        "ddr_rw_inst/exd_line_two_41" BEL "ddr_rw_inst/exd_line_two_42" BEL
        "ddr_rw_inst/exd_line_two_43" BEL "ddr_rw_inst/exd_line_two_44" BEL
        "ddr_rw_inst/exd_line_two_45" BEL "ddr_rw_inst/exd_line_two_46" BEL
        "ddr_rw_inst/exd_line_two_47" BEL "ddr_rw_inst/exd_line_two_48" BEL
        "ddr_rw_inst/exd_line_two_49" BEL "ddr_rw_inst/exd_line_two_50" BEL
        "ddr_rw_inst/exd_line_two_51" BEL "ddr_rw_inst/exd_line_two_52" BEL
        "ddr_rw_inst/exd_line_two_53" BEL "ddr_rw_inst/exd_line_two_54" BEL
        "ddr_rw_inst/exd_line_two_55" BEL "ddr_rw_inst/exd_line_two_56" BEL
        "ddr_rw_inst/exd_line_two_57" BEL "ddr_rw_inst/exd_line_two_58" BEL
        "ddr_rw_inst/exd_line_two_59" BEL "ddr_rw_inst/exd_line_two_60" BEL
        "ddr_rw_inst/exd_line_two_61" BEL "ddr_rw_inst/exd_line_two_62" BEL
        "ddr_rw_inst/exd_line_two_63" BEL "ddr_rw_inst/exd_line_two_64" BEL
        "ddr_rw_inst/exd_line_two_65" BEL "ddr_rw_inst/exd_line_two_66" BEL
        "ddr_rw_inst/exd_line_two_67" BEL "ddr_rw_inst/exd_line_two_68" BEL
        "ddr_rw_inst/exd_line_two_69" BEL "ddr_rw_inst/exd_line_two_70" BEL
        "ddr_rw_inst/exd_line_two_71" BEL "ddr_rw_inst/exd_line_two_72" BEL
        "ddr_rw_inst/exd_line_two_73" BEL "ddr_rw_inst/exd_line_two_74" BEL
        "ddr_rw_inst/exd_line_two_75" BEL "ddr_rw_inst/exd_line_two_76" BEL
        "ddr_rw_inst/exd_line_two_77" BEL "ddr_rw_inst/exd_line_two_78" BEL
        "ddr_rw_inst/exd_line_two_79" BEL "ddr_rw_inst/exd_line_two_80" BEL
        "ddr_rw_inst/exd_line_two_81" BEL "ddr_rw_inst/exd_line_two_82" BEL
        "ddr_rw_inst/exd_line_two_83" BEL "ddr_rw_inst/exd_line_two_84" BEL
        "ddr_rw_inst/exd_line_two_85" BEL "ddr_rw_inst/exd_line_two_86" BEL
        "ddr_rw_inst/exd_line_two_87" BEL "ddr_rw_inst/exd_line_two_88" BEL
        "ddr_rw_inst/exd_line_two_89" BEL "ddr_rw_inst/exd_line_two_90" BEL
        "ddr_rw_inst/exd_line_two_91" BEL "ddr_rw_inst/exd_line_two_92" BEL
        "ddr_rw_inst/exd_line_two_93" BEL "ddr_rw_inst/exd_line_two_94" BEL
        "ddr_rw_inst/exd_line_two_95" BEL "ddr_rw_inst/exd_line_two_96" BEL
        "ddr_rw_inst/exd_line_two_97" BEL "ddr_rw_inst/exd_line_two_98" BEL
        "ddr_rw_inst/exd_line_two_99" BEL "ddr_rw_inst/exd_line_two_100" BEL
        "ddr_rw_inst/exd_line_two_101" BEL "ddr_rw_inst/exd_line_two_102" BEL
        "ddr_rw_inst/exd_line_two_103" BEL "ddr_rw_inst/exd_line_two_104" BEL
        "ddr_rw_inst/exd_line_two_105" BEL "ddr_rw_inst/exd_line_two_106" BEL
        "ddr_rw_inst/exd_line_two_107" BEL "ddr_rw_inst/exd_line_two_108" BEL
        "ddr_rw_inst/exd_line_two_109" BEL "ddr_rw_inst/exd_line_two_110" BEL
        "ddr_rw_inst/exd_line_two_111" BEL "ddr_rw_inst/exd_line_two_112" BEL
        "ddr_rw_inst/exd_line_two_113" BEL "ddr_rw_inst/exd_line_two_114" BEL
        "ddr_rw_inst/exd_line_two_115" BEL "ddr_rw_inst/exd_line_two_116" BEL
        "ddr_rw_inst/exd_line_two_117" BEL "ddr_rw_inst/exd_line_two_118" BEL
        "ddr_rw_inst/exd_line_two_119" BEL "ddr_rw_inst/exd_line_two_120" BEL
        "ddr_rw_inst/exd_line_two_121" BEL "ddr_rw_inst/exd_line_two_122" BEL
        "ddr_rw_inst/exd_line_two_123" BEL "ddr_rw_inst/exd_line_two_124" BEL
        "ddr_rw_inst/exd_line_two_125" BEL "ddr_rw_inst/exd_line_two_126" BEL
        "ddr_rw_inst/exd_line_two_127" BEL "ddr_rw_inst/exd_line_three_0" BEL
        "ddr_rw_inst/exd_line_three_1" BEL "ddr_rw_inst/exd_line_three_2" BEL
        "ddr_rw_inst/exd_line_three_3" BEL "ddr_rw_inst/exd_line_three_4" BEL
        "ddr_rw_inst/exd_line_three_5" BEL "ddr_rw_inst/exd_line_three_6" BEL
        "ddr_rw_inst/exd_line_three_7" BEL "ddr_rw_inst/exd_line_three_8" BEL
        "ddr_rw_inst/exd_line_three_9" BEL "ddr_rw_inst/exd_line_three_10" BEL
        "ddr_rw_inst/exd_line_three_11" BEL "ddr_rw_inst/exd_line_three_12"
        BEL "ddr_rw_inst/exd_line_three_13" BEL
        "ddr_rw_inst/exd_line_three_14" BEL "ddr_rw_inst/exd_line_three_15"
        BEL "ddr_rw_inst/exd_line_three_16" BEL
        "ddr_rw_inst/exd_line_three_17" BEL "ddr_rw_inst/exd_line_three_18"
        BEL "ddr_rw_inst/exd_line_three_19" BEL
        "ddr_rw_inst/exd_line_three_20" BEL "ddr_rw_inst/exd_line_three_21"
        BEL "ddr_rw_inst/exd_line_three_22" BEL
        "ddr_rw_inst/exd_line_three_23" BEL "ddr_rw_inst/exd_line_three_24"
        BEL "ddr_rw_inst/exd_line_three_25" BEL
        "ddr_rw_inst/exd_line_three_26" BEL "ddr_rw_inst/exd_line_three_27"
        BEL "ddr_rw_inst/exd_line_three_28" BEL
        "ddr_rw_inst/exd_line_three_29" BEL "ddr_rw_inst/exd_line_three_30"
        BEL "ddr_rw_inst/exd_line_three_31" BEL
        "ddr_rw_inst/exd_line_three_32" BEL "ddr_rw_inst/exd_line_three_33"
        BEL "ddr_rw_inst/exd_line_three_34" BEL
        "ddr_rw_inst/exd_line_three_35" BEL "ddr_rw_inst/exd_line_three_36"
        BEL "ddr_rw_inst/exd_line_three_37" BEL
        "ddr_rw_inst/exd_line_three_38" BEL "ddr_rw_inst/exd_line_three_39"
        BEL "ddr_rw_inst/exd_line_three_40" BEL
        "ddr_rw_inst/exd_line_three_41" BEL "ddr_rw_inst/exd_line_three_42"
        BEL "ddr_rw_inst/exd_line_three_43" BEL
        "ddr_rw_inst/exd_line_three_44" BEL "ddr_rw_inst/exd_line_three_45"
        BEL "ddr_rw_inst/exd_line_three_46" BEL
        "ddr_rw_inst/exd_line_three_47" BEL "ddr_rw_inst/exd_line_three_48"
        BEL "ddr_rw_inst/exd_line_three_49" BEL
        "ddr_rw_inst/exd_line_three_50" BEL "ddr_rw_inst/exd_line_three_51"
        BEL "ddr_rw_inst/exd_line_three_52" BEL
        "ddr_rw_inst/exd_line_three_53" BEL "ddr_rw_inst/exd_line_three_54"
        BEL "ddr_rw_inst/exd_line_three_55" BEL
        "ddr_rw_inst/exd_line_three_56" BEL "ddr_rw_inst/exd_line_three_57"
        BEL "ddr_rw_inst/exd_line_three_58" BEL
        "ddr_rw_inst/exd_line_three_59" BEL "ddr_rw_inst/exd_line_three_60"
        BEL "ddr_rw_inst/exd_line_three_61" BEL
        "ddr_rw_inst/exd_line_three_62" BEL "ddr_rw_inst/exd_line_three_63"
        BEL "ddr_rw_inst/exd_line_three_64" BEL
        "ddr_rw_inst/exd_line_three_65" BEL "ddr_rw_inst/exd_line_three_66"
        BEL "ddr_rw_inst/exd_line_three_67" BEL
        "ddr_rw_inst/exd_line_three_68" BEL "ddr_rw_inst/exd_line_three_69"
        BEL "ddr_rw_inst/exd_line_three_70" BEL
        "ddr_rw_inst/exd_line_three_71" BEL "ddr_rw_inst/exd_line_three_72"
        BEL "ddr_rw_inst/exd_line_three_73" BEL
        "ddr_rw_inst/exd_line_three_74" BEL "ddr_rw_inst/exd_line_three_75"
        BEL "ddr_rw_inst/exd_line_three_76" BEL
        "ddr_rw_inst/exd_line_three_77" BEL "ddr_rw_inst/exd_line_three_78"
        BEL "ddr_rw_inst/exd_line_three_79" BEL
        "ddr_rw_inst/exd_line_three_80" BEL "ddr_rw_inst/exd_line_three_81"
        BEL "ddr_rw_inst/exd_line_three_82" BEL
        "ddr_rw_inst/exd_line_three_83" BEL "ddr_rw_inst/exd_line_three_84"
        BEL "ddr_rw_inst/exd_line_three_85" BEL
        "ddr_rw_inst/exd_line_three_86" BEL "ddr_rw_inst/exd_line_three_87"
        BEL "ddr_rw_inst/exd_line_three_88" BEL
        "ddr_rw_inst/exd_line_three_89" BEL "ddr_rw_inst/exd_line_three_90"
        BEL "ddr_rw_inst/exd_line_three_91" BEL
        "ddr_rw_inst/exd_line_three_92" BEL "ddr_rw_inst/exd_line_three_93"
        BEL "ddr_rw_inst/exd_line_three_94" BEL
        "ddr_rw_inst/exd_line_three_95" BEL "ddr_rw_inst/exd_line_three_96"
        BEL "ddr_rw_inst/exd_line_three_97" BEL
        "ddr_rw_inst/exd_line_three_98" BEL "ddr_rw_inst/exd_line_three_99"
        BEL "ddr_rw_inst/exd_line_three_100" BEL
        "ddr_rw_inst/exd_line_three_101" BEL "ddr_rw_inst/exd_line_three_102"
        BEL "ddr_rw_inst/exd_line_three_103" BEL
        "ddr_rw_inst/exd_line_three_104" BEL "ddr_rw_inst/exd_line_three_105"
        BEL "ddr_rw_inst/exd_line_three_106" BEL
        "ddr_rw_inst/exd_line_three_107" BEL "ddr_rw_inst/exd_line_three_108"
        BEL "ddr_rw_inst/exd_line_three_109" BEL
        "ddr_rw_inst/exd_line_three_110" BEL "ddr_rw_inst/exd_line_three_111"
        BEL "ddr_rw_inst/exd_line_three_112" BEL
        "ddr_rw_inst/exd_line_three_113" BEL "ddr_rw_inst/exd_line_three_114"
        BEL "ddr_rw_inst/exd_line_three_115" BEL
        "ddr_rw_inst/exd_line_three_116" BEL "ddr_rw_inst/exd_line_three_117"
        BEL "ddr_rw_inst/exd_line_three_118" BEL
        "ddr_rw_inst/exd_line_three_119" BEL "ddr_rw_inst/exd_line_three_120"
        BEL "ddr_rw_inst/exd_line_three_121" BEL
        "ddr_rw_inst/exd_line_three_122" BEL "ddr_rw_inst/exd_line_three_123"
        BEL "ddr_rw_inst/exd_line_three_124" BEL
        "ddr_rw_inst/exd_line_three_125" BEL "ddr_rw_inst/exd_line_three_126"
        BEL "ddr_rw_inst/exd_line_three_127" BEL "ddr_rw_inst/exd_cnt_0" BEL
        "ddr_rw_inst/exd_cnt_1" BEL "ddr_rw_inst/exd_cnt_2" BEL
        "ddr_rw_inst/exd_cnt_3" BEL "ddr_rw_inst/exd_cnt_4" BEL
        "ddr_rw_inst/exd_cnt_5" BEL "ddr_rw_inst/exd_cnt_6" BEL
        "ddr_rw_inst/exd_cnt_7" BEL "ddr_rw_inst/exd_wr_cnt_0" BEL
        "ddr_rw_inst/exd_wr_cnt_1" BEL "ddr_rw_inst/exd_wr_cnt_2" BEL
        "ddr_rw_inst/exd_wr_cnt_3" BEL "ddr_rw_inst/ddr_write_state_FSM_FFd17"
        BEL "ddr_rw_inst/exd_j_0" BEL "ddr_rw_inst/exd_j_1" BEL
        "ddr_rw_inst/exd_j_2" BEL "ddr_rw_inst/exd_j_3" BEL
        "ddr_rw_inst/exd_j_4" BEL "ddr_rw_inst/ddr_write_state_FSM_FFd18" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd14" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd16" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd15" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd13" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd12" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd11" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd7" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd9" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd8" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd6" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd10" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd4" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd5" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd3" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd2" BEL
        "ddr_rw_inst/ddr_write_state_FSM_FFd1" PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<282>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<317>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<429>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<509>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<622>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<282>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<317>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<429>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<509>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<622>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<282>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<317>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<429>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<509>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<622>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<282>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<317>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<429>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<509>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<622>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<282>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<317>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<429>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<509>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<622>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<282>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<317>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<429>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<509>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<622>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<282>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<317>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<429>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<509>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<622>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<282>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<317>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<429>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<509>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<622>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<244>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<282>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<317>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<429>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<509>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<622>"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_0"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_1"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_2"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_3"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_4"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_5"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_6"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_7"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_8"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_9"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_10"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_11"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_12"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_13"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_14"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_15"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_16"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_17"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_18"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_19"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_20"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_21"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_22"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_23"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/rst0_sync_r_24"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK0"
        BEL "ddr_rw_inst/exd_rd_on" BEL "ddr_rw_inst/exd_wr_on" BEL
        "ddr_rw_inst/lbp_finish" BEL "ddr_rw_inst/lbp_wrend_flag" BEL
        "ddr_rw_inst/exd_wr_flag" BEL "ddr_rw_inst/exd_rd_flag" BEL
        "ddr_rw_inst/exd_wr_data_on" BEL "ddr_rw_inst/exd_wr_data_off" BEL
        "ddr_rw_inst/exd_cal_sign_1" BEL "ddr_rw_inst/exd_code_cnt_14_1" BEL
        "ddr_rw_inst/exd_code_cnt_15_1" BEL "ddr_rw_inst/exd_code_cnt_5_1" BEL
        "ddr_rw_inst/exd_code_cnt_6_1" BEL "ddr_rw_inst/exd_rd_flag_1";
TIMEGRP ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in =
        BEL "ddr_rw_inst/sd_data_reg_0" BEL "ddr_rw_inst/sd_data_reg_1" BEL
        "ddr_rw_inst/sd_data_reg_2" BEL "ddr_rw_inst/sd_data_reg_3" BEL
        "ddr_rw_inst/sd_data_reg_4" BEL "ddr_rw_inst/sd_data_reg_5" BEL
        "ddr_rw_inst/sd_data_reg_6" BEL "ddr_rw_inst/sd_data_reg_7" BEL
        "ddr_rw_inst/sd_data_reg_8" BEL "ddr_rw_inst/sd_data_reg_9" BEL
        "ddr_rw_inst/sd_data_reg_10" BEL "ddr_rw_inst/sd_data_reg_11" BEL
        "ddr_rw_inst/sd_data_reg_12" BEL "ddr_rw_inst/sd_data_reg_13" BEL
        "ddr_rw_inst/sd_data_reg_14" BEL "ddr_rw_inst/sd_data_reg_15" BEL
        "ddr_rw_inst/sd_data_reg_16" BEL "ddr_rw_inst/sd_data_reg_17" BEL
        "ddr_rw_inst/sd_data_reg_18" BEL "ddr_rw_inst/sd_data_reg_19" BEL
        "ddr_rw_inst/sd_data_reg_20" BEL "ddr_rw_inst/sd_data_reg_21" BEL
        "ddr_rw_inst/sd_data_reg_22" BEL "ddr_rw_inst/sd_data_reg_23" BEL
        "ddr_rw_inst/sd_data_reg_24" BEL "ddr_rw_inst/sd_data_reg_25" BEL
        "ddr_rw_inst/sd_data_reg_26" BEL "ddr_rw_inst/sd_data_reg_27" BEL
        "ddr_rw_inst/sd_data_reg_28" BEL "ddr_rw_inst/sd_data_reg_29" BEL
        "ddr_rw_inst/sd_data_reg_30" BEL "ddr_rw_inst/sd_data_reg_31" BEL
        "ddr_rw_inst/sd_data_reg_32" BEL "ddr_rw_inst/sd_data_reg_33" BEL
        "ddr_rw_inst/sd_data_reg_34" BEL "ddr_rw_inst/sd_data_reg_35" BEL
        "ddr_rw_inst/sd_data_reg_36" BEL "ddr_rw_inst/sd_data_reg_37" BEL
        "ddr_rw_inst/sd_data_reg_38" BEL "ddr_rw_inst/sd_data_reg_39" BEL
        "ddr_rw_inst/sd_data_reg_40" BEL "ddr_rw_inst/sd_data_reg_41" BEL
        "ddr_rw_inst/sd_data_reg_42" BEL "ddr_rw_inst/sd_data_reg_43" BEL
        "ddr_rw_inst/sd_data_reg_44" BEL "ddr_rw_inst/sd_data_reg_45" BEL
        "ddr_rw_inst/sd_data_reg_46" BEL "ddr_rw_inst/sd_data_reg_47" BEL
        "ddr_rw_inst/sd_data_reg_48" BEL "ddr_rw_inst/sd_data_reg_49" BEL
        "ddr_rw_inst/sd_data_reg_50" BEL "ddr_rw_inst/sd_data_reg_51" BEL
        "ddr_rw_inst/sd_data_reg_52" BEL "ddr_rw_inst/sd_data_reg_53" BEL
        "ddr_rw_inst/sd_data_reg_54" BEL "ddr_rw_inst/sd_data_reg_55" BEL
        "ddr_rw_inst/sd_data_reg_56" BEL "ddr_rw_inst/sd_data_reg_57" BEL
        "ddr_rw_inst/sd_data_reg_58" BEL "ddr_rw_inst/sd_data_reg_59" BEL
        "ddr_rw_inst/sd_data_reg_60" BEL "ddr_rw_inst/sd_data_reg_61" BEL
        "ddr_rw_inst/sd_data_reg_62" BEL "ddr_rw_inst/sd_data_reg_63" BEL
        "ddr_rw_inst/sd_data_reg_64" BEL "ddr_rw_inst/sd_data_reg_65" BEL
        "ddr_rw_inst/sd_data_reg_66" BEL "ddr_rw_inst/sd_data_reg_67" BEL
        "ddr_rw_inst/sd_data_reg_68" BEL "ddr_rw_inst/sd_data_reg_69" BEL
        "ddr_rw_inst/sd_data_reg_70" BEL "ddr_rw_inst/sd_data_reg_71" BEL
        "ddr_rw_inst/sd_data_reg_72" BEL "ddr_rw_inst/sd_data_reg_73" BEL
        "ddr_rw_inst/sd_data_reg_74" BEL "ddr_rw_inst/sd_data_reg_75" BEL
        "ddr_rw_inst/sd_data_reg_76" BEL "ddr_rw_inst/sd_data_reg_77" BEL
        "ddr_rw_inst/sd_data_reg_78" BEL "ddr_rw_inst/sd_data_reg_79" BEL
        "ddr_rw_inst/sd_data_reg_80" BEL "ddr_rw_inst/sd_data_reg_81" BEL
        "ddr_rw_inst/sd_data_reg_82" BEL "ddr_rw_inst/sd_data_reg_83" BEL
        "ddr_rw_inst/sd_data_reg_84" BEL "ddr_rw_inst/sd_data_reg_85" BEL
        "ddr_rw_inst/sd_data_reg_86" BEL "ddr_rw_inst/sd_data_reg_87" BEL
        "ddr_rw_inst/sd_data_reg_88" BEL "ddr_rw_inst/sd_data_reg_89" BEL
        "ddr_rw_inst/sd_data_reg_90" BEL "ddr_rw_inst/sd_data_reg_91" BEL
        "ddr_rw_inst/sd_data_reg_92" BEL "ddr_rw_inst/sd_data_reg_93" BEL
        "ddr_rw_inst/sd_data_reg_94" BEL "ddr_rw_inst/sd_data_reg_95" BEL
        "ddr_rw_inst/sd_data_reg_96" BEL "ddr_rw_inst/sd_data_reg_97" BEL
        "ddr_rw_inst/sd_data_reg_98" BEL "ddr_rw_inst/sd_data_reg_99" BEL
        "ddr_rw_inst/sd_data_reg_100" BEL "ddr_rw_inst/sd_data_reg_101" BEL
        "ddr_rw_inst/sd_data_reg_102" BEL "ddr_rw_inst/sd_data_reg_103" BEL
        "ddr_rw_inst/sd_data_reg_104" BEL "ddr_rw_inst/sd_data_reg_105" BEL
        "ddr_rw_inst/sd_data_reg_106" BEL "ddr_rw_inst/sd_data_reg_107" BEL
        "ddr_rw_inst/sd_data_reg_108" BEL "ddr_rw_inst/sd_data_reg_109" BEL
        "ddr_rw_inst/sd_data_reg_110" BEL "ddr_rw_inst/sd_data_reg_111" BEL
        "ddr_rw_inst/sd_data_reg_112" BEL "ddr_rw_inst/sd_data_reg_113" BEL
        "ddr_rw_inst/sd_data_reg_114" BEL "ddr_rw_inst/sd_data_reg_115" BEL
        "ddr_rw_inst/sd_data_reg_116" BEL "ddr_rw_inst/sd_data_reg_117" BEL
        "ddr_rw_inst/sd_data_reg_118" BEL "ddr_rw_inst/sd_data_reg_119" BEL
        "ddr_rw_inst/ddr_wdata_reg_0" BEL "ddr_rw_inst/ddr_wdata_reg_1" BEL
        "ddr_rw_inst/ddr_wdata_reg_2" BEL "ddr_rw_inst/ddr_wdata_reg_3" BEL
        "ddr_rw_inst/ddr_wdata_reg_4" BEL "ddr_rw_inst/ddr_wdata_reg_5" BEL
        "ddr_rw_inst/ddr_wdata_reg_6" BEL "ddr_rw_inst/ddr_wdata_reg_7" BEL
        "ddr_rw_inst/ddr_wdata_reg_8" BEL "ddr_rw_inst/ddr_wdata_reg_9" BEL
        "ddr_rw_inst/ddr_wdata_reg_10" BEL "ddr_rw_inst/ddr_wdata_reg_11" BEL
        "ddr_rw_inst/ddr_wdata_reg_12" BEL "ddr_rw_inst/ddr_wdata_reg_13" BEL
        "ddr_rw_inst/ddr_wdata_reg_14" BEL "ddr_rw_inst/ddr_wdata_reg_15" BEL
        "ddr_rw_inst/ddr_wdata_reg_16" BEL "ddr_rw_inst/ddr_wdata_reg_17" BEL
        "ddr_rw_inst/ddr_wdata_reg_18" BEL "ddr_rw_inst/ddr_wdata_reg_19" BEL
        "ddr_rw_inst/ddr_wdata_reg_20" BEL "ddr_rw_inst/ddr_wdata_reg_21" BEL
        "ddr_rw_inst/ddr_wdata_reg_22" BEL "ddr_rw_inst/ddr_wdata_reg_23" BEL
        "ddr_rw_inst/ddr_wdata_reg_24" BEL "ddr_rw_inst/ddr_wdata_reg_25" BEL
        "ddr_rw_inst/ddr_wdata_reg_26" BEL "ddr_rw_inst/ddr_wdata_reg_27" BEL
        "ddr_rw_inst/ddr_wdata_reg_28" BEL "ddr_rw_inst/ddr_wdata_reg_29" BEL
        "ddr_rw_inst/ddr_wdata_reg_30" BEL "ddr_rw_inst/ddr_wdata_reg_31" BEL
        "ddr_rw_inst/ddr_wdata_reg_32" BEL "ddr_rw_inst/ddr_wdata_reg_33" BEL
        "ddr_rw_inst/ddr_wdata_reg_34" BEL "ddr_rw_inst/ddr_wdata_reg_35" BEL
        "ddr_rw_inst/ddr_wdata_reg_36" BEL "ddr_rw_inst/ddr_wdata_reg_37" BEL
        "ddr_rw_inst/ddr_wdata_reg_38" BEL "ddr_rw_inst/ddr_wdata_reg_39" BEL
        "ddr_rw_inst/ddr_wdata_reg_40" BEL "ddr_rw_inst/ddr_wdata_reg_41" BEL
        "ddr_rw_inst/ddr_wdata_reg_42" BEL "ddr_rw_inst/ddr_wdata_reg_43" BEL
        "ddr_rw_inst/ddr_wdata_reg_44" BEL "ddr_rw_inst/ddr_wdata_reg_45" BEL
        "ddr_rw_inst/ddr_wdata_reg_46" BEL "ddr_rw_inst/ddr_wdata_reg_47" BEL
        "ddr_rw_inst/ddr_wdata_reg_48" BEL "ddr_rw_inst/ddr_wdata_reg_49" BEL
        "ddr_rw_inst/ddr_wdata_reg_50" BEL "ddr_rw_inst/ddr_wdata_reg_51" BEL
        "ddr_rw_inst/ddr_wdata_reg_52" BEL "ddr_rw_inst/ddr_wdata_reg_53" BEL
        "ddr_rw_inst/ddr_wdata_reg_54" BEL "ddr_rw_inst/ddr_wdata_reg_55" BEL
        "ddr_rw_inst/ddr_wdata_reg_56" BEL "ddr_rw_inst/ddr_wdata_reg_57" BEL
        "ddr_rw_inst/ddr_wdata_reg_58" BEL "ddr_rw_inst/ddr_wdata_reg_59" BEL
        "ddr_rw_inst/ddr_wdata_reg_60" BEL "ddr_rw_inst/ddr_wdata_reg_61" BEL
        "ddr_rw_inst/ddr_wdata_reg_62" BEL "ddr_rw_inst/ddr_wdata_reg_63" BEL
        "ddr_rw_inst/ddr_wdata_reg_64" BEL "ddr_rw_inst/ddr_wdata_reg_65" BEL
        "ddr_rw_inst/ddr_wdata_reg_66" BEL "ddr_rw_inst/ddr_wdata_reg_67" BEL
        "ddr_rw_inst/ddr_wdata_reg_68" BEL "ddr_rw_inst/ddr_wdata_reg_69" BEL
        "ddr_rw_inst/ddr_wdata_reg_70" BEL "ddr_rw_inst/ddr_wdata_reg_71" BEL
        "ddr_rw_inst/ddr_wdata_reg_72" BEL "ddr_rw_inst/ddr_wdata_reg_73" BEL
        "ddr_rw_inst/ddr_wdata_reg_74" BEL "ddr_rw_inst/ddr_wdata_reg_75" BEL
        "ddr_rw_inst/ddr_wdata_reg_76" BEL "ddr_rw_inst/ddr_wdata_reg_77" BEL
        "ddr_rw_inst/ddr_wdata_reg_78" BEL "ddr_rw_inst/ddr_wdata_reg_79" BEL
        "ddr_rw_inst/ddr_wdata_reg_80" BEL "ddr_rw_inst/ddr_wdata_reg_81" BEL
        "ddr_rw_inst/ddr_wdata_reg_82" BEL "ddr_rw_inst/ddr_wdata_reg_83" BEL
        "ddr_rw_inst/ddr_wdata_reg_84" BEL "ddr_rw_inst/ddr_wdata_reg_85" BEL
        "ddr_rw_inst/ddr_wdata_reg_86" BEL "ddr_rw_inst/ddr_wdata_reg_87" BEL
        "ddr_rw_inst/ddr_wdata_reg_88" BEL "ddr_rw_inst/ddr_wdata_reg_89" BEL
        "ddr_rw_inst/ddr_wdata_reg_90" BEL "ddr_rw_inst/ddr_wdata_reg_91" BEL
        "ddr_rw_inst/ddr_wdata_reg_92" BEL "ddr_rw_inst/ddr_wdata_reg_93" BEL
        "ddr_rw_inst/ddr_wdata_reg_94" BEL "ddr_rw_inst/ddr_wdata_reg_95" BEL
        "ddr_rw_inst/ddr_wdata_reg_96" BEL "ddr_rw_inst/ddr_wdata_reg_97" BEL
        "ddr_rw_inst/ddr_wdata_reg_98" BEL "ddr_rw_inst/ddr_wdata_reg_99" BEL
        "ddr_rw_inst/ddr_wdata_reg_100" BEL "ddr_rw_inst/ddr_wdata_reg_101"
        BEL "ddr_rw_inst/ddr_wdata_reg_102" BEL
        "ddr_rw_inst/ddr_wdata_reg_103" BEL "ddr_rw_inst/ddr_wdata_reg_104"
        BEL "ddr_rw_inst/ddr_wdata_reg_105" BEL
        "ddr_rw_inst/ddr_wdata_reg_106" BEL "ddr_rw_inst/ddr_wdata_reg_107"
        BEL "ddr_rw_inst/ddr_wdata_reg_108" BEL
        "ddr_rw_inst/ddr_wdata_reg_109" BEL "ddr_rw_inst/ddr_wdata_reg_110"
        BEL "ddr_rw_inst/ddr_wdata_reg_111" BEL
        "ddr_rw_inst/ddr_wdata_reg_112" BEL "ddr_rw_inst/ddr_wdata_reg_113"
        BEL "ddr_rw_inst/ddr_wdata_reg_114" BEL
        "ddr_rw_inst/ddr_wdata_reg_115" BEL "ddr_rw_inst/ddr_wdata_reg_116"
        BEL "ddr_rw_inst/ddr_wdata_reg_117" BEL
        "ddr_rw_inst/ddr_wdata_reg_118" BEL "ddr_rw_inst/ddr_wdata_reg_119"
        BEL "ddr_rw_inst/ddr_wdata_reg_120" BEL
        "ddr_rw_inst/ddr_wdata_reg_121" BEL "ddr_rw_inst/ddr_wdata_reg_122"
        BEL "ddr_rw_inst/ddr_wdata_reg_123" BEL
        "ddr_rw_inst/ddr_wdata_reg_124" BEL "ddr_rw_inst/ddr_wdata_reg_125"
        BEL "ddr_rw_inst/ddr_wdata_reg_126" BEL
        "ddr_rw_inst/ddr_wdata_reg_127" BEL "ddr_rw_inst/ddr_wren" BEL
        "ddr_rw_inst/counter1_0" BEL "ddr_rw_inst/counter1_1" BEL
        "ddr_rw_inst/counter1_2" BEL "ddr_rw_inst/counter1_3" BEL
        "ddr_rw_inst/counter1_4" BEL "ddr_rw_inst/counter1_5" BEL
        "ddr_rw_inst/counter1_6" BEL "ddr_rw_inst/counter1_7" BEL
        "u_sd_top/sd_initial_inst/rx_0" BEL "u_sd_top/sd_initial_inst/rx_1"
        BEL "u_sd_top/sd_initial_inst/rx_2" BEL
        "u_sd_top/sd_initial_inst/rx_3" BEL "u_sd_top/sd_initial_inst/rx_4"
        BEL "u_sd_top/sd_initial_inst/rx_5" BEL
        "u_sd_top/sd_initial_inst/rx_6" BEL "u_sd_top/sd_initial_inst/rx_7"
        BEL "u_sd_top/sd_initial_inst/rx_8" BEL
        "u_sd_top/sd_initial_inst/rx_9" BEL "u_sd_top/sd_initial_inst/rx_10"
        BEL "u_sd_top/sd_initial_inst/rx_11" BEL
        "u_sd_top/sd_initial_inst/rx_12" BEL "u_sd_top/sd_initial_inst/rx_13"
        BEL "u_sd_top/sd_initial_inst/rx_14" BEL
        "u_sd_top/sd_initial_inst/rx_15" BEL "u_sd_top/sd_initial_inst/rx_16"
        BEL "u_sd_top/sd_initial_inst/rx_17" BEL
        "u_sd_top/sd_initial_inst/rx_18" BEL "u_sd_top/sd_initial_inst/rx_19"
        BEL "u_sd_top/sd_initial_inst/rx_20" BEL
        "u_sd_top/sd_initial_inst/rx_21" BEL "u_sd_top/sd_initial_inst/rx_22"
        BEL "u_sd_top/sd_initial_inst/rx_23" BEL
        "u_sd_top/sd_initial_inst/rx_24" BEL "u_sd_top/sd_initial_inst/rx_25"
        BEL "u_sd_top/sd_initial_inst/rx_26" BEL
        "u_sd_top/sd_initial_inst/rx_27" BEL "u_sd_top/sd_initial_inst/rx_28"
        BEL "u_sd_top/sd_initial_inst/rx_29" BEL
        "u_sd_top/sd_initial_inst/rx_30" BEL "u_sd_top/sd_initial_inst/rx_31"
        BEL "u_sd_top/sd_initial_inst/rx_32" BEL
        "u_sd_top/sd_initial_inst/rx_33" BEL "u_sd_top/sd_initial_inst/rx_34"
        BEL "u_sd_top/sd_initial_inst/rx_35" BEL
        "u_sd_top/sd_initial_inst/rx_36" BEL "u_sd_top/sd_initial_inst/rx_37"
        BEL "u_sd_top/sd_initial_inst/rx_38" BEL
        "u_sd_top/sd_initial_inst/rx_39" BEL "u_sd_top/sd_initial_inst/rx_40"
        BEL "u_sd_top/sd_initial_inst/rx_41" BEL
        "u_sd_top/sd_initial_inst/rx_42" BEL "u_sd_top/sd_initial_inst/rx_43"
        BEL "u_sd_top/sd_initial_inst/rx_44" BEL
        "u_sd_top/sd_initial_inst/rx_45" BEL "u_sd_top/sd_initial_inst/rx_46"
        BEL "u_sd_top/sd_initial_inst/rx_47" BEL
        "u_sd_top/sd_initial_inst/reset" BEL "u_sd_top/sd_initial_inst/aa_0"
        BEL "u_sd_top/sd_initial_inst/aa_1" BEL
        "u_sd_top/sd_initial_inst/aa_2" BEL "u_sd_top/sd_initial_inst/aa_3"
        BEL "u_sd_top/sd_initial_inst/aa_4" BEL
        "u_sd_top/sd_initial_inst/aa_5" BEL "u_sd_top/sd_initial_inst/SD_cs"
        BEL "u_sd_top/sd_initial_inst/cnt_0" BEL
        "u_sd_top/sd_initial_inst/cnt_1" BEL "u_sd_top/sd_initial_inst/cnt_2"
        BEL "u_sd_top/sd_initial_inst/cnt_3" BEL
        "u_sd_top/sd_initial_inst/cnt_4" BEL "u_sd_top/sd_initial_inst/cnt_5"
        BEL "u_sd_top/sd_initial_inst/cnt_6" BEL
        "u_sd_top/sd_initial_inst/cnt_7" BEL "u_sd_top/sd_initial_inst/cnt_8"
        BEL "u_sd_top/sd_initial_inst/cnt_9" BEL
        "u_sd_top/sd_initial_inst/rx_valid" BEL
        "u_sd_top/sd_initial_inst/init_o" BEL
        "u_sd_top/sd_initial_inst/CMD55_0" BEL
        "u_sd_top/sd_initial_inst/CMD55_1" BEL
        "u_sd_top/sd_initial_inst/CMD55_2" BEL
        "u_sd_top/sd_initial_inst/CMD55_3" BEL
        "u_sd_top/sd_initial_inst/CMD55_4" BEL
        "u_sd_top/sd_initial_inst/CMD55_5" BEL
        "u_sd_top/sd_initial_inst/CMD55_6" BEL
        "u_sd_top/sd_initial_inst/CMD55_7" BEL
        "u_sd_top/sd_initial_inst/CMD55_8" BEL
        "u_sd_top/sd_initial_inst/CMD55_9" BEL
        "u_sd_top/sd_initial_inst/CMD55_10" BEL
        "u_sd_top/sd_initial_inst/CMD55_11" BEL
        "u_sd_top/sd_initial_inst/CMD55_12" BEL
        "u_sd_top/sd_initial_inst/CMD55_13" BEL
        "u_sd_top/sd_initial_inst/CMD55_14" BEL
        "u_sd_top/sd_initial_inst/CMD55_15" BEL
        "u_sd_top/sd_initial_inst/CMD55_16" BEL
        "u_sd_top/sd_initial_inst/CMD55_17" BEL
        "u_sd_top/sd_initial_inst/CMD55_18" BEL
        "u_sd_top/sd_initial_inst/CMD55_19" BEL
        "u_sd_top/sd_initial_inst/CMD55_20" BEL
        "u_sd_top/sd_initial_inst/CMD55_21" BEL
        "u_sd_top/sd_initial_inst/CMD55_22" BEL
        "u_sd_top/sd_initial_inst/CMD55_23" BEL
        "u_sd_top/sd_initial_inst/CMD55_24" BEL
        "u_sd_top/sd_initial_inst/CMD55_25" BEL
        "u_sd_top/sd_initial_inst/CMD55_26" BEL
        "u_sd_top/sd_initial_inst/CMD55_27" BEL
        "u_sd_top/sd_initial_inst/CMD55_28" BEL
        "u_sd_top/sd_initial_inst/CMD55_29" BEL
        "u_sd_top/sd_initial_inst/CMD55_30" BEL
        "u_sd_top/sd_initial_inst/CMD55_31" BEL
        "u_sd_top/sd_initial_inst/CMD55_32" BEL
        "u_sd_top/sd_initial_inst/CMD55_33" BEL
        "u_sd_top/sd_initial_inst/CMD55_34" BEL
        "u_sd_top/sd_initial_inst/CMD55_35" BEL
        "u_sd_top/sd_initial_inst/CMD55_36" BEL
        "u_sd_top/sd_initial_inst/CMD55_37" BEL
        "u_sd_top/sd_initial_inst/CMD55_38" BEL
        "u_sd_top/sd_initial_inst/CMD55_39" BEL
        "u_sd_top/sd_initial_inst/CMD55_40" BEL
        "u_sd_top/sd_initial_inst/CMD55_41" BEL
        "u_sd_top/sd_initial_inst/CMD55_42" BEL
        "u_sd_top/sd_initial_inst/CMD55_43" BEL
        "u_sd_top/sd_initial_inst/CMD55_44" BEL
        "u_sd_top/sd_initial_inst/CMD55_45" BEL
        "u_sd_top/sd_initial_inst/CMD55_46" BEL
        "u_sd_top/sd_initial_inst/CMD55_47" BEL
        "u_sd_top/sd_initial_inst/ACMD41_0" BEL
        "u_sd_top/sd_initial_inst/ACMD41_1" BEL
        "u_sd_top/sd_initial_inst/ACMD41_2" BEL
        "u_sd_top/sd_initial_inst/ACMD41_3" BEL
        "u_sd_top/sd_initial_inst/ACMD41_4" BEL
        "u_sd_top/sd_initial_inst/ACMD41_5" BEL
        "u_sd_top/sd_initial_inst/ACMD41_6" BEL
        "u_sd_top/sd_initial_inst/ACMD41_7" BEL
        "u_sd_top/sd_initial_inst/ACMD41_8" BEL
        "u_sd_top/sd_initial_inst/ACMD41_9" BEL
        "u_sd_top/sd_initial_inst/ACMD41_10" BEL
        "u_sd_top/sd_initial_inst/ACMD41_11" BEL
        "u_sd_top/sd_initial_inst/ACMD41_12" BEL
        "u_sd_top/sd_initial_inst/ACMD41_13" BEL
        "u_sd_top/sd_initial_inst/ACMD41_14" BEL
        "u_sd_top/sd_initial_inst/ACMD41_15" BEL
        "u_sd_top/sd_initial_inst/ACMD41_16" BEL
        "u_sd_top/sd_initial_inst/ACMD41_17" BEL
        "u_sd_top/sd_initial_inst/ACMD41_18" BEL
        "u_sd_top/sd_initial_inst/ACMD41_19" BEL
        "u_sd_top/sd_initial_inst/ACMD41_20" BEL
        "u_sd_top/sd_initial_inst/ACMD41_21" BEL
        "u_sd_top/sd_initial_inst/ACMD41_22" BEL
        "u_sd_top/sd_initial_inst/ACMD41_23" BEL
        "u_sd_top/sd_initial_inst/ACMD41_24" BEL
        "u_sd_top/sd_initial_inst/ACMD41_25" BEL
        "u_sd_top/sd_initial_inst/ACMD41_26" BEL
        "u_sd_top/sd_initial_inst/ACMD41_27" BEL
        "u_sd_top/sd_initial_inst/ACMD41_28" BEL
        "u_sd_top/sd_initial_inst/ACMD41_29" BEL
        "u_sd_top/sd_initial_inst/ACMD41_30" BEL
        "u_sd_top/sd_initial_inst/ACMD41_31" BEL
        "u_sd_top/sd_initial_inst/ACMD41_32" BEL
        "u_sd_top/sd_initial_inst/ACMD41_33" BEL
        "u_sd_top/sd_initial_inst/ACMD41_34" BEL
        "u_sd_top/sd_initial_inst/ACMD41_35" BEL
        "u_sd_top/sd_initial_inst/ACMD41_36" BEL
        "u_sd_top/sd_initial_inst/ACMD41_37" BEL
        "u_sd_top/sd_initial_inst/ACMD41_38" BEL
        "u_sd_top/sd_initial_inst/ACMD41_39" BEL
        "u_sd_top/sd_initial_inst/ACMD41_40" BEL
        "u_sd_top/sd_initial_inst/ACMD41_41" BEL
        "u_sd_top/sd_initial_inst/ACMD41_42" BEL
        "u_sd_top/sd_initial_inst/ACMD41_43" BEL
        "u_sd_top/sd_initial_inst/ACMD41_44" BEL
        "u_sd_top/sd_initial_inst/ACMD41_45" BEL
        "u_sd_top/sd_initial_inst/ACMD41_46" BEL
        "u_sd_top/sd_initial_inst/ACMD41_47" BEL
        "u_sd_top/sd_initial_inst/CMD8_0" BEL
        "u_sd_top/sd_initial_inst/CMD8_1" BEL
        "u_sd_top/sd_initial_inst/CMD8_2" BEL
        "u_sd_top/sd_initial_inst/CMD8_3" BEL
        "u_sd_top/sd_initial_inst/CMD8_4" BEL
        "u_sd_top/sd_initial_inst/CMD8_5" BEL
        "u_sd_top/sd_initial_inst/CMD8_6" BEL
        "u_sd_top/sd_initial_inst/CMD8_7" BEL
        "u_sd_top/sd_initial_inst/CMD8_8" BEL
        "u_sd_top/sd_initial_inst/CMD8_9" BEL
        "u_sd_top/sd_initial_inst/CMD8_10" BEL
        "u_sd_top/sd_initial_inst/CMD8_11" BEL
        "u_sd_top/sd_initial_inst/CMD8_12" BEL
        "u_sd_top/sd_initial_inst/CMD8_13" BEL
        "u_sd_top/sd_initial_inst/CMD8_14" BEL
        "u_sd_top/sd_initial_inst/CMD8_15" BEL
        "u_sd_top/sd_initial_inst/CMD8_16" BEL
        "u_sd_top/sd_initial_inst/CMD8_17" BEL
        "u_sd_top/sd_initial_inst/CMD8_18" BEL
        "u_sd_top/sd_initial_inst/CMD8_19" BEL
        "u_sd_top/sd_initial_inst/CMD8_20" BEL
        "u_sd_top/sd_initial_inst/CMD8_21" BEL
        "u_sd_top/sd_initial_inst/CMD8_22" BEL
        "u_sd_top/sd_initial_inst/CMD8_23" BEL
        "u_sd_top/sd_initial_inst/CMD8_24" BEL
        "u_sd_top/sd_initial_inst/CMD8_25" BEL
        "u_sd_top/sd_initial_inst/CMD8_26" BEL
        "u_sd_top/sd_initial_inst/CMD8_27" BEL
        "u_sd_top/sd_initial_inst/CMD8_28" BEL
        "u_sd_top/sd_initial_inst/CMD8_29" BEL
        "u_sd_top/sd_initial_inst/CMD8_30" BEL
        "u_sd_top/sd_initial_inst/CMD8_31" BEL
        "u_sd_top/sd_initial_inst/CMD8_32" BEL
        "u_sd_top/sd_initial_inst/CMD8_33" BEL
        "u_sd_top/sd_initial_inst/CMD8_34" BEL
        "u_sd_top/sd_initial_inst/CMD8_35" BEL
        "u_sd_top/sd_initial_inst/CMD8_36" BEL
        "u_sd_top/sd_initial_inst/CMD8_37" BEL
        "u_sd_top/sd_initial_inst/CMD8_38" BEL
        "u_sd_top/sd_initial_inst/CMD8_39" BEL
        "u_sd_top/sd_initial_inst/CMD8_40" BEL
        "u_sd_top/sd_initial_inst/CMD8_41" BEL
        "u_sd_top/sd_initial_inst/CMD8_42" BEL
        "u_sd_top/sd_initial_inst/CMD8_43" BEL
        "u_sd_top/sd_initial_inst/CMD8_44" BEL
        "u_sd_top/sd_initial_inst/CMD8_45" BEL
        "u_sd_top/sd_initial_inst/CMD8_46" BEL
        "u_sd_top/sd_initial_inst/CMD8_47" BEL
        "u_sd_top/sd_initial_inst/CMD0_0" BEL
        "u_sd_top/sd_initial_inst/CMD0_1" BEL
        "u_sd_top/sd_initial_inst/CMD0_2" BEL
        "u_sd_top/sd_initial_inst/CMD0_3" BEL
        "u_sd_top/sd_initial_inst/CMD0_4" BEL
        "u_sd_top/sd_initial_inst/CMD0_5" BEL
        "u_sd_top/sd_initial_inst/CMD0_6" BEL
        "u_sd_top/sd_initial_inst/CMD0_7" BEL
        "u_sd_top/sd_initial_inst/CMD0_8" BEL
        "u_sd_top/sd_initial_inst/CMD0_9" BEL
        "u_sd_top/sd_initial_inst/CMD0_10" BEL
        "u_sd_top/sd_initial_inst/CMD0_11" BEL
        "u_sd_top/sd_initial_inst/CMD0_12" BEL
        "u_sd_top/sd_initial_inst/CMD0_13" BEL
        "u_sd_top/sd_initial_inst/CMD0_14" BEL
        "u_sd_top/sd_initial_inst/CMD0_15" BEL
        "u_sd_top/sd_initial_inst/CMD0_16" BEL
        "u_sd_top/sd_initial_inst/CMD0_17" BEL
        "u_sd_top/sd_initial_inst/CMD0_18" BEL
        "u_sd_top/sd_initial_inst/CMD0_19" BEL
        "u_sd_top/sd_initial_inst/CMD0_20" BEL
        "u_sd_top/sd_initial_inst/CMD0_21" BEL
        "u_sd_top/sd_initial_inst/CMD0_22" BEL
        "u_sd_top/sd_initial_inst/CMD0_23" BEL
        "u_sd_top/sd_initial_inst/CMD0_24" BEL
        "u_sd_top/sd_initial_inst/CMD0_25" BEL
        "u_sd_top/sd_initial_inst/CMD0_26" BEL
        "u_sd_top/sd_initial_inst/CMD0_27" BEL
        "u_sd_top/sd_initial_inst/CMD0_28" BEL
        "u_sd_top/sd_initial_inst/CMD0_29" BEL
        "u_sd_top/sd_initial_inst/CMD0_30" BEL
        "u_sd_top/sd_initial_inst/CMD0_31" BEL
        "u_sd_top/sd_initial_inst/CMD0_32" BEL
        "u_sd_top/sd_initial_inst/CMD0_33" BEL
        "u_sd_top/sd_initial_inst/CMD0_34" BEL
        "u_sd_top/sd_initial_inst/CMD0_35" BEL
        "u_sd_top/sd_initial_inst/CMD0_36" BEL
        "u_sd_top/sd_initial_inst/CMD0_37" BEL
        "u_sd_top/sd_initial_inst/CMD0_38" BEL
        "u_sd_top/sd_initial_inst/CMD0_39" BEL
        "u_sd_top/sd_initial_inst/CMD0_40" BEL
        "u_sd_top/sd_initial_inst/CMD0_41" BEL
        "u_sd_top/sd_initial_inst/CMD0_42" BEL
        "u_sd_top/sd_initial_inst/CMD0_43" BEL
        "u_sd_top/sd_initial_inst/CMD0_44" BEL
        "u_sd_top/sd_initial_inst/CMD0_45" BEL
        "u_sd_top/sd_initial_inst/CMD0_46" BEL
        "u_sd_top/sd_initial_inst/CMD0_47" BEL
        "u_sd_top/sd_initial_inst/SD_datain" BEL
        "u_sd_top/sd_initial_inst/state_FSM_FFd4" BEL
        "u_sd_top/sd_initial_inst/state_FSM_FFd1" BEL
        "u_sd_top/sd_initial_inst/state_FSM_FFd3" BEL
        "u_sd_top/sd_initial_inst/state_FSM_FFd2" BEL
        "u_sd_top/sd_initial_inst/counter_0" BEL
        "u_sd_top/sd_initial_inst/counter_1" BEL
        "u_sd_top/sd_initial_inst/counter_2" BEL
        "u_sd_top/sd_initial_inst/counter_3" BEL
        "u_sd_top/sd_initial_inst/counter_4" BEL
        "u_sd_top/sd_initial_inst/counter_5" BEL
        "u_sd_top/sd_initial_inst/counter_6" BEL
        "u_sd_top/sd_initial_inst/counter_7" BEL
        "u_sd_top/sd_initial_inst/counter_8" BEL
        "u_sd_top/sd_initial_inst/counter_9" BEL "u_sd_top/sd_initial_inst/en"
        BEL "u_sd_top/sd_read_inst/read_start" BEL
        "u_sd_top/sd_read_inst/read_o" BEL "u_sd_top/sd_read_inst/read_finish"
        BEL "u_sd_top/sd_read_inst/cntb_0" BEL "u_sd_top/sd_read_inst/cntb_1"
        BEL "u_sd_top/sd_read_inst/cntb_2" BEL "u_sd_top/sd_read_inst/cnt_0"
        BEL "u_sd_top/sd_read_inst/cnt_1" BEL "u_sd_top/sd_read_inst/cnt_2"
        BEL "u_sd_top/sd_read_inst/cnt_3" BEL
        "u_sd_top/sd_read_inst/read_cnt_0" BEL
        "u_sd_top/sd_read_inst/read_cnt_1" BEL
        "u_sd_top/sd_read_inst/read_cnt_2" BEL
        "u_sd_top/sd_read_inst/read_cnt_3" BEL
        "u_sd_top/sd_read_inst/read_cnt_4" BEL
        "u_sd_top/sd_read_inst/read_cnt_5" BEL
        "u_sd_top/sd_read_inst/read_cnt_6" BEL
        "u_sd_top/sd_read_inst/read_cnt_7" BEL
        "u_sd_top/sd_read_inst/read_cnt_8" BEL
        "u_sd_top/sd_read_inst/read_cnt_9" BEL
        "u_sd_top/sd_read_inst/mydata_0" BEL "u_sd_top/sd_read_inst/mydata_1"
        BEL "u_sd_top/sd_read_inst/mydata_2" BEL
        "u_sd_top/sd_read_inst/mydata_3" BEL "u_sd_top/sd_read_inst/mydata_4"
        BEL "u_sd_top/sd_read_inst/mydata_5" BEL
        "u_sd_top/sd_read_inst/mydata_6" BEL "u_sd_top/sd_read_inst/CMD17_0"
        BEL "u_sd_top/sd_read_inst/CMD17_1" BEL
        "u_sd_top/sd_read_inst/CMD17_2" BEL "u_sd_top/sd_read_inst/CMD17_3"
        BEL "u_sd_top/sd_read_inst/CMD17_4" BEL
        "u_sd_top/sd_read_inst/CMD17_5" BEL "u_sd_top/sd_read_inst/CMD17_6"
        BEL "u_sd_top/sd_read_inst/CMD17_7" BEL
        "u_sd_top/sd_read_inst/CMD17_8" BEL "u_sd_top/sd_read_inst/CMD17_9"
        BEL "u_sd_top/sd_read_inst/CMD17_10" BEL
        "u_sd_top/sd_read_inst/CMD17_11" BEL "u_sd_top/sd_read_inst/CMD17_12"
        BEL "u_sd_top/sd_read_inst/CMD17_13" BEL
        "u_sd_top/sd_read_inst/CMD17_14" BEL "u_sd_top/sd_read_inst/CMD17_15"
        BEL "u_sd_top/sd_read_inst/CMD17_16" BEL
        "u_sd_top/sd_read_inst/CMD17_17" BEL "u_sd_top/sd_read_inst/CMD17_18"
        BEL "u_sd_top/sd_read_inst/CMD17_19" BEL
        "u_sd_top/sd_read_inst/CMD17_20" BEL "u_sd_top/sd_read_inst/CMD17_21"
        BEL "u_sd_top/sd_read_inst/CMD17_22" BEL
        "u_sd_top/sd_read_inst/CMD17_23" BEL "u_sd_top/sd_read_inst/CMD17_24"
        BEL "u_sd_top/sd_read_inst/CMD17_25" BEL
        "u_sd_top/sd_read_inst/CMD17_26" BEL "u_sd_top/sd_read_inst/CMD17_27"
        BEL "u_sd_top/sd_read_inst/CMD17_28" BEL
        "u_sd_top/sd_read_inst/CMD17_29" BEL "u_sd_top/sd_read_inst/CMD17_30"
        BEL "u_sd_top/sd_read_inst/CMD17_31" BEL
        "u_sd_top/sd_read_inst/CMD17_32" BEL "u_sd_top/sd_read_inst/CMD17_33"
        BEL "u_sd_top/sd_read_inst/CMD17_34" BEL
        "u_sd_top/sd_read_inst/CMD17_35" BEL "u_sd_top/sd_read_inst/CMD17_36"
        BEL "u_sd_top/sd_read_inst/CMD17_37" BEL
        "u_sd_top/sd_read_inst/CMD17_38" BEL "u_sd_top/sd_read_inst/CMD17_39"
        BEL "u_sd_top/sd_read_inst/CMD17_40" BEL
        "u_sd_top/sd_read_inst/CMD17_41" BEL "u_sd_top/sd_read_inst/CMD17_42"
        BEL "u_sd_top/sd_read_inst/CMD17_43" BEL
        "u_sd_top/sd_read_inst/CMD17_44" BEL "u_sd_top/sd_read_inst/CMD17_45"
        BEL "u_sd_top/sd_read_inst/CMD17_46" BEL
        "u_sd_top/sd_read_inst/CMD17_47" BEL
        "u_sd_top/sd_read_inst/mydata_o_0" BEL
        "u_sd_top/sd_read_inst/mydata_o_1" BEL
        "u_sd_top/sd_read_inst/mydata_o_2" BEL
        "u_sd_top/sd_read_inst/mydata_o_3" BEL
        "u_sd_top/sd_read_inst/mydata_o_4" BEL
        "u_sd_top/sd_read_inst/mydata_o_5" BEL
        "u_sd_top/sd_read_inst/mydata_o_6" BEL
        "u_sd_top/sd_read_inst/mydata_o_7" BEL "u_sd_top/sd_read_inst/aa_0"
        BEL "u_sd_top/sd_read_inst/aa_1" BEL "u_sd_top/sd_read_inst/aa_2" BEL
        "u_sd_top/sd_read_inst/myvalid_o" BEL "u_sd_top/sd_read_inst/rx_valid"
        BEL "u_sd_top/sd_read_inst/SD_cs" BEL
        "u_sd_top/sd_read_inst/SD_datain" BEL "u_sd_top/sd_read_inst/sec_0"
        BEL "u_sd_top/sd_read_inst/sec_1" BEL "u_sd_top/sd_read_inst/sec_2"
        BEL "u_sd_top/sd_read_inst/sec_3" BEL "u_sd_top/sd_read_inst/sec_4"
        BEL "u_sd_top/sd_read_inst/sec_5" BEL "u_sd_top/sd_read_inst/sec_6"
        BEL "u_sd_top/sd_read_inst/sec_7" BEL "u_sd_top/sd_read_inst/sec_8"
        BEL "u_sd_top/sd_read_inst/sec_9" BEL "u_sd_top/sd_read_inst/sec_10"
        BEL "u_sd_top/sd_read_inst/sec_11" BEL "u_sd_top/sd_read_inst/sec_12"
        BEL "u_sd_top/sd_read_inst/sec_13" BEL "u_sd_top/sd_read_inst/sec_14"
        BEL "u_sd_top/sd_read_inst/sec_15" BEL "u_sd_top/sd_read_inst/sec_16"
        BEL "u_sd_top/sd_read_inst/sec_17" BEL "u_sd_top/sd_read_inst/sec_18"
        BEL "u_sd_top/sd_read_inst/sec_19" BEL "u_sd_top/sd_read_inst/sec_20"
        BEL "u_sd_top/sd_read_inst/sec_21" BEL "u_sd_top/sd_read_inst/sec_22"
        BEL "u_sd_top/sd_read_inst/sec_23" BEL "u_sd_top/sd_read_inst/sec_24"
        BEL "u_sd_top/sd_read_inst/sec_25" BEL "u_sd_top/sd_read_inst/sec_26"
        BEL "u_sd_top/sd_read_inst/sec_27" BEL "u_sd_top/sd_read_inst/sec_28"
        BEL "u_sd_top/sd_read_inst/sec_29" BEL "u_sd_top/sd_read_inst/sec_30"
        BEL "u_sd_top/sd_read_inst/sec_31" BEL
        "u_sd_top/sd_read_inst/delay_cnt_0" BEL
        "u_sd_top/sd_read_inst/delay_cnt_1" BEL
        "u_sd_top/sd_read_inst/delay_cnt_2" BEL
        "u_sd_top/sd_read_inst/delay_cnt_3" BEL
        "u_sd_top/sd_read_inst/delay_cnt_4" BEL
        "u_sd_top/sd_read_inst/delay_cnt_5" BEL
        "u_sd_top/sd_read_inst/delay_cnt_6" BEL
        "u_sd_top/sd_read_inst/delay_cnt_7" BEL
        "u_sd_top/sd_read_inst/delay_cnt_8" BEL
        "u_sd_top/sd_read_inst/delay_cnt_9" BEL
        "u_sd_top/sd_read_inst/delay_cnt_10" BEL
        "u_sd_top/sd_read_inst/delay_cnt_11" BEL
        "u_sd_top/sd_read_inst/delay_cnt_12" BEL
        "u_sd_top/sd_read_inst/delay_cnt_13" BEL
        "u_sd_top/sd_read_inst/delay_cnt_14" BEL
        "u_sd_top/sd_read_inst/delay_cnt_15" BEL
        "u_sd_top/sd_read_inst/read_step_FSM_FFd1" BEL
        "u_sd_top/sd_read_inst/mystate_FSM_FFd2" BEL
        "u_sd_top/sd_read_inst/mystate_FSM_FFd1" BEL
        "u_sd_top/sd_read_inst/sec_size_3" BEL
        "u_sd_top/sd_read_inst/sec_size_4" BEL
        "u_sd_top/sd_read_inst/sec_size_5" BEL
        "u_sd_top/sd_read_inst/sec_size_6" BEL
        "u_sd_top/sd_read_inst/sec_size_7" BEL
        "u_sd_top/sd_read_inst/sec_size_8" BEL
        "u_sd_top/sd_read_inst/sec_size_9" BEL
        "u_sd_top/sd_read_inst/sec_size_10" BEL
        "u_sd_top/sd_read_inst/sec_size_11" BEL "u_sd_top/sd_read_inst/en" BEL
        "SD_clk" BEL
        "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK2";
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<724>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME UICLK;
TIMEGRP ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<724>"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window"
        BEL
        "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/powerup_pll_locked"
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK1";
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<705>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK1;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
TIMEGRP ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_180 = PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<705>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>";
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<704>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N"
        PINNAME CLK0;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0_pins<0>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0"
        PINNAME CLK0;
TIMEGRP ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_0 = PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<704>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>"
        PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0_pins<0>";
TIMEGRP ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in =
        BEL "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/U_BUFG_CLK3"
        BEL "vga_disp_inst/ddr_data_reg_0" BEL "vga_disp_inst/ddr_data_reg_1"
        BEL "vga_disp_inst/ddr_data_reg_2" BEL "vga_disp_inst/ddr_data_reg_3"
        BEL "vga_disp_inst/ddr_data_reg_4" BEL "vga_disp_inst/ddr_data_reg_5"
        BEL "vga_disp_inst/ddr_data_reg_6" BEL "vga_disp_inst/ddr_data_reg_7"
        BEL "vga_disp_inst/ddr_data_reg_8" BEL "vga_disp_inst/ddr_data_reg_9"
        BEL "vga_disp_inst/ddr_data_reg_10" BEL
        "vga_disp_inst/ddr_data_reg_11" BEL "vga_disp_inst/ddr_data_reg_12"
        BEL "vga_disp_inst/ddr_data_reg_13" BEL
        "vga_disp_inst/ddr_data_reg_14" BEL "vga_disp_inst/ddr_data_reg_15"
        BEL "vga_disp_inst/ddr_data_reg_16" BEL
        "vga_disp_inst/ddr_data_reg_17" BEL "vga_disp_inst/ddr_data_reg_18"
        BEL "vga_disp_inst/ddr_data_reg_19" BEL
        "vga_disp_inst/ddr_data_reg_20" BEL "vga_disp_inst/ddr_data_reg_21"
        BEL "vga_disp_inst/ddr_data_reg_22" BEL
        "vga_disp_inst/ddr_data_reg_23" BEL "vga_disp_inst/ddr_data_reg_24"
        BEL "vga_disp_inst/ddr_data_reg_25" BEL
        "vga_disp_inst/ddr_data_reg_26" BEL "vga_disp_inst/ddr_data_reg_27"
        BEL "vga_disp_inst/ddr_data_reg_28" BEL
        "vga_disp_inst/ddr_data_reg_29" BEL "vga_disp_inst/ddr_data_reg_30"
        BEL "vga_disp_inst/ddr_data_reg_31" BEL
        "vga_disp_inst/ddr_data_reg_32" BEL "vga_disp_inst/ddr_data_reg_33"
        BEL "vga_disp_inst/ddr_data_reg_34" BEL
        "vga_disp_inst/ddr_data_reg_35" BEL "vga_disp_inst/ddr_data_reg_36"
        BEL "vga_disp_inst/ddr_data_reg_37" BEL
        "vga_disp_inst/ddr_data_reg_38" BEL "vga_disp_inst/ddr_data_reg_39"
        BEL "vga_disp_inst/ddr_data_reg_40" BEL
        "vga_disp_inst/ddr_data_reg_41" BEL "vga_disp_inst/ddr_data_reg_42"
        BEL "vga_disp_inst/ddr_data_reg_43" BEL
        "vga_disp_inst/ddr_data_reg_44" BEL "vga_disp_inst/ddr_data_reg_45"
        BEL "vga_disp_inst/ddr_data_reg_46" BEL
        "vga_disp_inst/ddr_data_reg_47" BEL "vga_disp_inst/ddr_data_reg_48"
        BEL "vga_disp_inst/ddr_data_reg_49" BEL
        "vga_disp_inst/ddr_data_reg_50" BEL "vga_disp_inst/ddr_data_reg_51"
        BEL "vga_disp_inst/ddr_data_reg_52" BEL
        "vga_disp_inst/ddr_data_reg_53" BEL "vga_disp_inst/ddr_data_reg_54"
        BEL "vga_disp_inst/ddr_data_reg_55" BEL
        "vga_disp_inst/ddr_data_reg_56" BEL "vga_disp_inst/ddr_data_reg_57"
        BEL "vga_disp_inst/ddr_data_reg_58" BEL
        "vga_disp_inst/ddr_data_reg_59" BEL "vga_disp_inst/ddr_data_reg_60"
        BEL "vga_disp_inst/ddr_data_reg_61" BEL
        "vga_disp_inst/ddr_data_reg_62" BEL "vga_disp_inst/ddr_data_reg_63"
        BEL "vga_disp_inst/ddr_data_reg_64" BEL
        "vga_disp_inst/ddr_data_reg_65" BEL "vga_disp_inst/ddr_data_reg_66"
        BEL "vga_disp_inst/ddr_data_reg_67" BEL
        "vga_disp_inst/ddr_data_reg_68" BEL "vga_disp_inst/ddr_data_reg_69"
        BEL "vga_disp_inst/ddr_data_reg_70" BEL
        "vga_disp_inst/ddr_data_reg_71" BEL "vga_disp_inst/ddr_data_reg_72"
        BEL "vga_disp_inst/ddr_data_reg_73" BEL
        "vga_disp_inst/ddr_data_reg_74" BEL "vga_disp_inst/ddr_data_reg_75"
        BEL "vga_disp_inst/ddr_data_reg_76" BEL
        "vga_disp_inst/ddr_data_reg_77" BEL "vga_disp_inst/ddr_data_reg_78"
        BEL "vga_disp_inst/ddr_data_reg_79" BEL
        "vga_disp_inst/ddr_data_reg_80" BEL "vga_disp_inst/ddr_data_reg_81"
        BEL "vga_disp_inst/ddr_data_reg_82" BEL
        "vga_disp_inst/ddr_data_reg_83" BEL "vga_disp_inst/ddr_data_reg_84"
        BEL "vga_disp_inst/ddr_data_reg_85" BEL
        "vga_disp_inst/ddr_data_reg_86" BEL "vga_disp_inst/ddr_data_reg_87"
        BEL "vga_disp_inst/ddr_data_reg_88" BEL
        "vga_disp_inst/ddr_data_reg_89" BEL "vga_disp_inst/ddr_data_reg_90"
        BEL "vga_disp_inst/ddr_data_reg_91" BEL
        "vga_disp_inst/ddr_data_reg_92" BEL "vga_disp_inst/ddr_data_reg_93"
        BEL "vga_disp_inst/ddr_data_reg_94" BEL
        "vga_disp_inst/ddr_data_reg_95" BEL "vga_disp_inst/ddr_data_reg_96"
        BEL "vga_disp_inst/ddr_data_reg_97" BEL
        "vga_disp_inst/ddr_data_reg_98" BEL "vga_disp_inst/ddr_data_reg_99"
        BEL "vga_disp_inst/ddr_data_reg_100" BEL
        "vga_disp_inst/ddr_data_reg_101" BEL "vga_disp_inst/ddr_data_reg_102"
        BEL "vga_disp_inst/ddr_data_reg_103" BEL
        "vga_disp_inst/ddr_data_reg_104" BEL "vga_disp_inst/ddr_data_reg_105"
        BEL "vga_disp_inst/ddr_data_reg_106" BEL
        "vga_disp_inst/ddr_data_reg_107" BEL "vga_disp_inst/ddr_data_reg_108"
        BEL "vga_disp_inst/ddr_data_reg_109" BEL
        "vga_disp_inst/ddr_data_reg_110" BEL "vga_disp_inst/ddr_data_reg_111"
        BEL "vga_disp_inst/ddr_data_reg_112" BEL
        "vga_disp_inst/ddr_data_reg_113" BEL "vga_disp_inst/ddr_data_reg_114"
        BEL "vga_disp_inst/ddr_data_reg_115" BEL
        "vga_disp_inst/ddr_data_reg_116" BEL "vga_disp_inst/ddr_data_reg_117"
        BEL "vga_disp_inst/ddr_data_reg_118" BEL
        "vga_disp_inst/ddr_data_reg_119" BEL "vga_disp_inst/ddr_data_reg_120"
        BEL "vga_disp_inst/ddr_data_reg_121" BEL
        "vga_disp_inst/ddr_data_reg_122" BEL "vga_disp_inst/ddr_data_reg_123"
        BEL "vga_disp_inst/ddr_data_reg_124" BEL
        "vga_disp_inst/ddr_data_reg_125" BEL "vga_disp_inst/ddr_data_reg_126"
        BEL "vga_disp_inst/ddr_data_reg_127" BEL "vga_disp_inst/vsync_buf1"
        BEL "vga_disp_inst/ddr_rd_cmd" BEL "vga_disp_inst/ddr_rden" BEL
        "vga_disp_inst/vsync_buf2" BEL "vga_disp_inst/vga_g_reg_0" BEL
        "vga_disp_inst/vga_g_reg_1" BEL "vga_disp_inst/vga_g_reg_2" BEL
        "vga_disp_inst/vga_g_reg_3" BEL "vga_disp_inst/vga_g_reg_4" BEL
        "vga_disp_inst/vga_g_reg_5" BEL "vga_disp_inst/vga_r_reg_0" BEL
        "vga_disp_inst/vga_r_reg_1" BEL "vga_disp_inst/vga_r_reg_2" BEL
        "vga_disp_inst/vga_r_reg_3" BEL "vga_disp_inst/vga_r_reg_4" BEL
        "vga_disp_inst/vga_b_reg_0" BEL "vga_disp_inst/vga_b_reg_1" BEL
        "vga_disp_inst/vga_b_reg_2" BEL "vga_disp_inst/vga_b_reg_3" BEL
        "vga_disp_inst/vga_b_reg_4" BEL "vga_disp_inst/ddr_addr_set" BEL
        "vga_disp_inst/num_counter_FSM_FFd1" BEL
        "vga_disp_inst/num_counter_FSM_FFd3" BEL
        "vga_disp_inst/num_counter_FSM_FFd2" BEL "vga_disp_inst/x_cnt_0" BEL
        "vga_disp_inst/x_cnt_1" BEL "vga_disp_inst/x_cnt_2" BEL
        "vga_disp_inst/x_cnt_3" BEL "vga_disp_inst/x_cnt_4" BEL
        "vga_disp_inst/x_cnt_5" BEL "vga_disp_inst/x_cnt_6" BEL
        "vga_disp_inst/x_cnt_7" BEL "vga_disp_inst/x_cnt_8" BEL
        "vga_disp_inst/x_cnt_9" BEL "vga_disp_inst/x_cnt_10" BEL
        "vga_disp_inst/y_cnt_0" BEL "vga_disp_inst/y_cnt_1" BEL
        "vga_disp_inst/y_cnt_2" BEL "vga_disp_inst/y_cnt_3" BEL
        "vga_disp_inst/y_cnt_4" BEL "vga_disp_inst/y_cnt_5" BEL
        "vga_disp_inst/y_cnt_6" BEL "vga_disp_inst/y_cnt_7" BEL
        "vga_disp_inst/y_cnt_8" BEL "vga_disp_inst/y_cnt_9" BEL
        "vga_disp_inst/hsync_r" BEL "vga_disp_inst/hsync_de" BEL
        "vga_disp_inst/vsync_r" BEL "vga_disp_inst/vsync_de";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0" PINNAME DIVCLK;
PIN ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/u_pll_adv_pins<2> = BEL
        "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/u_pll_adv" PINNAME
        CLKIN1;
TIMEGRP sys_clk_pin = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0>" PIN
        "ddr_rw_inst/mig_37_inst/memc3_infrastructure_inst/u_pll_adv_pins<2>";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        "ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_sys_clk_pin * 1.5625 HIGH 50%;
TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP "ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_180"
        TS_sys_clk_pin * 12.5 PHASE 0.8 ns HIGH 50%;
TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in = PERIOD
        TIMEGRP
        "ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_vga_clk_bufg_in"
        TS_sys_clk_pin * 1.38888889 HIGH 50%;
TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk_2x_0"
        TS_sys_clk_pin * 12.5 HIGH 50%;
TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in = PERIOD
        TIMEGRP
        "ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_spi_clk_bufg_in"
        TS_sys_clk_pin * 0.25 HIGH 50%;
TS_ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP
        "ddr_rw_inst_mig_37_inst_memc3_infrastructure_inst_clk0_bufg_in"
        TS_sys_clk_pin * 1.5625 HIGH 50%;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<711>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME SELFREFRESHMODE;
PIN
        ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_pins<2>
        = BEL
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        PINNAME Q;
PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<711>"
        TIG;
PIN
        "ddr_rw_inst/mig_37_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_pins<2>"
        TIG;
SCHEMATIC END;

