Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Oct 17 17:13:23 2025
| Host         : UTEC running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          20          
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -45.508     -817.520                     21                  184        0.174        0.000                      0                  184        4.500        0.000                       0                    95  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -45.508     -817.520                     21                  163        0.174        0.000                      0                  163        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.335        0.000                      0                   21        0.571        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           21  Failing Endpoints,  Worst Slack      -45.508ns,  Total Violation     -817.520ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -45.508ns  (required time - arrival time)
  Source:                 b16_reg[0]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.371ns  (logic 33.805ns (61.051%)  route 21.566ns (38.949%))
  Logic Levels:           118  (CARRY4=91 LUT2=11 LUT3=6 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  b16_reg[0]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  b16_reg[0]_replica_9/Q
                         net (fo=2, routed)           0.829     6.440    dut/b16[0]_repN_9_alias
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  dut/result[9]_i_750/O
                         net (fo=1, routed)           0.000     6.564    dut/result[9]_i_750_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.077 r  dut/result_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000     7.077    dut/result_reg[9]_i_720_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  dut/result_reg[9]_i_715/CO[3]
                         net (fo=1, routed)           0.000     7.194    dut/result_reg[9]_i_715_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  dut/result_reg[9]_i_714/CO[3]
                         net (fo=14, routed)          1.055     8.366    dut/result_reg[9]_i_714_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.946 r  dut/result_reg[9]_i_704/CO[3]
                         net (fo=1, routed)           0.000     8.946    dut/result_reg[9]_i_704_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  dut/result_reg[9]_i_699/CO[3]
                         net (fo=1, routed)           0.000     9.060    dut/result_reg[9]_i_699_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  dut/result_reg[9]_i_698/CO[3]
                         net (fo=1, routed)           0.000     9.174    dut/result_reg[9]_i_698_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.445 r  dut/result_reg[9]_i_709/CO[0]
                         net (fo=14, routed)          0.457     9.902    dut/result_reg[9]_i_709_n_3
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  dut/result[9]_i_712/O
                         net (fo=1, routed)           0.000    10.275    dut/result[9]_i_712_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.825 r  dut/result_reg[9]_i_688/CO[3]
                         net (fo=1, routed)           0.000    10.825    dut/result_reg[9]_i_688_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  dut/result_reg[9]_i_683/CO[3]
                         net (fo=1, routed)           0.000    10.939    dut/result_reg[9]_i_683_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  dut/result_reg[9]_i_682/CO[3]
                         net (fo=1, routed)           0.000    11.053    dut/result_reg[9]_i_682_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.324 r  dut/result_reg[9]_i_693/CO[0]
                         net (fo=14, routed)          0.809    12.132    dut/result_reg[9]_i_693_n_3
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.373    12.505 r  dut/result[9]_i_696/O
                         net (fo=1, routed)           0.000    12.505    dut/result[9]_i_696_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.038 r  dut/result_reg[9]_i_672/CO[3]
                         net (fo=1, routed)           0.000    13.038    dut/result_reg[9]_i_672_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.155 r  dut/result_reg[9]_i_667/CO[3]
                         net (fo=1, routed)           0.000    13.155    dut/result_reg[9]_i_667_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  dut/result_reg[9]_i_666/CO[3]
                         net (fo=1, routed)           0.000    13.272    dut/result_reg[9]_i_666_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.526 r  dut/result_reg[9]_i_677/CO[0]
                         net (fo=14, routed)          0.687    14.213    dut/result_reg[9]_i_677_n_3
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.367    14.580 r  dut/result[9]_i_680/O
                         net (fo=1, routed)           0.000    14.580    dut/result[9]_i_680_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.130 r  dut/result_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    15.130    dut/result_reg[9]_i_656_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  dut/result_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000    15.244    dut/result_reg[9]_i_651_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.358 r  dut/result_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    15.358    dut/result_reg[9]_i_650_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.629 r  dut/result_reg[9]_i_661/CO[0]
                         net (fo=14, routed)          0.599    16.228    dut/result_reg[9]_i_661_n_3
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.072 r  dut/result_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    17.072    dut/result_reg[9]_i_640_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.189 r  dut/result_reg[9]_i_635/CO[3]
                         net (fo=1, routed)           0.000    17.189    dut/result_reg[9]_i_635_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.306 r  dut/result_reg[9]_i_634/CO[3]
                         net (fo=1, routed)           0.000    17.306    dut/result_reg[9]_i_634_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.560 r  dut/result_reg[9]_i_645/CO[0]
                         net (fo=14, routed)          0.855    18.415    dut/result_reg[9]_i_645_n_3
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    19.238 r  dut/result_reg[9]_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.238    dut/result_reg[9]_i_624_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.352 r  dut/result_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    19.352    dut/result_reg[9]_i_619_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.466 r  dut/result_reg[9]_i_618/CO[3]
                         net (fo=1, routed)           0.000    19.466    dut/result_reg[9]_i_618_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.737 r  dut/result_reg[9]_i_629/CO[0]
                         net (fo=14, routed)          0.596    20.333    dut/result_reg[9]_i_629_n_3
    SLICE_X3Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    21.162 r  dut/result_reg[9]_i_608/CO[3]
                         net (fo=1, routed)           0.000    21.162    dut/result_reg[9]_i_608_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  dut/result_reg[9]_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.276    dut/result_reg[9]_i_603_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.390 r  dut/result_reg[9]_i_602/CO[3]
                         net (fo=1, routed)           0.000    21.390    dut/result_reg[9]_i_602_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.661 r  dut/result_reg[9]_i_613/CO[0]
                         net (fo=14, routed)          0.608    22.269    dut/result_reg[9]_i_613_n_3
    SLICE_X4Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.098 r  dut/result_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    23.098    dut/result_reg[9]_i_592_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.212 r  dut/result_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    23.212    dut/result_reg[9]_i_587_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.326 r  dut/result_reg[9]_i_586/CO[3]
                         net (fo=1, routed)           0.000    23.326    dut/result_reg[9]_i_586_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.597 r  dut/result_reg[9]_i_597/CO[0]
                         net (fo=14, routed)          0.691    24.288    dut/result_reg[9]_i_597_n_3
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.373    24.661 r  dut/result[9]_i_591/O
                         net (fo=1, routed)           0.000    24.661    dut/result[9]_i_591_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.193 r  dut/result_reg[9]_i_570/CO[3]
                         net (fo=1, routed)           0.009    25.202    dut/result_reg[9]_i_570_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.473 r  dut/result_reg[9]_i_581/CO[0]
                         net (fo=14, routed)          0.583    26.056    dut/result_reg[9]_i_581_n_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.885 r  dut/result_reg[9]_i_559/CO[3]
                         net (fo=1, routed)           0.009    26.894    dut/result_reg[9]_i_559_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.008 r  dut/result_reg[9]_i_554/CO[3]
                         net (fo=1, routed)           0.000    27.008    dut/result_reg[9]_i_554_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.122 r  dut/result_reg[9]_i_553/CO[3]
                         net (fo=1, routed)           0.000    27.122    dut/result_reg[9]_i_553_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.393 r  dut/result_reg[9]_i_564/CO[0]
                         net (fo=15, routed)          0.669    28.062    dut/result_reg[9]_i_564_n_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373    28.435 r  dut/result[9]_i_566/O
                         net (fo=1, routed)           0.000    28.435    dut/result[9]_i_566_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.836 r  dut/result_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    28.836    dut/result_reg[9]_i_542_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.950 r  dut/result_reg[9]_i_537/CO[3]
                         net (fo=1, routed)           0.000    28.950    dut/result_reg[9]_i_537_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.064 r  dut/result_reg[9]_i_536/CO[3]
                         net (fo=1, routed)           0.000    29.064    dut/result_reg[9]_i_536_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.335 r  dut/result_reg[9]_i_547/CO[0]
                         net (fo=15, routed)          0.665    30.000    dut/result_reg[9]_i_547_n_3
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.373    30.373 r  dut/result[9]_i_551/O
                         net (fo=1, routed)           0.000    30.373    dut/result[9]_i_551_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.923 r  dut/result_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    30.923    dut/result_reg[9]_i_525_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  dut/result_reg[9]_i_520/CO[3]
                         net (fo=1, routed)           0.000    31.037    dut/result_reg[9]_i_520_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  dut/result_reg[9]_i_519/CO[3]
                         net (fo=1, routed)           0.000    31.151    dut/result_reg[9]_i_519_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.422 r  dut/result_reg[9]_i_530/CO[0]
                         net (fo=15, routed)          0.755    32.177    dut/result_reg[9]_i_530_n_3
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.373    32.550 r  dut/result[9]_i_534/O
                         net (fo=1, routed)           0.000    32.550    dut/result[9]_i_534_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.100 r  dut/result_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    33.100    dut/result_reg[9]_i_492_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.214 r  dut/result_reg[9]_i_487/CO[3]
                         net (fo=1, routed)           0.000    33.214    dut/result_reg[9]_i_487_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.328 r  dut/result_reg[9]_i_486/CO[3]
                         net (fo=1, routed)           0.000    33.328    dut/result_reg[9]_i_486_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.599 r  dut/result_reg[9]_i_497/CO[0]
                         net (fo=15, routed)          0.705    34.304    dut/result_reg[9]_i_497_n_3
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.373    34.677 r  dut/result[9]_i_501/O
                         net (fo=1, routed)           0.000    34.677    dut/result[9]_i_501_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.227 r  dut/result_reg[9]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.227    dut/result_reg[9]_i_456_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  dut/result_reg[9]_i_451/CO[3]
                         net (fo=1, routed)           0.000    35.341    dut/result_reg[9]_i_451_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  dut/result_reg[9]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.455    dut/result_reg[9]_i_450_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.726 r  dut/result_reg[9]_i_461/CO[0]
                         net (fo=15, routed)          0.479    36.206    dut/result_reg[9]_i_461_n_3
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.373    36.579 r  dut/result[9]_i_465/O
                         net (fo=1, routed)           0.000    36.579    dut/result[9]_i_465_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  dut/result_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    37.129    dut/result_reg[9]_i_423_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  dut/result_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    37.243    dut/result_reg[9]_i_418_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  dut/result_reg[9]_i_417/CO[3]
                         net (fo=1, routed)           0.000    37.357    dut/result_reg[9]_i_417_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.628 r  dut/result_reg[9]_i_428/CO[0]
                         net (fo=15, routed)          0.665    38.292    dut/result_reg[9]_i_428_n_3
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.373    38.665 r  dut/result[9]_i_432/O
                         net (fo=1, routed)           0.000    38.665    dut/result[9]_i_432_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.215 r  dut/result_reg[9]_i_390/CO[3]
                         net (fo=1, routed)           0.000    39.215    dut/result_reg[9]_i_390_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  dut/result_reg[9]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.329    dut/result_reg[9]_i_385_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  dut/result_reg[9]_i_384/CO[3]
                         net (fo=1, routed)           0.000    39.443    dut/result_reg[9]_i_384_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.714 r  dut/result_reg[9]_i_395/CO[0]
                         net (fo=15, routed)          0.692    40.406    dut/result_reg[9]_i_395_n_3
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.373    40.779 r  dut/result[9]_i_399/O
                         net (fo=1, routed)           0.000    40.779    dut/result[9]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.329 r  dut/result_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    41.329    dut/result_reg[9]_i_352_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.443 r  dut/result_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    41.443    dut/result_reg[9]_i_347_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.557 r  dut/result_reg[9]_i_346/CO[3]
                         net (fo=1, routed)           0.000    41.557    dut/result_reg[9]_i_346_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.828 r  dut/result_reg[9]_i_357/CO[0]
                         net (fo=15, routed)          0.665    42.493    dut/result_reg[9]_i_357_n_3
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.373    42.866 r  dut/result[9]_i_361/O
                         net (fo=1, routed)           0.000    42.866    dut/result[9]_i_361_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.416 r  dut/result_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    43.416    dut/result_reg[9]_i_314_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.530 r  dut/result_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.530    dut/result_reg[9]_i_309_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.644 r  dut/result_reg[9]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.644    dut/result_reg[9]_i_308_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.915 r  dut/result_reg[9]_i_319/CO[0]
                         net (fo=15, routed)          0.661    44.576    dut/result_reg[9]_i_319_n_3
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.373    44.949 r  dut/result[9]_i_323/O
                         net (fo=1, routed)           0.000    44.949    dut/result[9]_i_323_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.499 r  dut/result_reg[9]_i_276/CO[3]
                         net (fo=1, routed)           0.001    45.500    dut/result_reg[9]_i_276_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.614 r  dut/result_reg[9]_i_271/CO[3]
                         net (fo=1, routed)           0.000    45.614    dut/result_reg[9]_i_271_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.728 r  dut/result_reg[9]_i_270/CO[3]
                         net (fo=1, routed)           0.000    45.728    dut/result_reg[9]_i_270_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.999 r  dut/result_reg[9]_i_281/CO[0]
                         net (fo=15, routed)          0.665    46.663    dut/result_reg[9]_i_281_n_3
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.373    47.036 r  dut/result[9]_i_285/O
                         net (fo=1, routed)           0.000    47.036    dut/result[9]_i_285_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.586 r  dut/result_reg[9]_i_241/CO[3]
                         net (fo=1, routed)           0.000    47.586    dut/result_reg[9]_i_241_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.700 r  dut/result_reg[9]_i_236/CO[3]
                         net (fo=1, routed)           0.000    47.700    dut/result_reg[9]_i_236_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.814 r  dut/result_reg[9]_i_235/CO[3]
                         net (fo=1, routed)           0.000    47.814    dut/result_reg[9]_i_235_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.085 r  dut/result_reg[9]_i_246/CO[0]
                         net (fo=15, routed)          0.793    48.878    dut/result_reg[9]_i_246_n_3
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.373    49.251 r  dut/result[9]_i_250/O
                         net (fo=1, routed)           0.000    49.251    dut/result[9]_i_250_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.801 r  dut/result_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.801    dut/result_reg[9]_i_169_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.915 r  dut/result_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    49.915    dut/result_reg[9]_i_164_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.029 r  dut/result_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.029    dut/result_reg[9]_i_163_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.300 r  dut/result_reg[9]_i_174/CO[0]
                         net (fo=15, routed)          0.705    51.005    dut/result_reg[9]_i_174_n_3
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.373    51.378 r  dut/result[9]_i_234/O
                         net (fo=1, routed)           0.000    51.378    dut/result[9]_i_234_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.928 r  dut/result_reg[9]_i_158/CO[3]
                         net (fo=1, routed)           0.000    51.928    dut/result_reg[9]_i_158_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.042 r  dut/result_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000    52.042    dut/result_reg[9]_i_95_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.156 r  dut/result_reg[9]_i_94/CO[3]
                         net (fo=1, routed)           0.000    52.156    dut/result_reg[9]_i_94_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.427 r  dut/result_reg[9]_i_100/CO[0]
                         net (fo=15, routed)          0.727    53.154    dut/result_reg[9]_i_100_n_3
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.373    53.527 r  dut/result[9]_i_162/O
                         net (fo=1, routed)           0.000    53.527    dut/result[9]_i_162_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.059 r  dut/result_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    54.059    dut/result_reg[9]_i_93_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.298 r  dut/result_reg[9]_i_52/O[2]
                         net (fo=3, routed)           0.686    54.985    dut/result_reg[9]_i_52_n_5
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.302    55.287 r  dut/result[9]_i_253/O
                         net (fo=1, routed)           0.850    56.137    dut/result[9]_i_253_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.261 r  dut/result[9]_i_181/O
                         net (fo=1, routed)           0.512    56.773    dut/result[9]_i_181_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.897 r  dut/result[9]_i_107/O
                         net (fo=1, routed)           0.149    57.046    dut/result[9]_i_107_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124    57.170 r  dut/result[9]_i_55_comp/O
                         net (fo=3, routed)           0.814    57.984    dut/result[9]_i_55_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    58.108 r  dut/result[9]_i_21_comp_1/O
                         net (fo=12, routed)          0.506    58.614    dut/result[9]_i_21_n_0
    SLICE_X3Y61          LUT5 (Prop_lut5_I3_O)        0.124    58.738 r  dut/result[3]_i_8/O
                         net (fo=2, routed)           0.694    59.433    dut/result[3]_i_8_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.124    59.557 r  dut/flags[3]_i_15/O
                         net (fo=2, routed)           0.419    59.975    dut/flags[3]_i_15_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I2_O)        0.124    60.099 r  dut/flags[3]_i_5/O
                         net (fo=1, routed)           0.304    60.403    dut/u_add16/flags[3]_i_5_n_0_alias
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.124    60.527 r  dut/u_add16/flags[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    60.527    dut/u_add16_n_17
    SLICE_X7Y61          FDCE                                         r  dut/flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  dut/flags_reg[0]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.029    15.018    dut/flags_reg[0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -60.527    
  -------------------------------------------------------------------
                         slack                                -45.508    

Slack (VIOLATED) :        -45.250ns  (required time - arrival time)
  Source:                 b16_reg[0]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.116ns  (logic 33.805ns (61.334%)  route 21.311ns (38.666%))
  Logic Levels:           118  (CARRY4=91 LUT2=11 LUT3=7 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  b16_reg[0]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  b16_reg[0]_replica_9/Q
                         net (fo=2, routed)           0.829     6.440    dut/b16[0]_repN_9_alias
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  dut/result[9]_i_750/O
                         net (fo=1, routed)           0.000     6.564    dut/result[9]_i_750_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.077 r  dut/result_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000     7.077    dut/result_reg[9]_i_720_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  dut/result_reg[9]_i_715/CO[3]
                         net (fo=1, routed)           0.000     7.194    dut/result_reg[9]_i_715_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  dut/result_reg[9]_i_714/CO[3]
                         net (fo=14, routed)          1.055     8.366    dut/result_reg[9]_i_714_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.946 r  dut/result_reg[9]_i_704/CO[3]
                         net (fo=1, routed)           0.000     8.946    dut/result_reg[9]_i_704_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  dut/result_reg[9]_i_699/CO[3]
                         net (fo=1, routed)           0.000     9.060    dut/result_reg[9]_i_699_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  dut/result_reg[9]_i_698/CO[3]
                         net (fo=1, routed)           0.000     9.174    dut/result_reg[9]_i_698_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.445 r  dut/result_reg[9]_i_709/CO[0]
                         net (fo=14, routed)          0.457     9.902    dut/result_reg[9]_i_709_n_3
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  dut/result[9]_i_712/O
                         net (fo=1, routed)           0.000    10.275    dut/result[9]_i_712_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.825 r  dut/result_reg[9]_i_688/CO[3]
                         net (fo=1, routed)           0.000    10.825    dut/result_reg[9]_i_688_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  dut/result_reg[9]_i_683/CO[3]
                         net (fo=1, routed)           0.000    10.939    dut/result_reg[9]_i_683_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  dut/result_reg[9]_i_682/CO[3]
                         net (fo=1, routed)           0.000    11.053    dut/result_reg[9]_i_682_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.324 r  dut/result_reg[9]_i_693/CO[0]
                         net (fo=14, routed)          0.809    12.132    dut/result_reg[9]_i_693_n_3
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.373    12.505 r  dut/result[9]_i_696/O
                         net (fo=1, routed)           0.000    12.505    dut/result[9]_i_696_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.038 r  dut/result_reg[9]_i_672/CO[3]
                         net (fo=1, routed)           0.000    13.038    dut/result_reg[9]_i_672_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.155 r  dut/result_reg[9]_i_667/CO[3]
                         net (fo=1, routed)           0.000    13.155    dut/result_reg[9]_i_667_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  dut/result_reg[9]_i_666/CO[3]
                         net (fo=1, routed)           0.000    13.272    dut/result_reg[9]_i_666_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.526 r  dut/result_reg[9]_i_677/CO[0]
                         net (fo=14, routed)          0.687    14.213    dut/result_reg[9]_i_677_n_3
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.367    14.580 r  dut/result[9]_i_680/O
                         net (fo=1, routed)           0.000    14.580    dut/result[9]_i_680_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.130 r  dut/result_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    15.130    dut/result_reg[9]_i_656_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  dut/result_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000    15.244    dut/result_reg[9]_i_651_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.358 r  dut/result_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    15.358    dut/result_reg[9]_i_650_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.629 r  dut/result_reg[9]_i_661/CO[0]
                         net (fo=14, routed)          0.599    16.228    dut/result_reg[9]_i_661_n_3
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.072 r  dut/result_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    17.072    dut/result_reg[9]_i_640_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.189 r  dut/result_reg[9]_i_635/CO[3]
                         net (fo=1, routed)           0.000    17.189    dut/result_reg[9]_i_635_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.306 r  dut/result_reg[9]_i_634/CO[3]
                         net (fo=1, routed)           0.000    17.306    dut/result_reg[9]_i_634_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.560 r  dut/result_reg[9]_i_645/CO[0]
                         net (fo=14, routed)          0.855    18.415    dut/result_reg[9]_i_645_n_3
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    19.238 r  dut/result_reg[9]_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.238    dut/result_reg[9]_i_624_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.352 r  dut/result_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    19.352    dut/result_reg[9]_i_619_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.466 r  dut/result_reg[9]_i_618/CO[3]
                         net (fo=1, routed)           0.000    19.466    dut/result_reg[9]_i_618_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.737 r  dut/result_reg[9]_i_629/CO[0]
                         net (fo=14, routed)          0.596    20.333    dut/result_reg[9]_i_629_n_3
    SLICE_X3Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    21.162 r  dut/result_reg[9]_i_608/CO[3]
                         net (fo=1, routed)           0.000    21.162    dut/result_reg[9]_i_608_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  dut/result_reg[9]_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.276    dut/result_reg[9]_i_603_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.390 r  dut/result_reg[9]_i_602/CO[3]
                         net (fo=1, routed)           0.000    21.390    dut/result_reg[9]_i_602_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.661 r  dut/result_reg[9]_i_613/CO[0]
                         net (fo=14, routed)          0.608    22.269    dut/result_reg[9]_i_613_n_3
    SLICE_X4Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.098 r  dut/result_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    23.098    dut/result_reg[9]_i_592_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.212 r  dut/result_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    23.212    dut/result_reg[9]_i_587_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.326 r  dut/result_reg[9]_i_586/CO[3]
                         net (fo=1, routed)           0.000    23.326    dut/result_reg[9]_i_586_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.597 r  dut/result_reg[9]_i_597/CO[0]
                         net (fo=14, routed)          0.691    24.288    dut/result_reg[9]_i_597_n_3
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.373    24.661 r  dut/result[9]_i_591/O
                         net (fo=1, routed)           0.000    24.661    dut/result[9]_i_591_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.193 r  dut/result_reg[9]_i_570/CO[3]
                         net (fo=1, routed)           0.009    25.202    dut/result_reg[9]_i_570_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.473 r  dut/result_reg[9]_i_581/CO[0]
                         net (fo=14, routed)          0.583    26.056    dut/result_reg[9]_i_581_n_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.885 r  dut/result_reg[9]_i_559/CO[3]
                         net (fo=1, routed)           0.009    26.894    dut/result_reg[9]_i_559_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.008 r  dut/result_reg[9]_i_554/CO[3]
                         net (fo=1, routed)           0.000    27.008    dut/result_reg[9]_i_554_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.122 r  dut/result_reg[9]_i_553/CO[3]
                         net (fo=1, routed)           0.000    27.122    dut/result_reg[9]_i_553_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.393 r  dut/result_reg[9]_i_564/CO[0]
                         net (fo=15, routed)          0.669    28.062    dut/result_reg[9]_i_564_n_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373    28.435 r  dut/result[9]_i_566/O
                         net (fo=1, routed)           0.000    28.435    dut/result[9]_i_566_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.836 r  dut/result_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    28.836    dut/result_reg[9]_i_542_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.950 r  dut/result_reg[9]_i_537/CO[3]
                         net (fo=1, routed)           0.000    28.950    dut/result_reg[9]_i_537_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.064 r  dut/result_reg[9]_i_536/CO[3]
                         net (fo=1, routed)           0.000    29.064    dut/result_reg[9]_i_536_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.335 r  dut/result_reg[9]_i_547/CO[0]
                         net (fo=15, routed)          0.665    30.000    dut/result_reg[9]_i_547_n_3
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.373    30.373 r  dut/result[9]_i_551/O
                         net (fo=1, routed)           0.000    30.373    dut/result[9]_i_551_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.923 r  dut/result_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    30.923    dut/result_reg[9]_i_525_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  dut/result_reg[9]_i_520/CO[3]
                         net (fo=1, routed)           0.000    31.037    dut/result_reg[9]_i_520_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  dut/result_reg[9]_i_519/CO[3]
                         net (fo=1, routed)           0.000    31.151    dut/result_reg[9]_i_519_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.422 r  dut/result_reg[9]_i_530/CO[0]
                         net (fo=15, routed)          0.755    32.177    dut/result_reg[9]_i_530_n_3
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.373    32.550 r  dut/result[9]_i_534/O
                         net (fo=1, routed)           0.000    32.550    dut/result[9]_i_534_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.100 r  dut/result_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    33.100    dut/result_reg[9]_i_492_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.214 r  dut/result_reg[9]_i_487/CO[3]
                         net (fo=1, routed)           0.000    33.214    dut/result_reg[9]_i_487_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.328 r  dut/result_reg[9]_i_486/CO[3]
                         net (fo=1, routed)           0.000    33.328    dut/result_reg[9]_i_486_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.599 r  dut/result_reg[9]_i_497/CO[0]
                         net (fo=15, routed)          0.705    34.304    dut/result_reg[9]_i_497_n_3
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.373    34.677 r  dut/result[9]_i_501/O
                         net (fo=1, routed)           0.000    34.677    dut/result[9]_i_501_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.227 r  dut/result_reg[9]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.227    dut/result_reg[9]_i_456_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  dut/result_reg[9]_i_451/CO[3]
                         net (fo=1, routed)           0.000    35.341    dut/result_reg[9]_i_451_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  dut/result_reg[9]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.455    dut/result_reg[9]_i_450_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.726 r  dut/result_reg[9]_i_461/CO[0]
                         net (fo=15, routed)          0.479    36.206    dut/result_reg[9]_i_461_n_3
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.373    36.579 r  dut/result[9]_i_465/O
                         net (fo=1, routed)           0.000    36.579    dut/result[9]_i_465_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  dut/result_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    37.129    dut/result_reg[9]_i_423_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  dut/result_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    37.243    dut/result_reg[9]_i_418_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  dut/result_reg[9]_i_417/CO[3]
                         net (fo=1, routed)           0.000    37.357    dut/result_reg[9]_i_417_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.628 r  dut/result_reg[9]_i_428/CO[0]
                         net (fo=15, routed)          0.665    38.292    dut/result_reg[9]_i_428_n_3
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.373    38.665 r  dut/result[9]_i_432/O
                         net (fo=1, routed)           0.000    38.665    dut/result[9]_i_432_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.215 r  dut/result_reg[9]_i_390/CO[3]
                         net (fo=1, routed)           0.000    39.215    dut/result_reg[9]_i_390_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  dut/result_reg[9]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.329    dut/result_reg[9]_i_385_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  dut/result_reg[9]_i_384/CO[3]
                         net (fo=1, routed)           0.000    39.443    dut/result_reg[9]_i_384_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.714 r  dut/result_reg[9]_i_395/CO[0]
                         net (fo=15, routed)          0.692    40.406    dut/result_reg[9]_i_395_n_3
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.373    40.779 r  dut/result[9]_i_399/O
                         net (fo=1, routed)           0.000    40.779    dut/result[9]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.329 r  dut/result_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    41.329    dut/result_reg[9]_i_352_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.443 r  dut/result_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    41.443    dut/result_reg[9]_i_347_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.557 r  dut/result_reg[9]_i_346/CO[3]
                         net (fo=1, routed)           0.000    41.557    dut/result_reg[9]_i_346_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.828 r  dut/result_reg[9]_i_357/CO[0]
                         net (fo=15, routed)          0.665    42.493    dut/result_reg[9]_i_357_n_3
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.373    42.866 r  dut/result[9]_i_361/O
                         net (fo=1, routed)           0.000    42.866    dut/result[9]_i_361_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.416 r  dut/result_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    43.416    dut/result_reg[9]_i_314_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.530 r  dut/result_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.530    dut/result_reg[9]_i_309_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.644 r  dut/result_reg[9]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.644    dut/result_reg[9]_i_308_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.915 r  dut/result_reg[9]_i_319/CO[0]
                         net (fo=15, routed)          0.661    44.576    dut/result_reg[9]_i_319_n_3
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.373    44.949 r  dut/result[9]_i_323/O
                         net (fo=1, routed)           0.000    44.949    dut/result[9]_i_323_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.499 r  dut/result_reg[9]_i_276/CO[3]
                         net (fo=1, routed)           0.001    45.500    dut/result_reg[9]_i_276_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.614 r  dut/result_reg[9]_i_271/CO[3]
                         net (fo=1, routed)           0.000    45.614    dut/result_reg[9]_i_271_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.728 r  dut/result_reg[9]_i_270/CO[3]
                         net (fo=1, routed)           0.000    45.728    dut/result_reg[9]_i_270_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.999 r  dut/result_reg[9]_i_281/CO[0]
                         net (fo=15, routed)          0.665    46.663    dut/result_reg[9]_i_281_n_3
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.373    47.036 r  dut/result[9]_i_285/O
                         net (fo=1, routed)           0.000    47.036    dut/result[9]_i_285_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.586 r  dut/result_reg[9]_i_241/CO[3]
                         net (fo=1, routed)           0.000    47.586    dut/result_reg[9]_i_241_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.700 r  dut/result_reg[9]_i_236/CO[3]
                         net (fo=1, routed)           0.000    47.700    dut/result_reg[9]_i_236_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.814 r  dut/result_reg[9]_i_235/CO[3]
                         net (fo=1, routed)           0.000    47.814    dut/result_reg[9]_i_235_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.085 r  dut/result_reg[9]_i_246/CO[0]
                         net (fo=15, routed)          0.793    48.878    dut/result_reg[9]_i_246_n_3
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.373    49.251 r  dut/result[9]_i_250/O
                         net (fo=1, routed)           0.000    49.251    dut/result[9]_i_250_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.801 r  dut/result_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.801    dut/result_reg[9]_i_169_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.915 r  dut/result_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    49.915    dut/result_reg[9]_i_164_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.029 r  dut/result_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.029    dut/result_reg[9]_i_163_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.300 r  dut/result_reg[9]_i_174/CO[0]
                         net (fo=15, routed)          0.705    51.005    dut/result_reg[9]_i_174_n_3
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.373    51.378 r  dut/result[9]_i_234/O
                         net (fo=1, routed)           0.000    51.378    dut/result[9]_i_234_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.928 r  dut/result_reg[9]_i_158/CO[3]
                         net (fo=1, routed)           0.000    51.928    dut/result_reg[9]_i_158_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.042 r  dut/result_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000    52.042    dut/result_reg[9]_i_95_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.156 r  dut/result_reg[9]_i_94/CO[3]
                         net (fo=1, routed)           0.000    52.156    dut/result_reg[9]_i_94_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.427 r  dut/result_reg[9]_i_100/CO[0]
                         net (fo=15, routed)          0.727    53.154    dut/result_reg[9]_i_100_n_3
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.373    53.527 r  dut/result[9]_i_162/O
                         net (fo=1, routed)           0.000    53.527    dut/result[9]_i_162_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.059 r  dut/result_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    54.059    dut/result_reg[9]_i_93_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.298 r  dut/result_reg[9]_i_52/O[2]
                         net (fo=3, routed)           0.686    54.985    dut/result_reg[9]_i_52_n_5
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.302    55.287 r  dut/result[9]_i_253/O
                         net (fo=1, routed)           0.850    56.137    dut/result[9]_i_253_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.261 r  dut/result[9]_i_181/O
                         net (fo=1, routed)           0.512    56.773    dut/result[9]_i_181_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.897 r  dut/result[9]_i_107/O
                         net (fo=1, routed)           0.149    57.046    dut/result[9]_i_107_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124    57.170 r  dut/result[9]_i_55_comp/O
                         net (fo=3, routed)           0.843    58.014    dut/result[9]_i_55_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.124    58.138 r  dut/result[13]_i_20_comp/O
                         net (fo=4, routed)           0.335    58.473    dut/result[13]_i_20_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I3_O)        0.124    58.597 f  dut/result[14]_i_8_comp_1/O
                         net (fo=18, routed)          0.383    58.979    dut/result[14]_i_8_n_0
    SLICE_X0Y62          LUT3 (Prop_lut3_I0_O)        0.124    59.103 f  dut/result[9]_i_12/O
                         net (fo=3, routed)           0.513    59.616    dut/result[9]_i_12_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I4_O)        0.124    59.740 f  dut/flags[3]_i_5_comp_2/O
                         net (fo=1, routed)           0.407    60.148    dut/u_add16/flags[3]_i_5_n_0_repN_alias
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.124    60.272 r  dut/u_add16/flags[3]_i_1_comp_2/O
                         net (fo=1, routed)           0.000    60.272    dut/u_add16_n_16
    SLICE_X1Y62          FDCE                                         r  dut/flags_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.505    14.846    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDCE                                         r  dut/flags_reg[3]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X1Y62          FDCE (Setup_fdce_C_D)        0.031    15.021    dut/flags_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -60.272    
  -------------------------------------------------------------------
                         slack                                -45.250    

Slack (VIOLATED) :        -45.232ns  (required time - arrival time)
  Source:                 b16_reg[0]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        55.142ns  (logic 33.929ns (61.531%)  route 21.213ns (38.469%))
  Logic Levels:           119  (CARRY4=91 LUT2=12 LUT3=6 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  b16_reg[0]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  b16_reg[0]_replica_9/Q
                         net (fo=2, routed)           0.829     6.440    dut/b16[0]_repN_9_alias
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  dut/result[9]_i_750/O
                         net (fo=1, routed)           0.000     6.564    dut/result[9]_i_750_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.077 r  dut/result_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000     7.077    dut/result_reg[9]_i_720_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  dut/result_reg[9]_i_715/CO[3]
                         net (fo=1, routed)           0.000     7.194    dut/result_reg[9]_i_715_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  dut/result_reg[9]_i_714/CO[3]
                         net (fo=14, routed)          1.055     8.366    dut/result_reg[9]_i_714_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.946 r  dut/result_reg[9]_i_704/CO[3]
                         net (fo=1, routed)           0.000     8.946    dut/result_reg[9]_i_704_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  dut/result_reg[9]_i_699/CO[3]
                         net (fo=1, routed)           0.000     9.060    dut/result_reg[9]_i_699_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  dut/result_reg[9]_i_698/CO[3]
                         net (fo=1, routed)           0.000     9.174    dut/result_reg[9]_i_698_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.445 r  dut/result_reg[9]_i_709/CO[0]
                         net (fo=14, routed)          0.457     9.902    dut/result_reg[9]_i_709_n_3
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  dut/result[9]_i_712/O
                         net (fo=1, routed)           0.000    10.275    dut/result[9]_i_712_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.825 r  dut/result_reg[9]_i_688/CO[3]
                         net (fo=1, routed)           0.000    10.825    dut/result_reg[9]_i_688_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  dut/result_reg[9]_i_683/CO[3]
                         net (fo=1, routed)           0.000    10.939    dut/result_reg[9]_i_683_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  dut/result_reg[9]_i_682/CO[3]
                         net (fo=1, routed)           0.000    11.053    dut/result_reg[9]_i_682_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.324 r  dut/result_reg[9]_i_693/CO[0]
                         net (fo=14, routed)          0.809    12.132    dut/result_reg[9]_i_693_n_3
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.373    12.505 r  dut/result[9]_i_696/O
                         net (fo=1, routed)           0.000    12.505    dut/result[9]_i_696_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.038 r  dut/result_reg[9]_i_672/CO[3]
                         net (fo=1, routed)           0.000    13.038    dut/result_reg[9]_i_672_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.155 r  dut/result_reg[9]_i_667/CO[3]
                         net (fo=1, routed)           0.000    13.155    dut/result_reg[9]_i_667_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  dut/result_reg[9]_i_666/CO[3]
                         net (fo=1, routed)           0.000    13.272    dut/result_reg[9]_i_666_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.526 r  dut/result_reg[9]_i_677/CO[0]
                         net (fo=14, routed)          0.687    14.213    dut/result_reg[9]_i_677_n_3
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.367    14.580 r  dut/result[9]_i_680/O
                         net (fo=1, routed)           0.000    14.580    dut/result[9]_i_680_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.130 r  dut/result_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    15.130    dut/result_reg[9]_i_656_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  dut/result_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000    15.244    dut/result_reg[9]_i_651_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.358 r  dut/result_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    15.358    dut/result_reg[9]_i_650_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.629 r  dut/result_reg[9]_i_661/CO[0]
                         net (fo=14, routed)          0.599    16.228    dut/result_reg[9]_i_661_n_3
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.072 r  dut/result_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    17.072    dut/result_reg[9]_i_640_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.189 r  dut/result_reg[9]_i_635/CO[3]
                         net (fo=1, routed)           0.000    17.189    dut/result_reg[9]_i_635_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.306 r  dut/result_reg[9]_i_634/CO[3]
                         net (fo=1, routed)           0.000    17.306    dut/result_reg[9]_i_634_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.560 r  dut/result_reg[9]_i_645/CO[0]
                         net (fo=14, routed)          0.855    18.415    dut/result_reg[9]_i_645_n_3
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    19.238 r  dut/result_reg[9]_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.238    dut/result_reg[9]_i_624_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.352 r  dut/result_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    19.352    dut/result_reg[9]_i_619_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.466 r  dut/result_reg[9]_i_618/CO[3]
                         net (fo=1, routed)           0.000    19.466    dut/result_reg[9]_i_618_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.737 r  dut/result_reg[9]_i_629/CO[0]
                         net (fo=14, routed)          0.596    20.333    dut/result_reg[9]_i_629_n_3
    SLICE_X3Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    21.162 r  dut/result_reg[9]_i_608/CO[3]
                         net (fo=1, routed)           0.000    21.162    dut/result_reg[9]_i_608_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  dut/result_reg[9]_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.276    dut/result_reg[9]_i_603_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.390 r  dut/result_reg[9]_i_602/CO[3]
                         net (fo=1, routed)           0.000    21.390    dut/result_reg[9]_i_602_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.661 r  dut/result_reg[9]_i_613/CO[0]
                         net (fo=14, routed)          0.608    22.269    dut/result_reg[9]_i_613_n_3
    SLICE_X4Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.098 r  dut/result_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    23.098    dut/result_reg[9]_i_592_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.212 r  dut/result_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    23.212    dut/result_reg[9]_i_587_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.326 r  dut/result_reg[9]_i_586/CO[3]
                         net (fo=1, routed)           0.000    23.326    dut/result_reg[9]_i_586_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.597 r  dut/result_reg[9]_i_597/CO[0]
                         net (fo=14, routed)          0.691    24.288    dut/result_reg[9]_i_597_n_3
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.373    24.661 r  dut/result[9]_i_591/O
                         net (fo=1, routed)           0.000    24.661    dut/result[9]_i_591_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.193 r  dut/result_reg[9]_i_570/CO[3]
                         net (fo=1, routed)           0.009    25.202    dut/result_reg[9]_i_570_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.473 r  dut/result_reg[9]_i_581/CO[0]
                         net (fo=14, routed)          0.583    26.056    dut/result_reg[9]_i_581_n_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.885 r  dut/result_reg[9]_i_559/CO[3]
                         net (fo=1, routed)           0.009    26.894    dut/result_reg[9]_i_559_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.008 r  dut/result_reg[9]_i_554/CO[3]
                         net (fo=1, routed)           0.000    27.008    dut/result_reg[9]_i_554_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.122 r  dut/result_reg[9]_i_553/CO[3]
                         net (fo=1, routed)           0.000    27.122    dut/result_reg[9]_i_553_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.393 r  dut/result_reg[9]_i_564/CO[0]
                         net (fo=15, routed)          0.669    28.062    dut/result_reg[9]_i_564_n_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373    28.435 r  dut/result[9]_i_566/O
                         net (fo=1, routed)           0.000    28.435    dut/result[9]_i_566_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.836 r  dut/result_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    28.836    dut/result_reg[9]_i_542_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.950 r  dut/result_reg[9]_i_537/CO[3]
                         net (fo=1, routed)           0.000    28.950    dut/result_reg[9]_i_537_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.064 r  dut/result_reg[9]_i_536/CO[3]
                         net (fo=1, routed)           0.000    29.064    dut/result_reg[9]_i_536_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.335 r  dut/result_reg[9]_i_547/CO[0]
                         net (fo=15, routed)          0.665    30.000    dut/result_reg[9]_i_547_n_3
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.373    30.373 r  dut/result[9]_i_551/O
                         net (fo=1, routed)           0.000    30.373    dut/result[9]_i_551_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.923 r  dut/result_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    30.923    dut/result_reg[9]_i_525_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  dut/result_reg[9]_i_520/CO[3]
                         net (fo=1, routed)           0.000    31.037    dut/result_reg[9]_i_520_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  dut/result_reg[9]_i_519/CO[3]
                         net (fo=1, routed)           0.000    31.151    dut/result_reg[9]_i_519_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.422 r  dut/result_reg[9]_i_530/CO[0]
                         net (fo=15, routed)          0.755    32.177    dut/result_reg[9]_i_530_n_3
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.373    32.550 r  dut/result[9]_i_534/O
                         net (fo=1, routed)           0.000    32.550    dut/result[9]_i_534_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.100 r  dut/result_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    33.100    dut/result_reg[9]_i_492_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.214 r  dut/result_reg[9]_i_487/CO[3]
                         net (fo=1, routed)           0.000    33.214    dut/result_reg[9]_i_487_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.328 r  dut/result_reg[9]_i_486/CO[3]
                         net (fo=1, routed)           0.000    33.328    dut/result_reg[9]_i_486_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.599 r  dut/result_reg[9]_i_497/CO[0]
                         net (fo=15, routed)          0.705    34.304    dut/result_reg[9]_i_497_n_3
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.373    34.677 r  dut/result[9]_i_501/O
                         net (fo=1, routed)           0.000    34.677    dut/result[9]_i_501_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.227 r  dut/result_reg[9]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.227    dut/result_reg[9]_i_456_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  dut/result_reg[9]_i_451/CO[3]
                         net (fo=1, routed)           0.000    35.341    dut/result_reg[9]_i_451_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  dut/result_reg[9]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.455    dut/result_reg[9]_i_450_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.726 r  dut/result_reg[9]_i_461/CO[0]
                         net (fo=15, routed)          0.479    36.206    dut/result_reg[9]_i_461_n_3
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.373    36.579 r  dut/result[9]_i_465/O
                         net (fo=1, routed)           0.000    36.579    dut/result[9]_i_465_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  dut/result_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    37.129    dut/result_reg[9]_i_423_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  dut/result_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    37.243    dut/result_reg[9]_i_418_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  dut/result_reg[9]_i_417/CO[3]
                         net (fo=1, routed)           0.000    37.357    dut/result_reg[9]_i_417_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.628 r  dut/result_reg[9]_i_428/CO[0]
                         net (fo=15, routed)          0.665    38.292    dut/result_reg[9]_i_428_n_3
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.373    38.665 r  dut/result[9]_i_432/O
                         net (fo=1, routed)           0.000    38.665    dut/result[9]_i_432_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.215 r  dut/result_reg[9]_i_390/CO[3]
                         net (fo=1, routed)           0.000    39.215    dut/result_reg[9]_i_390_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  dut/result_reg[9]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.329    dut/result_reg[9]_i_385_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  dut/result_reg[9]_i_384/CO[3]
                         net (fo=1, routed)           0.000    39.443    dut/result_reg[9]_i_384_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.714 r  dut/result_reg[9]_i_395/CO[0]
                         net (fo=15, routed)          0.692    40.406    dut/result_reg[9]_i_395_n_3
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.373    40.779 r  dut/result[9]_i_399/O
                         net (fo=1, routed)           0.000    40.779    dut/result[9]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.329 r  dut/result_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    41.329    dut/result_reg[9]_i_352_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.443 r  dut/result_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    41.443    dut/result_reg[9]_i_347_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.557 r  dut/result_reg[9]_i_346/CO[3]
                         net (fo=1, routed)           0.000    41.557    dut/result_reg[9]_i_346_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.828 r  dut/result_reg[9]_i_357/CO[0]
                         net (fo=15, routed)          0.665    42.493    dut/result_reg[9]_i_357_n_3
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.373    42.866 r  dut/result[9]_i_361/O
                         net (fo=1, routed)           0.000    42.866    dut/result[9]_i_361_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.416 r  dut/result_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    43.416    dut/result_reg[9]_i_314_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.530 r  dut/result_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.530    dut/result_reg[9]_i_309_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.644 r  dut/result_reg[9]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.644    dut/result_reg[9]_i_308_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.915 r  dut/result_reg[9]_i_319/CO[0]
                         net (fo=15, routed)          0.661    44.576    dut/result_reg[9]_i_319_n_3
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.373    44.949 r  dut/result[9]_i_323/O
                         net (fo=1, routed)           0.000    44.949    dut/result[9]_i_323_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.499 r  dut/result_reg[9]_i_276/CO[3]
                         net (fo=1, routed)           0.001    45.500    dut/result_reg[9]_i_276_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.614 r  dut/result_reg[9]_i_271/CO[3]
                         net (fo=1, routed)           0.000    45.614    dut/result_reg[9]_i_271_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.728 r  dut/result_reg[9]_i_270/CO[3]
                         net (fo=1, routed)           0.000    45.728    dut/result_reg[9]_i_270_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.999 r  dut/result_reg[9]_i_281/CO[0]
                         net (fo=15, routed)          0.665    46.663    dut/result_reg[9]_i_281_n_3
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.373    47.036 r  dut/result[9]_i_285/O
                         net (fo=1, routed)           0.000    47.036    dut/result[9]_i_285_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.586 r  dut/result_reg[9]_i_241/CO[3]
                         net (fo=1, routed)           0.000    47.586    dut/result_reg[9]_i_241_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.700 r  dut/result_reg[9]_i_236/CO[3]
                         net (fo=1, routed)           0.000    47.700    dut/result_reg[9]_i_236_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.814 r  dut/result_reg[9]_i_235/CO[3]
                         net (fo=1, routed)           0.000    47.814    dut/result_reg[9]_i_235_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.085 r  dut/result_reg[9]_i_246/CO[0]
                         net (fo=15, routed)          0.793    48.878    dut/result_reg[9]_i_246_n_3
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.373    49.251 r  dut/result[9]_i_250/O
                         net (fo=1, routed)           0.000    49.251    dut/result[9]_i_250_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.801 r  dut/result_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.801    dut/result_reg[9]_i_169_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.915 r  dut/result_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    49.915    dut/result_reg[9]_i_164_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.029 r  dut/result_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.029    dut/result_reg[9]_i_163_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.300 r  dut/result_reg[9]_i_174/CO[0]
                         net (fo=15, routed)          0.705    51.005    dut/result_reg[9]_i_174_n_3
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.373    51.378 r  dut/result[9]_i_234/O
                         net (fo=1, routed)           0.000    51.378    dut/result[9]_i_234_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.928 r  dut/result_reg[9]_i_158/CO[3]
                         net (fo=1, routed)           0.000    51.928    dut/result_reg[9]_i_158_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.042 r  dut/result_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000    52.042    dut/result_reg[9]_i_95_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.156 r  dut/result_reg[9]_i_94/CO[3]
                         net (fo=1, routed)           0.000    52.156    dut/result_reg[9]_i_94_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.427 r  dut/result_reg[9]_i_100/CO[0]
                         net (fo=15, routed)          0.727    53.154    dut/result_reg[9]_i_100_n_3
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.373    53.527 r  dut/result[9]_i_162/O
                         net (fo=1, routed)           0.000    53.527    dut/result[9]_i_162_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.059 r  dut/result_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    54.059    dut/result_reg[9]_i_93_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.298 f  dut/result_reg[9]_i_52/O[2]
                         net (fo=3, routed)           0.686    54.985    dut/result_reg[9]_i_52_n_5
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.302    55.287 f  dut/result[9]_i_253/O
                         net (fo=1, routed)           0.850    56.137    dut/result[9]_i_253_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.261 f  dut/result[9]_i_181/O
                         net (fo=1, routed)           0.512    56.773    dut/result[9]_i_181_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.897 f  dut/result[9]_i_107/O
                         net (fo=1, routed)           0.149    57.046    dut/result[9]_i_107_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124    57.170 f  dut/result[9]_i_55_comp/O
                         net (fo=3, routed)           0.843    58.014    dut/result[9]_i_55_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.124    58.138 f  dut/result[13]_i_20_comp/O
                         net (fo=4, routed)           0.185    58.323    dut/result[13]_i_20_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I0_O)        0.124    58.447 f  dut/result[13]_i_11/O
                         net (fo=3, routed)           0.326    58.772    dut/result[13]_i_11_n_0
    SLICE_X2Y62          LUT2 (Prop_lut2_I0_O)        0.124    58.896 r  dut/result[14]_i_25/O
                         net (fo=1, routed)           0.442    59.338    dut/result[14]_i_25_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.124    59.462 r  dut/result[14]_i_10/O
                         net (fo=1, routed)           0.422    59.884    dut/u_mul16/result_reg[14]_1
    SLICE_X6Y62          LUT6 (Prop_lut6_I5_O)        0.124    60.008 f  dut/u_mul16/result[14]_i_2_comp_1/O
                         net (fo=1, routed)           0.165    60.173    dut/u_add16/result_reg[14]
    SLICE_X6Y62          LUT5 (Prop_lut5_I2_O)        0.124    60.297 r  dut/u_add16/result[14]_i_1_comp/O
                         net (fo=1, routed)           0.000    60.297    dut/u_add16_n_1
    SLICE_X6Y62          FDCE                                         r  dut/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503    14.844    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y62          FDCE                                         r  dut/result_reg[14]/C
                         clock pessimism              0.180    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X6Y62          FDCE (Setup_fdce_C_D)        0.077    15.065    dut/result_reg[14]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -60.297    
  -------------------------------------------------------------------
                         slack                                -45.232    

Slack (VIOLATED) :        -45.008ns  (required time - arrival time)
  Source:                 b16_reg[0]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.871ns  (logic 33.681ns (61.382%)  route 21.190ns (38.617%))
  Logic Levels:           117  (CARRY4=91 LUT2=11 LUT3=6 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  b16_reg[0]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  b16_reg[0]_replica_9/Q
                         net (fo=2, routed)           0.829     6.440    dut/b16[0]_repN_9_alias
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  dut/result[9]_i_750/O
                         net (fo=1, routed)           0.000     6.564    dut/result[9]_i_750_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.077 r  dut/result_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000     7.077    dut/result_reg[9]_i_720_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  dut/result_reg[9]_i_715/CO[3]
                         net (fo=1, routed)           0.000     7.194    dut/result_reg[9]_i_715_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  dut/result_reg[9]_i_714/CO[3]
                         net (fo=14, routed)          1.055     8.366    dut/result_reg[9]_i_714_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.946 r  dut/result_reg[9]_i_704/CO[3]
                         net (fo=1, routed)           0.000     8.946    dut/result_reg[9]_i_704_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  dut/result_reg[9]_i_699/CO[3]
                         net (fo=1, routed)           0.000     9.060    dut/result_reg[9]_i_699_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  dut/result_reg[9]_i_698/CO[3]
                         net (fo=1, routed)           0.000     9.174    dut/result_reg[9]_i_698_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.445 r  dut/result_reg[9]_i_709/CO[0]
                         net (fo=14, routed)          0.457     9.902    dut/result_reg[9]_i_709_n_3
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  dut/result[9]_i_712/O
                         net (fo=1, routed)           0.000    10.275    dut/result[9]_i_712_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.825 r  dut/result_reg[9]_i_688/CO[3]
                         net (fo=1, routed)           0.000    10.825    dut/result_reg[9]_i_688_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  dut/result_reg[9]_i_683/CO[3]
                         net (fo=1, routed)           0.000    10.939    dut/result_reg[9]_i_683_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  dut/result_reg[9]_i_682/CO[3]
                         net (fo=1, routed)           0.000    11.053    dut/result_reg[9]_i_682_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.324 r  dut/result_reg[9]_i_693/CO[0]
                         net (fo=14, routed)          0.809    12.132    dut/result_reg[9]_i_693_n_3
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.373    12.505 r  dut/result[9]_i_696/O
                         net (fo=1, routed)           0.000    12.505    dut/result[9]_i_696_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.038 r  dut/result_reg[9]_i_672/CO[3]
                         net (fo=1, routed)           0.000    13.038    dut/result_reg[9]_i_672_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.155 r  dut/result_reg[9]_i_667/CO[3]
                         net (fo=1, routed)           0.000    13.155    dut/result_reg[9]_i_667_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  dut/result_reg[9]_i_666/CO[3]
                         net (fo=1, routed)           0.000    13.272    dut/result_reg[9]_i_666_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.526 r  dut/result_reg[9]_i_677/CO[0]
                         net (fo=14, routed)          0.687    14.213    dut/result_reg[9]_i_677_n_3
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.367    14.580 r  dut/result[9]_i_680/O
                         net (fo=1, routed)           0.000    14.580    dut/result[9]_i_680_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.130 r  dut/result_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    15.130    dut/result_reg[9]_i_656_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  dut/result_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000    15.244    dut/result_reg[9]_i_651_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.358 r  dut/result_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    15.358    dut/result_reg[9]_i_650_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.629 r  dut/result_reg[9]_i_661/CO[0]
                         net (fo=14, routed)          0.599    16.228    dut/result_reg[9]_i_661_n_3
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.072 r  dut/result_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    17.072    dut/result_reg[9]_i_640_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.189 r  dut/result_reg[9]_i_635/CO[3]
                         net (fo=1, routed)           0.000    17.189    dut/result_reg[9]_i_635_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.306 r  dut/result_reg[9]_i_634/CO[3]
                         net (fo=1, routed)           0.000    17.306    dut/result_reg[9]_i_634_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.560 r  dut/result_reg[9]_i_645/CO[0]
                         net (fo=14, routed)          0.855    18.415    dut/result_reg[9]_i_645_n_3
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    19.238 r  dut/result_reg[9]_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.238    dut/result_reg[9]_i_624_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.352 r  dut/result_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    19.352    dut/result_reg[9]_i_619_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.466 r  dut/result_reg[9]_i_618/CO[3]
                         net (fo=1, routed)           0.000    19.466    dut/result_reg[9]_i_618_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.737 r  dut/result_reg[9]_i_629/CO[0]
                         net (fo=14, routed)          0.596    20.333    dut/result_reg[9]_i_629_n_3
    SLICE_X3Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    21.162 r  dut/result_reg[9]_i_608/CO[3]
                         net (fo=1, routed)           0.000    21.162    dut/result_reg[9]_i_608_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  dut/result_reg[9]_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.276    dut/result_reg[9]_i_603_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.390 r  dut/result_reg[9]_i_602/CO[3]
                         net (fo=1, routed)           0.000    21.390    dut/result_reg[9]_i_602_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.661 r  dut/result_reg[9]_i_613/CO[0]
                         net (fo=14, routed)          0.608    22.269    dut/result_reg[9]_i_613_n_3
    SLICE_X4Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.098 r  dut/result_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    23.098    dut/result_reg[9]_i_592_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.212 r  dut/result_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    23.212    dut/result_reg[9]_i_587_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.326 r  dut/result_reg[9]_i_586/CO[3]
                         net (fo=1, routed)           0.000    23.326    dut/result_reg[9]_i_586_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.597 r  dut/result_reg[9]_i_597/CO[0]
                         net (fo=14, routed)          0.691    24.288    dut/result_reg[9]_i_597_n_3
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.373    24.661 r  dut/result[9]_i_591/O
                         net (fo=1, routed)           0.000    24.661    dut/result[9]_i_591_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.193 r  dut/result_reg[9]_i_570/CO[3]
                         net (fo=1, routed)           0.009    25.202    dut/result_reg[9]_i_570_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.473 r  dut/result_reg[9]_i_581/CO[0]
                         net (fo=14, routed)          0.583    26.056    dut/result_reg[9]_i_581_n_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.885 r  dut/result_reg[9]_i_559/CO[3]
                         net (fo=1, routed)           0.009    26.894    dut/result_reg[9]_i_559_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.008 r  dut/result_reg[9]_i_554/CO[3]
                         net (fo=1, routed)           0.000    27.008    dut/result_reg[9]_i_554_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.122 r  dut/result_reg[9]_i_553/CO[3]
                         net (fo=1, routed)           0.000    27.122    dut/result_reg[9]_i_553_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.393 r  dut/result_reg[9]_i_564/CO[0]
                         net (fo=15, routed)          0.669    28.062    dut/result_reg[9]_i_564_n_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373    28.435 r  dut/result[9]_i_566/O
                         net (fo=1, routed)           0.000    28.435    dut/result[9]_i_566_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.836 r  dut/result_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    28.836    dut/result_reg[9]_i_542_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.950 r  dut/result_reg[9]_i_537/CO[3]
                         net (fo=1, routed)           0.000    28.950    dut/result_reg[9]_i_537_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.064 r  dut/result_reg[9]_i_536/CO[3]
                         net (fo=1, routed)           0.000    29.064    dut/result_reg[9]_i_536_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.335 r  dut/result_reg[9]_i_547/CO[0]
                         net (fo=15, routed)          0.665    30.000    dut/result_reg[9]_i_547_n_3
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.373    30.373 r  dut/result[9]_i_551/O
                         net (fo=1, routed)           0.000    30.373    dut/result[9]_i_551_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.923 r  dut/result_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    30.923    dut/result_reg[9]_i_525_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  dut/result_reg[9]_i_520/CO[3]
                         net (fo=1, routed)           0.000    31.037    dut/result_reg[9]_i_520_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  dut/result_reg[9]_i_519/CO[3]
                         net (fo=1, routed)           0.000    31.151    dut/result_reg[9]_i_519_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.422 r  dut/result_reg[9]_i_530/CO[0]
                         net (fo=15, routed)          0.755    32.177    dut/result_reg[9]_i_530_n_3
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.373    32.550 r  dut/result[9]_i_534/O
                         net (fo=1, routed)           0.000    32.550    dut/result[9]_i_534_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.100 r  dut/result_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    33.100    dut/result_reg[9]_i_492_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.214 r  dut/result_reg[9]_i_487/CO[3]
                         net (fo=1, routed)           0.000    33.214    dut/result_reg[9]_i_487_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.328 r  dut/result_reg[9]_i_486/CO[3]
                         net (fo=1, routed)           0.000    33.328    dut/result_reg[9]_i_486_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.599 r  dut/result_reg[9]_i_497/CO[0]
                         net (fo=15, routed)          0.705    34.304    dut/result_reg[9]_i_497_n_3
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.373    34.677 r  dut/result[9]_i_501/O
                         net (fo=1, routed)           0.000    34.677    dut/result[9]_i_501_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.227 r  dut/result_reg[9]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.227    dut/result_reg[9]_i_456_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  dut/result_reg[9]_i_451/CO[3]
                         net (fo=1, routed)           0.000    35.341    dut/result_reg[9]_i_451_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  dut/result_reg[9]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.455    dut/result_reg[9]_i_450_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.726 r  dut/result_reg[9]_i_461/CO[0]
                         net (fo=15, routed)          0.479    36.206    dut/result_reg[9]_i_461_n_3
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.373    36.579 r  dut/result[9]_i_465/O
                         net (fo=1, routed)           0.000    36.579    dut/result[9]_i_465_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  dut/result_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    37.129    dut/result_reg[9]_i_423_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  dut/result_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    37.243    dut/result_reg[9]_i_418_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  dut/result_reg[9]_i_417/CO[3]
                         net (fo=1, routed)           0.000    37.357    dut/result_reg[9]_i_417_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.628 r  dut/result_reg[9]_i_428/CO[0]
                         net (fo=15, routed)          0.665    38.292    dut/result_reg[9]_i_428_n_3
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.373    38.665 r  dut/result[9]_i_432/O
                         net (fo=1, routed)           0.000    38.665    dut/result[9]_i_432_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.215 r  dut/result_reg[9]_i_390/CO[3]
                         net (fo=1, routed)           0.000    39.215    dut/result_reg[9]_i_390_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  dut/result_reg[9]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.329    dut/result_reg[9]_i_385_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  dut/result_reg[9]_i_384/CO[3]
                         net (fo=1, routed)           0.000    39.443    dut/result_reg[9]_i_384_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.714 r  dut/result_reg[9]_i_395/CO[0]
                         net (fo=15, routed)          0.692    40.406    dut/result_reg[9]_i_395_n_3
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.373    40.779 r  dut/result[9]_i_399/O
                         net (fo=1, routed)           0.000    40.779    dut/result[9]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.329 r  dut/result_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    41.329    dut/result_reg[9]_i_352_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.443 r  dut/result_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    41.443    dut/result_reg[9]_i_347_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.557 r  dut/result_reg[9]_i_346/CO[3]
                         net (fo=1, routed)           0.000    41.557    dut/result_reg[9]_i_346_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.828 r  dut/result_reg[9]_i_357/CO[0]
                         net (fo=15, routed)          0.665    42.493    dut/result_reg[9]_i_357_n_3
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.373    42.866 r  dut/result[9]_i_361/O
                         net (fo=1, routed)           0.000    42.866    dut/result[9]_i_361_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.416 r  dut/result_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    43.416    dut/result_reg[9]_i_314_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.530 r  dut/result_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.530    dut/result_reg[9]_i_309_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.644 r  dut/result_reg[9]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.644    dut/result_reg[9]_i_308_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.915 r  dut/result_reg[9]_i_319/CO[0]
                         net (fo=15, routed)          0.661    44.576    dut/result_reg[9]_i_319_n_3
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.373    44.949 r  dut/result[9]_i_323/O
                         net (fo=1, routed)           0.000    44.949    dut/result[9]_i_323_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.499 r  dut/result_reg[9]_i_276/CO[3]
                         net (fo=1, routed)           0.001    45.500    dut/result_reg[9]_i_276_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.614 r  dut/result_reg[9]_i_271/CO[3]
                         net (fo=1, routed)           0.000    45.614    dut/result_reg[9]_i_271_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.728 r  dut/result_reg[9]_i_270/CO[3]
                         net (fo=1, routed)           0.000    45.728    dut/result_reg[9]_i_270_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.999 r  dut/result_reg[9]_i_281/CO[0]
                         net (fo=15, routed)          0.665    46.663    dut/result_reg[9]_i_281_n_3
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.373    47.036 r  dut/result[9]_i_285/O
                         net (fo=1, routed)           0.000    47.036    dut/result[9]_i_285_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.586 r  dut/result_reg[9]_i_241/CO[3]
                         net (fo=1, routed)           0.000    47.586    dut/result_reg[9]_i_241_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.700 r  dut/result_reg[9]_i_236/CO[3]
                         net (fo=1, routed)           0.000    47.700    dut/result_reg[9]_i_236_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.814 r  dut/result_reg[9]_i_235/CO[3]
                         net (fo=1, routed)           0.000    47.814    dut/result_reg[9]_i_235_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.085 r  dut/result_reg[9]_i_246/CO[0]
                         net (fo=15, routed)          0.793    48.878    dut/result_reg[9]_i_246_n_3
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.373    49.251 r  dut/result[9]_i_250/O
                         net (fo=1, routed)           0.000    49.251    dut/result[9]_i_250_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.801 r  dut/result_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.801    dut/result_reg[9]_i_169_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.915 r  dut/result_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    49.915    dut/result_reg[9]_i_164_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.029 r  dut/result_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.029    dut/result_reg[9]_i_163_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.300 r  dut/result_reg[9]_i_174/CO[0]
                         net (fo=15, routed)          0.705    51.005    dut/result_reg[9]_i_174_n_3
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.373    51.378 r  dut/result[9]_i_234/O
                         net (fo=1, routed)           0.000    51.378    dut/result[9]_i_234_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.928 r  dut/result_reg[9]_i_158/CO[3]
                         net (fo=1, routed)           0.000    51.928    dut/result_reg[9]_i_158_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.042 r  dut/result_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000    52.042    dut/result_reg[9]_i_95_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.156 r  dut/result_reg[9]_i_94/CO[3]
                         net (fo=1, routed)           0.000    52.156    dut/result_reg[9]_i_94_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.427 r  dut/result_reg[9]_i_100/CO[0]
                         net (fo=15, routed)          0.727    53.154    dut/result_reg[9]_i_100_n_3
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.373    53.527 r  dut/result[9]_i_162/O
                         net (fo=1, routed)           0.000    53.527    dut/result[9]_i_162_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.059 r  dut/result_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    54.059    dut/result_reg[9]_i_93_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.298 r  dut/result_reg[9]_i_52/O[2]
                         net (fo=3, routed)           0.686    54.985    dut/result_reg[9]_i_52_n_5
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.302    55.287 r  dut/result[9]_i_253/O
                         net (fo=1, routed)           0.850    56.137    dut/result[9]_i_253_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.261 r  dut/result[9]_i_181/O
                         net (fo=1, routed)           0.512    56.773    dut/result[9]_i_181_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.897 r  dut/result[9]_i_107/O
                         net (fo=1, routed)           0.149    57.046    dut/result[9]_i_107_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124    57.170 r  dut/result[9]_i_55_comp/O
                         net (fo=3, routed)           0.814    57.984    dut/result[9]_i_55_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    58.108 r  dut/result[9]_i_21_comp_1/O
                         net (fo=12, routed)          0.518    58.626    dut/result[9]_i_21_n_0
    SLICE_X3Y60          LUT5 (Prop_lut5_I3_O)        0.124    58.750 r  dut/result[5]_i_6/O
                         net (fo=3, routed)           0.563    59.313    dut/result[5]_i_6_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I2_O)        0.124    59.437 r  dut/result[5]_i_2/O
                         net (fo=1, routed)           0.465    59.902    dut/u_add16/result_reg[5]
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124    60.026 r  dut/u_add16/result[5]_i_1/O
                         net (fo=1, routed)           0.000    60.026    dut/u_add16_n_10
    SLICE_X0Y63          FDCE                                         r  dut/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  dut/result_reg[5]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.029    15.018    dut/result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -60.026    
  -------------------------------------------------------------------
                         slack                                -45.008    

Slack (VIOLATED) :        -45.007ns  (required time - arrival time)
  Source:                 b16_reg[0]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.868ns  (logic 33.805ns (61.611%)  route 21.063ns (38.389%))
  Logic Levels:           118  (CARRY4=91 LUT2=12 LUT3=6 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  b16_reg[0]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  b16_reg[0]_replica_9/Q
                         net (fo=2, routed)           0.829     6.440    dut/b16[0]_repN_9_alias
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  dut/result[9]_i_750/O
                         net (fo=1, routed)           0.000     6.564    dut/result[9]_i_750_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.077 r  dut/result_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000     7.077    dut/result_reg[9]_i_720_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  dut/result_reg[9]_i_715/CO[3]
                         net (fo=1, routed)           0.000     7.194    dut/result_reg[9]_i_715_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  dut/result_reg[9]_i_714/CO[3]
                         net (fo=14, routed)          1.055     8.366    dut/result_reg[9]_i_714_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.946 r  dut/result_reg[9]_i_704/CO[3]
                         net (fo=1, routed)           0.000     8.946    dut/result_reg[9]_i_704_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  dut/result_reg[9]_i_699/CO[3]
                         net (fo=1, routed)           0.000     9.060    dut/result_reg[9]_i_699_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  dut/result_reg[9]_i_698/CO[3]
                         net (fo=1, routed)           0.000     9.174    dut/result_reg[9]_i_698_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.445 r  dut/result_reg[9]_i_709/CO[0]
                         net (fo=14, routed)          0.457     9.902    dut/result_reg[9]_i_709_n_3
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  dut/result[9]_i_712/O
                         net (fo=1, routed)           0.000    10.275    dut/result[9]_i_712_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.825 r  dut/result_reg[9]_i_688/CO[3]
                         net (fo=1, routed)           0.000    10.825    dut/result_reg[9]_i_688_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  dut/result_reg[9]_i_683/CO[3]
                         net (fo=1, routed)           0.000    10.939    dut/result_reg[9]_i_683_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  dut/result_reg[9]_i_682/CO[3]
                         net (fo=1, routed)           0.000    11.053    dut/result_reg[9]_i_682_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.324 r  dut/result_reg[9]_i_693/CO[0]
                         net (fo=14, routed)          0.809    12.132    dut/result_reg[9]_i_693_n_3
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.373    12.505 r  dut/result[9]_i_696/O
                         net (fo=1, routed)           0.000    12.505    dut/result[9]_i_696_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.038 r  dut/result_reg[9]_i_672/CO[3]
                         net (fo=1, routed)           0.000    13.038    dut/result_reg[9]_i_672_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.155 r  dut/result_reg[9]_i_667/CO[3]
                         net (fo=1, routed)           0.000    13.155    dut/result_reg[9]_i_667_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  dut/result_reg[9]_i_666/CO[3]
                         net (fo=1, routed)           0.000    13.272    dut/result_reg[9]_i_666_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.526 r  dut/result_reg[9]_i_677/CO[0]
                         net (fo=14, routed)          0.687    14.213    dut/result_reg[9]_i_677_n_3
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.367    14.580 r  dut/result[9]_i_680/O
                         net (fo=1, routed)           0.000    14.580    dut/result[9]_i_680_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.130 r  dut/result_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    15.130    dut/result_reg[9]_i_656_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  dut/result_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000    15.244    dut/result_reg[9]_i_651_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.358 r  dut/result_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    15.358    dut/result_reg[9]_i_650_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.629 r  dut/result_reg[9]_i_661/CO[0]
                         net (fo=14, routed)          0.599    16.228    dut/result_reg[9]_i_661_n_3
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.072 r  dut/result_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    17.072    dut/result_reg[9]_i_640_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.189 r  dut/result_reg[9]_i_635/CO[3]
                         net (fo=1, routed)           0.000    17.189    dut/result_reg[9]_i_635_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.306 r  dut/result_reg[9]_i_634/CO[3]
                         net (fo=1, routed)           0.000    17.306    dut/result_reg[9]_i_634_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.560 r  dut/result_reg[9]_i_645/CO[0]
                         net (fo=14, routed)          0.855    18.415    dut/result_reg[9]_i_645_n_3
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    19.238 r  dut/result_reg[9]_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.238    dut/result_reg[9]_i_624_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.352 r  dut/result_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    19.352    dut/result_reg[9]_i_619_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.466 r  dut/result_reg[9]_i_618/CO[3]
                         net (fo=1, routed)           0.000    19.466    dut/result_reg[9]_i_618_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.737 r  dut/result_reg[9]_i_629/CO[0]
                         net (fo=14, routed)          0.596    20.333    dut/result_reg[9]_i_629_n_3
    SLICE_X3Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    21.162 r  dut/result_reg[9]_i_608/CO[3]
                         net (fo=1, routed)           0.000    21.162    dut/result_reg[9]_i_608_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  dut/result_reg[9]_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.276    dut/result_reg[9]_i_603_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.390 r  dut/result_reg[9]_i_602/CO[3]
                         net (fo=1, routed)           0.000    21.390    dut/result_reg[9]_i_602_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.661 r  dut/result_reg[9]_i_613/CO[0]
                         net (fo=14, routed)          0.608    22.269    dut/result_reg[9]_i_613_n_3
    SLICE_X4Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.098 r  dut/result_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    23.098    dut/result_reg[9]_i_592_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.212 r  dut/result_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    23.212    dut/result_reg[9]_i_587_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.326 r  dut/result_reg[9]_i_586/CO[3]
                         net (fo=1, routed)           0.000    23.326    dut/result_reg[9]_i_586_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.597 r  dut/result_reg[9]_i_597/CO[0]
                         net (fo=14, routed)          0.691    24.288    dut/result_reg[9]_i_597_n_3
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.373    24.661 r  dut/result[9]_i_591/O
                         net (fo=1, routed)           0.000    24.661    dut/result[9]_i_591_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.193 r  dut/result_reg[9]_i_570/CO[3]
                         net (fo=1, routed)           0.009    25.202    dut/result_reg[9]_i_570_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.473 r  dut/result_reg[9]_i_581/CO[0]
                         net (fo=14, routed)          0.583    26.056    dut/result_reg[9]_i_581_n_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.885 r  dut/result_reg[9]_i_559/CO[3]
                         net (fo=1, routed)           0.009    26.894    dut/result_reg[9]_i_559_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.008 r  dut/result_reg[9]_i_554/CO[3]
                         net (fo=1, routed)           0.000    27.008    dut/result_reg[9]_i_554_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.122 r  dut/result_reg[9]_i_553/CO[3]
                         net (fo=1, routed)           0.000    27.122    dut/result_reg[9]_i_553_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.393 r  dut/result_reg[9]_i_564/CO[0]
                         net (fo=15, routed)          0.669    28.062    dut/result_reg[9]_i_564_n_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373    28.435 r  dut/result[9]_i_566/O
                         net (fo=1, routed)           0.000    28.435    dut/result[9]_i_566_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.836 r  dut/result_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    28.836    dut/result_reg[9]_i_542_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.950 r  dut/result_reg[9]_i_537/CO[3]
                         net (fo=1, routed)           0.000    28.950    dut/result_reg[9]_i_537_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.064 r  dut/result_reg[9]_i_536/CO[3]
                         net (fo=1, routed)           0.000    29.064    dut/result_reg[9]_i_536_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.335 r  dut/result_reg[9]_i_547/CO[0]
                         net (fo=15, routed)          0.665    30.000    dut/result_reg[9]_i_547_n_3
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.373    30.373 r  dut/result[9]_i_551/O
                         net (fo=1, routed)           0.000    30.373    dut/result[9]_i_551_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.923 r  dut/result_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    30.923    dut/result_reg[9]_i_525_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  dut/result_reg[9]_i_520/CO[3]
                         net (fo=1, routed)           0.000    31.037    dut/result_reg[9]_i_520_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  dut/result_reg[9]_i_519/CO[3]
                         net (fo=1, routed)           0.000    31.151    dut/result_reg[9]_i_519_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.422 r  dut/result_reg[9]_i_530/CO[0]
                         net (fo=15, routed)          0.755    32.177    dut/result_reg[9]_i_530_n_3
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.373    32.550 r  dut/result[9]_i_534/O
                         net (fo=1, routed)           0.000    32.550    dut/result[9]_i_534_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.100 r  dut/result_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    33.100    dut/result_reg[9]_i_492_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.214 r  dut/result_reg[9]_i_487/CO[3]
                         net (fo=1, routed)           0.000    33.214    dut/result_reg[9]_i_487_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.328 r  dut/result_reg[9]_i_486/CO[3]
                         net (fo=1, routed)           0.000    33.328    dut/result_reg[9]_i_486_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.599 r  dut/result_reg[9]_i_497/CO[0]
                         net (fo=15, routed)          0.705    34.304    dut/result_reg[9]_i_497_n_3
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.373    34.677 r  dut/result[9]_i_501/O
                         net (fo=1, routed)           0.000    34.677    dut/result[9]_i_501_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.227 r  dut/result_reg[9]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.227    dut/result_reg[9]_i_456_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  dut/result_reg[9]_i_451/CO[3]
                         net (fo=1, routed)           0.000    35.341    dut/result_reg[9]_i_451_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  dut/result_reg[9]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.455    dut/result_reg[9]_i_450_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.726 r  dut/result_reg[9]_i_461/CO[0]
                         net (fo=15, routed)          0.479    36.206    dut/result_reg[9]_i_461_n_3
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.373    36.579 r  dut/result[9]_i_465/O
                         net (fo=1, routed)           0.000    36.579    dut/result[9]_i_465_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  dut/result_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    37.129    dut/result_reg[9]_i_423_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  dut/result_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    37.243    dut/result_reg[9]_i_418_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  dut/result_reg[9]_i_417/CO[3]
                         net (fo=1, routed)           0.000    37.357    dut/result_reg[9]_i_417_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.628 r  dut/result_reg[9]_i_428/CO[0]
                         net (fo=15, routed)          0.665    38.292    dut/result_reg[9]_i_428_n_3
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.373    38.665 r  dut/result[9]_i_432/O
                         net (fo=1, routed)           0.000    38.665    dut/result[9]_i_432_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.215 r  dut/result_reg[9]_i_390/CO[3]
                         net (fo=1, routed)           0.000    39.215    dut/result_reg[9]_i_390_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  dut/result_reg[9]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.329    dut/result_reg[9]_i_385_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  dut/result_reg[9]_i_384/CO[3]
                         net (fo=1, routed)           0.000    39.443    dut/result_reg[9]_i_384_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.714 r  dut/result_reg[9]_i_395/CO[0]
                         net (fo=15, routed)          0.692    40.406    dut/result_reg[9]_i_395_n_3
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.373    40.779 r  dut/result[9]_i_399/O
                         net (fo=1, routed)           0.000    40.779    dut/result[9]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.329 r  dut/result_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    41.329    dut/result_reg[9]_i_352_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.443 r  dut/result_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    41.443    dut/result_reg[9]_i_347_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.557 r  dut/result_reg[9]_i_346/CO[3]
                         net (fo=1, routed)           0.000    41.557    dut/result_reg[9]_i_346_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.828 r  dut/result_reg[9]_i_357/CO[0]
                         net (fo=15, routed)          0.665    42.493    dut/result_reg[9]_i_357_n_3
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.373    42.866 r  dut/result[9]_i_361/O
                         net (fo=1, routed)           0.000    42.866    dut/result[9]_i_361_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.416 r  dut/result_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    43.416    dut/result_reg[9]_i_314_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.530 r  dut/result_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.530    dut/result_reg[9]_i_309_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.644 r  dut/result_reg[9]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.644    dut/result_reg[9]_i_308_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.915 r  dut/result_reg[9]_i_319/CO[0]
                         net (fo=15, routed)          0.661    44.576    dut/result_reg[9]_i_319_n_3
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.373    44.949 r  dut/result[9]_i_323/O
                         net (fo=1, routed)           0.000    44.949    dut/result[9]_i_323_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.499 r  dut/result_reg[9]_i_276/CO[3]
                         net (fo=1, routed)           0.001    45.500    dut/result_reg[9]_i_276_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.614 r  dut/result_reg[9]_i_271/CO[3]
                         net (fo=1, routed)           0.000    45.614    dut/result_reg[9]_i_271_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.728 r  dut/result_reg[9]_i_270/CO[3]
                         net (fo=1, routed)           0.000    45.728    dut/result_reg[9]_i_270_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.999 r  dut/result_reg[9]_i_281/CO[0]
                         net (fo=15, routed)          0.665    46.663    dut/result_reg[9]_i_281_n_3
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.373    47.036 r  dut/result[9]_i_285/O
                         net (fo=1, routed)           0.000    47.036    dut/result[9]_i_285_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.586 r  dut/result_reg[9]_i_241/CO[3]
                         net (fo=1, routed)           0.000    47.586    dut/result_reg[9]_i_241_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.700 r  dut/result_reg[9]_i_236/CO[3]
                         net (fo=1, routed)           0.000    47.700    dut/result_reg[9]_i_236_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.814 r  dut/result_reg[9]_i_235/CO[3]
                         net (fo=1, routed)           0.000    47.814    dut/result_reg[9]_i_235_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.085 r  dut/result_reg[9]_i_246/CO[0]
                         net (fo=15, routed)          0.793    48.878    dut/result_reg[9]_i_246_n_3
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.373    49.251 r  dut/result[9]_i_250/O
                         net (fo=1, routed)           0.000    49.251    dut/result[9]_i_250_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.801 r  dut/result_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.801    dut/result_reg[9]_i_169_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.915 r  dut/result_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    49.915    dut/result_reg[9]_i_164_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.029 r  dut/result_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.029    dut/result_reg[9]_i_163_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.300 r  dut/result_reg[9]_i_174/CO[0]
                         net (fo=15, routed)          0.705    51.005    dut/result_reg[9]_i_174_n_3
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.373    51.378 r  dut/result[9]_i_234/O
                         net (fo=1, routed)           0.000    51.378    dut/result[9]_i_234_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.928 r  dut/result_reg[9]_i_158/CO[3]
                         net (fo=1, routed)           0.000    51.928    dut/result_reg[9]_i_158_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.042 r  dut/result_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000    52.042    dut/result_reg[9]_i_95_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.156 r  dut/result_reg[9]_i_94/CO[3]
                         net (fo=1, routed)           0.000    52.156    dut/result_reg[9]_i_94_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.427 r  dut/result_reg[9]_i_100/CO[0]
                         net (fo=15, routed)          0.727    53.154    dut/result_reg[9]_i_100_n_3
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.373    53.527 r  dut/result[9]_i_162/O
                         net (fo=1, routed)           0.000    53.527    dut/result[9]_i_162_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.059 r  dut/result_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    54.059    dut/result_reg[9]_i_93_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.298 r  dut/result_reg[9]_i_52/O[2]
                         net (fo=3, routed)           0.686    54.985    dut/result_reg[9]_i_52_n_5
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.302    55.287 r  dut/result[9]_i_253/O
                         net (fo=1, routed)           0.850    56.137    dut/result[9]_i_253_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.261 r  dut/result[9]_i_181/O
                         net (fo=1, routed)           0.512    56.773    dut/result[9]_i_181_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.897 r  dut/result[9]_i_107/O
                         net (fo=1, routed)           0.149    57.046    dut/result[9]_i_107_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124    57.170 r  dut/result[9]_i_55_comp/O
                         net (fo=3, routed)           0.843    58.014    dut/result[9]_i_55_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.124    58.138 r  dut/result[13]_i_20_comp/O
                         net (fo=4, routed)           0.335    58.473    dut/result[13]_i_20_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I3_O)        0.124    58.597 f  dut/result[14]_i_8_comp_1/O
                         net (fo=18, routed)          0.566    59.162    dut/result[14]_i_8_n_0
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.124    59.286 r  dut/result[2]_i_14/O
                         net (fo=3, routed)           0.328    59.614    dut/u_mul16/result_reg[0]
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.124    59.738 r  dut/u_mul16/result[1]_i_4/O
                         net (fo=1, routed)           0.162    59.899    dut/u_add16/result_reg[1]_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I5_O)        0.124    60.023 r  dut/u_add16/result[1]_i_1/O
                         net (fo=1, routed)           0.000    60.023    dut/u_add16_n_13
    SLICE_X4Y63          FDCE                                         r  dut/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  dut/result_reg[1]/C
                         clock pessimism              0.180    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X4Y63          FDCE (Setup_fdce_C_D)        0.029    15.016    dut/result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -60.023    
  -------------------------------------------------------------------
                         slack                                -45.007    

Slack (VIOLATED) :        -44.980ns  (required time - arrival time)
  Source:                 b16_reg[0]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.891ns  (logic 33.681ns (61.360%)  route 21.210ns (38.640%))
  Logic Levels:           117  (CARRY4=91 LUT2=11 LUT3=6 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  b16_reg[0]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  b16_reg[0]_replica_9/Q
                         net (fo=2, routed)           0.829     6.440    dut/b16[0]_repN_9_alias
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  dut/result[9]_i_750/O
                         net (fo=1, routed)           0.000     6.564    dut/result[9]_i_750_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.077 r  dut/result_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000     7.077    dut/result_reg[9]_i_720_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  dut/result_reg[9]_i_715/CO[3]
                         net (fo=1, routed)           0.000     7.194    dut/result_reg[9]_i_715_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  dut/result_reg[9]_i_714/CO[3]
                         net (fo=14, routed)          1.055     8.366    dut/result_reg[9]_i_714_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.946 r  dut/result_reg[9]_i_704/CO[3]
                         net (fo=1, routed)           0.000     8.946    dut/result_reg[9]_i_704_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  dut/result_reg[9]_i_699/CO[3]
                         net (fo=1, routed)           0.000     9.060    dut/result_reg[9]_i_699_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  dut/result_reg[9]_i_698/CO[3]
                         net (fo=1, routed)           0.000     9.174    dut/result_reg[9]_i_698_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.445 r  dut/result_reg[9]_i_709/CO[0]
                         net (fo=14, routed)          0.457     9.902    dut/result_reg[9]_i_709_n_3
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  dut/result[9]_i_712/O
                         net (fo=1, routed)           0.000    10.275    dut/result[9]_i_712_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.825 r  dut/result_reg[9]_i_688/CO[3]
                         net (fo=1, routed)           0.000    10.825    dut/result_reg[9]_i_688_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  dut/result_reg[9]_i_683/CO[3]
                         net (fo=1, routed)           0.000    10.939    dut/result_reg[9]_i_683_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  dut/result_reg[9]_i_682/CO[3]
                         net (fo=1, routed)           0.000    11.053    dut/result_reg[9]_i_682_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.324 r  dut/result_reg[9]_i_693/CO[0]
                         net (fo=14, routed)          0.809    12.132    dut/result_reg[9]_i_693_n_3
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.373    12.505 r  dut/result[9]_i_696/O
                         net (fo=1, routed)           0.000    12.505    dut/result[9]_i_696_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.038 r  dut/result_reg[9]_i_672/CO[3]
                         net (fo=1, routed)           0.000    13.038    dut/result_reg[9]_i_672_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.155 r  dut/result_reg[9]_i_667/CO[3]
                         net (fo=1, routed)           0.000    13.155    dut/result_reg[9]_i_667_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  dut/result_reg[9]_i_666/CO[3]
                         net (fo=1, routed)           0.000    13.272    dut/result_reg[9]_i_666_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.526 r  dut/result_reg[9]_i_677/CO[0]
                         net (fo=14, routed)          0.687    14.213    dut/result_reg[9]_i_677_n_3
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.367    14.580 r  dut/result[9]_i_680/O
                         net (fo=1, routed)           0.000    14.580    dut/result[9]_i_680_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.130 r  dut/result_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    15.130    dut/result_reg[9]_i_656_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  dut/result_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000    15.244    dut/result_reg[9]_i_651_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.358 r  dut/result_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    15.358    dut/result_reg[9]_i_650_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.629 r  dut/result_reg[9]_i_661/CO[0]
                         net (fo=14, routed)          0.599    16.228    dut/result_reg[9]_i_661_n_3
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.072 r  dut/result_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    17.072    dut/result_reg[9]_i_640_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.189 r  dut/result_reg[9]_i_635/CO[3]
                         net (fo=1, routed)           0.000    17.189    dut/result_reg[9]_i_635_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.306 r  dut/result_reg[9]_i_634/CO[3]
                         net (fo=1, routed)           0.000    17.306    dut/result_reg[9]_i_634_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.560 r  dut/result_reg[9]_i_645/CO[0]
                         net (fo=14, routed)          0.855    18.415    dut/result_reg[9]_i_645_n_3
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    19.238 r  dut/result_reg[9]_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.238    dut/result_reg[9]_i_624_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.352 r  dut/result_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    19.352    dut/result_reg[9]_i_619_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.466 r  dut/result_reg[9]_i_618/CO[3]
                         net (fo=1, routed)           0.000    19.466    dut/result_reg[9]_i_618_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.737 r  dut/result_reg[9]_i_629/CO[0]
                         net (fo=14, routed)          0.596    20.333    dut/result_reg[9]_i_629_n_3
    SLICE_X3Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    21.162 r  dut/result_reg[9]_i_608/CO[3]
                         net (fo=1, routed)           0.000    21.162    dut/result_reg[9]_i_608_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  dut/result_reg[9]_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.276    dut/result_reg[9]_i_603_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.390 r  dut/result_reg[9]_i_602/CO[3]
                         net (fo=1, routed)           0.000    21.390    dut/result_reg[9]_i_602_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.661 r  dut/result_reg[9]_i_613/CO[0]
                         net (fo=14, routed)          0.608    22.269    dut/result_reg[9]_i_613_n_3
    SLICE_X4Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.098 r  dut/result_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    23.098    dut/result_reg[9]_i_592_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.212 r  dut/result_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    23.212    dut/result_reg[9]_i_587_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.326 r  dut/result_reg[9]_i_586/CO[3]
                         net (fo=1, routed)           0.000    23.326    dut/result_reg[9]_i_586_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.597 r  dut/result_reg[9]_i_597/CO[0]
                         net (fo=14, routed)          0.691    24.288    dut/result_reg[9]_i_597_n_3
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.373    24.661 r  dut/result[9]_i_591/O
                         net (fo=1, routed)           0.000    24.661    dut/result[9]_i_591_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.193 r  dut/result_reg[9]_i_570/CO[3]
                         net (fo=1, routed)           0.009    25.202    dut/result_reg[9]_i_570_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.473 r  dut/result_reg[9]_i_581/CO[0]
                         net (fo=14, routed)          0.583    26.056    dut/result_reg[9]_i_581_n_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.885 r  dut/result_reg[9]_i_559/CO[3]
                         net (fo=1, routed)           0.009    26.894    dut/result_reg[9]_i_559_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.008 r  dut/result_reg[9]_i_554/CO[3]
                         net (fo=1, routed)           0.000    27.008    dut/result_reg[9]_i_554_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.122 r  dut/result_reg[9]_i_553/CO[3]
                         net (fo=1, routed)           0.000    27.122    dut/result_reg[9]_i_553_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.393 r  dut/result_reg[9]_i_564/CO[0]
                         net (fo=15, routed)          0.669    28.062    dut/result_reg[9]_i_564_n_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373    28.435 r  dut/result[9]_i_566/O
                         net (fo=1, routed)           0.000    28.435    dut/result[9]_i_566_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.836 r  dut/result_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    28.836    dut/result_reg[9]_i_542_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.950 r  dut/result_reg[9]_i_537/CO[3]
                         net (fo=1, routed)           0.000    28.950    dut/result_reg[9]_i_537_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.064 r  dut/result_reg[9]_i_536/CO[3]
                         net (fo=1, routed)           0.000    29.064    dut/result_reg[9]_i_536_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.335 r  dut/result_reg[9]_i_547/CO[0]
                         net (fo=15, routed)          0.665    30.000    dut/result_reg[9]_i_547_n_3
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.373    30.373 r  dut/result[9]_i_551/O
                         net (fo=1, routed)           0.000    30.373    dut/result[9]_i_551_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.923 r  dut/result_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    30.923    dut/result_reg[9]_i_525_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  dut/result_reg[9]_i_520/CO[3]
                         net (fo=1, routed)           0.000    31.037    dut/result_reg[9]_i_520_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  dut/result_reg[9]_i_519/CO[3]
                         net (fo=1, routed)           0.000    31.151    dut/result_reg[9]_i_519_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.422 r  dut/result_reg[9]_i_530/CO[0]
                         net (fo=15, routed)          0.755    32.177    dut/result_reg[9]_i_530_n_3
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.373    32.550 r  dut/result[9]_i_534/O
                         net (fo=1, routed)           0.000    32.550    dut/result[9]_i_534_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.100 r  dut/result_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    33.100    dut/result_reg[9]_i_492_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.214 r  dut/result_reg[9]_i_487/CO[3]
                         net (fo=1, routed)           0.000    33.214    dut/result_reg[9]_i_487_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.328 r  dut/result_reg[9]_i_486/CO[3]
                         net (fo=1, routed)           0.000    33.328    dut/result_reg[9]_i_486_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.599 r  dut/result_reg[9]_i_497/CO[0]
                         net (fo=15, routed)          0.705    34.304    dut/result_reg[9]_i_497_n_3
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.373    34.677 r  dut/result[9]_i_501/O
                         net (fo=1, routed)           0.000    34.677    dut/result[9]_i_501_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.227 r  dut/result_reg[9]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.227    dut/result_reg[9]_i_456_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  dut/result_reg[9]_i_451/CO[3]
                         net (fo=1, routed)           0.000    35.341    dut/result_reg[9]_i_451_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  dut/result_reg[9]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.455    dut/result_reg[9]_i_450_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.726 r  dut/result_reg[9]_i_461/CO[0]
                         net (fo=15, routed)          0.479    36.206    dut/result_reg[9]_i_461_n_3
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.373    36.579 r  dut/result[9]_i_465/O
                         net (fo=1, routed)           0.000    36.579    dut/result[9]_i_465_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  dut/result_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    37.129    dut/result_reg[9]_i_423_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  dut/result_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    37.243    dut/result_reg[9]_i_418_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  dut/result_reg[9]_i_417/CO[3]
                         net (fo=1, routed)           0.000    37.357    dut/result_reg[9]_i_417_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.628 r  dut/result_reg[9]_i_428/CO[0]
                         net (fo=15, routed)          0.665    38.292    dut/result_reg[9]_i_428_n_3
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.373    38.665 r  dut/result[9]_i_432/O
                         net (fo=1, routed)           0.000    38.665    dut/result[9]_i_432_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.215 r  dut/result_reg[9]_i_390/CO[3]
                         net (fo=1, routed)           0.000    39.215    dut/result_reg[9]_i_390_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  dut/result_reg[9]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.329    dut/result_reg[9]_i_385_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  dut/result_reg[9]_i_384/CO[3]
                         net (fo=1, routed)           0.000    39.443    dut/result_reg[9]_i_384_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.714 r  dut/result_reg[9]_i_395/CO[0]
                         net (fo=15, routed)          0.692    40.406    dut/result_reg[9]_i_395_n_3
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.373    40.779 r  dut/result[9]_i_399/O
                         net (fo=1, routed)           0.000    40.779    dut/result[9]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.329 r  dut/result_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    41.329    dut/result_reg[9]_i_352_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.443 r  dut/result_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    41.443    dut/result_reg[9]_i_347_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.557 r  dut/result_reg[9]_i_346/CO[3]
                         net (fo=1, routed)           0.000    41.557    dut/result_reg[9]_i_346_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.828 r  dut/result_reg[9]_i_357/CO[0]
                         net (fo=15, routed)          0.665    42.493    dut/result_reg[9]_i_357_n_3
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.373    42.866 r  dut/result[9]_i_361/O
                         net (fo=1, routed)           0.000    42.866    dut/result[9]_i_361_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.416 r  dut/result_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    43.416    dut/result_reg[9]_i_314_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.530 r  dut/result_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.530    dut/result_reg[9]_i_309_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.644 r  dut/result_reg[9]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.644    dut/result_reg[9]_i_308_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.915 r  dut/result_reg[9]_i_319/CO[0]
                         net (fo=15, routed)          0.661    44.576    dut/result_reg[9]_i_319_n_3
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.373    44.949 r  dut/result[9]_i_323/O
                         net (fo=1, routed)           0.000    44.949    dut/result[9]_i_323_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.499 r  dut/result_reg[9]_i_276/CO[3]
                         net (fo=1, routed)           0.001    45.500    dut/result_reg[9]_i_276_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.614 r  dut/result_reg[9]_i_271/CO[3]
                         net (fo=1, routed)           0.000    45.614    dut/result_reg[9]_i_271_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.728 r  dut/result_reg[9]_i_270/CO[3]
                         net (fo=1, routed)           0.000    45.728    dut/result_reg[9]_i_270_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.999 r  dut/result_reg[9]_i_281/CO[0]
                         net (fo=15, routed)          0.665    46.663    dut/result_reg[9]_i_281_n_3
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.373    47.036 r  dut/result[9]_i_285/O
                         net (fo=1, routed)           0.000    47.036    dut/result[9]_i_285_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.586 r  dut/result_reg[9]_i_241/CO[3]
                         net (fo=1, routed)           0.000    47.586    dut/result_reg[9]_i_241_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.700 r  dut/result_reg[9]_i_236/CO[3]
                         net (fo=1, routed)           0.000    47.700    dut/result_reg[9]_i_236_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.814 r  dut/result_reg[9]_i_235/CO[3]
                         net (fo=1, routed)           0.000    47.814    dut/result_reg[9]_i_235_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.085 r  dut/result_reg[9]_i_246/CO[0]
                         net (fo=15, routed)          0.793    48.878    dut/result_reg[9]_i_246_n_3
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.373    49.251 r  dut/result[9]_i_250/O
                         net (fo=1, routed)           0.000    49.251    dut/result[9]_i_250_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.801 r  dut/result_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.801    dut/result_reg[9]_i_169_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.915 r  dut/result_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    49.915    dut/result_reg[9]_i_164_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.029 r  dut/result_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.029    dut/result_reg[9]_i_163_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.300 r  dut/result_reg[9]_i_174/CO[0]
                         net (fo=15, routed)          0.705    51.005    dut/result_reg[9]_i_174_n_3
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.373    51.378 r  dut/result[9]_i_234/O
                         net (fo=1, routed)           0.000    51.378    dut/result[9]_i_234_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.928 r  dut/result_reg[9]_i_158/CO[3]
                         net (fo=1, routed)           0.000    51.928    dut/result_reg[9]_i_158_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.042 r  dut/result_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000    52.042    dut/result_reg[9]_i_95_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.156 r  dut/result_reg[9]_i_94/CO[3]
                         net (fo=1, routed)           0.000    52.156    dut/result_reg[9]_i_94_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.427 r  dut/result_reg[9]_i_100/CO[0]
                         net (fo=15, routed)          0.727    53.154    dut/result_reg[9]_i_100_n_3
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.373    53.527 r  dut/result[9]_i_162/O
                         net (fo=1, routed)           0.000    53.527    dut/result[9]_i_162_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.059 r  dut/result_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    54.059    dut/result_reg[9]_i_93_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.298 r  dut/result_reg[9]_i_52/O[2]
                         net (fo=3, routed)           0.686    54.985    dut/result_reg[9]_i_52_n_5
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.302    55.287 r  dut/result[9]_i_253/O
                         net (fo=1, routed)           0.850    56.137    dut/result[9]_i_253_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.261 r  dut/result[9]_i_181/O
                         net (fo=1, routed)           0.512    56.773    dut/result[9]_i_181_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.897 r  dut/result[9]_i_107/O
                         net (fo=1, routed)           0.149    57.046    dut/result[9]_i_107_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124    57.170 r  dut/result[9]_i_55_comp/O
                         net (fo=3, routed)           0.814    57.984    dut/result[9]_i_55_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    58.108 r  dut/result[9]_i_21_comp_1/O
                         net (fo=12, routed)          0.550    58.658    dut/result[9]_i_21_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124    58.782 r  dut/result[4]_i_6/O
                         net (fo=2, routed)           0.851    59.633    dut/result[4]_i_6_n_0
    SLICE_X2Y64          LUT6 (Prop_lut6_I2_O)        0.124    59.757 r  dut/result[4]_i_2/O
                         net (fo=1, routed)           0.165    59.922    dut/u_add16/result_reg[4]
    SLICE_X2Y64          LUT6 (Prop_lut6_I0_O)        0.124    60.046 r  dut/u_add16/result[4]_i_1/O
                         net (fo=1, routed)           0.000    60.046    dut/u_add16_n_11
    SLICE_X2Y64          FDCE                                         r  dut/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  dut/result_reg[4]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X2Y64          FDCE (Setup_fdce_C_D)        0.077    15.066    dut/result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -60.046    
  -------------------------------------------------------------------
                         slack                                -44.980    

Slack (VIOLATED) :        -44.976ns  (required time - arrival time)
  Source:                 b16_reg[0]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.842ns  (logic 33.681ns (61.415%)  route 21.161ns (38.585%))
  Logic Levels:           117  (CARRY4=91 LUT2=11 LUT3=6 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  b16_reg[0]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  b16_reg[0]_replica_9/Q
                         net (fo=2, routed)           0.829     6.440    dut/b16[0]_repN_9_alias
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  dut/result[9]_i_750/O
                         net (fo=1, routed)           0.000     6.564    dut/result[9]_i_750_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.077 r  dut/result_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000     7.077    dut/result_reg[9]_i_720_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  dut/result_reg[9]_i_715/CO[3]
                         net (fo=1, routed)           0.000     7.194    dut/result_reg[9]_i_715_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  dut/result_reg[9]_i_714/CO[3]
                         net (fo=14, routed)          1.055     8.366    dut/result_reg[9]_i_714_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.946 r  dut/result_reg[9]_i_704/CO[3]
                         net (fo=1, routed)           0.000     8.946    dut/result_reg[9]_i_704_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  dut/result_reg[9]_i_699/CO[3]
                         net (fo=1, routed)           0.000     9.060    dut/result_reg[9]_i_699_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  dut/result_reg[9]_i_698/CO[3]
                         net (fo=1, routed)           0.000     9.174    dut/result_reg[9]_i_698_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.445 r  dut/result_reg[9]_i_709/CO[0]
                         net (fo=14, routed)          0.457     9.902    dut/result_reg[9]_i_709_n_3
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  dut/result[9]_i_712/O
                         net (fo=1, routed)           0.000    10.275    dut/result[9]_i_712_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.825 r  dut/result_reg[9]_i_688/CO[3]
                         net (fo=1, routed)           0.000    10.825    dut/result_reg[9]_i_688_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  dut/result_reg[9]_i_683/CO[3]
                         net (fo=1, routed)           0.000    10.939    dut/result_reg[9]_i_683_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  dut/result_reg[9]_i_682/CO[3]
                         net (fo=1, routed)           0.000    11.053    dut/result_reg[9]_i_682_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.324 r  dut/result_reg[9]_i_693/CO[0]
                         net (fo=14, routed)          0.809    12.132    dut/result_reg[9]_i_693_n_3
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.373    12.505 r  dut/result[9]_i_696/O
                         net (fo=1, routed)           0.000    12.505    dut/result[9]_i_696_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.038 r  dut/result_reg[9]_i_672/CO[3]
                         net (fo=1, routed)           0.000    13.038    dut/result_reg[9]_i_672_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.155 r  dut/result_reg[9]_i_667/CO[3]
                         net (fo=1, routed)           0.000    13.155    dut/result_reg[9]_i_667_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  dut/result_reg[9]_i_666/CO[3]
                         net (fo=1, routed)           0.000    13.272    dut/result_reg[9]_i_666_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.526 r  dut/result_reg[9]_i_677/CO[0]
                         net (fo=14, routed)          0.687    14.213    dut/result_reg[9]_i_677_n_3
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.367    14.580 r  dut/result[9]_i_680/O
                         net (fo=1, routed)           0.000    14.580    dut/result[9]_i_680_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.130 r  dut/result_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    15.130    dut/result_reg[9]_i_656_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  dut/result_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000    15.244    dut/result_reg[9]_i_651_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.358 r  dut/result_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    15.358    dut/result_reg[9]_i_650_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.629 r  dut/result_reg[9]_i_661/CO[0]
                         net (fo=14, routed)          0.599    16.228    dut/result_reg[9]_i_661_n_3
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.072 r  dut/result_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    17.072    dut/result_reg[9]_i_640_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.189 r  dut/result_reg[9]_i_635/CO[3]
                         net (fo=1, routed)           0.000    17.189    dut/result_reg[9]_i_635_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.306 r  dut/result_reg[9]_i_634/CO[3]
                         net (fo=1, routed)           0.000    17.306    dut/result_reg[9]_i_634_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.560 r  dut/result_reg[9]_i_645/CO[0]
                         net (fo=14, routed)          0.855    18.415    dut/result_reg[9]_i_645_n_3
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    19.238 r  dut/result_reg[9]_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.238    dut/result_reg[9]_i_624_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.352 r  dut/result_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    19.352    dut/result_reg[9]_i_619_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.466 r  dut/result_reg[9]_i_618/CO[3]
                         net (fo=1, routed)           0.000    19.466    dut/result_reg[9]_i_618_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.737 r  dut/result_reg[9]_i_629/CO[0]
                         net (fo=14, routed)          0.596    20.333    dut/result_reg[9]_i_629_n_3
    SLICE_X3Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    21.162 r  dut/result_reg[9]_i_608/CO[3]
                         net (fo=1, routed)           0.000    21.162    dut/result_reg[9]_i_608_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  dut/result_reg[9]_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.276    dut/result_reg[9]_i_603_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.390 r  dut/result_reg[9]_i_602/CO[3]
                         net (fo=1, routed)           0.000    21.390    dut/result_reg[9]_i_602_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.661 r  dut/result_reg[9]_i_613/CO[0]
                         net (fo=14, routed)          0.608    22.269    dut/result_reg[9]_i_613_n_3
    SLICE_X4Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.098 r  dut/result_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    23.098    dut/result_reg[9]_i_592_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.212 r  dut/result_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    23.212    dut/result_reg[9]_i_587_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.326 r  dut/result_reg[9]_i_586/CO[3]
                         net (fo=1, routed)           0.000    23.326    dut/result_reg[9]_i_586_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.597 r  dut/result_reg[9]_i_597/CO[0]
                         net (fo=14, routed)          0.691    24.288    dut/result_reg[9]_i_597_n_3
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.373    24.661 r  dut/result[9]_i_591/O
                         net (fo=1, routed)           0.000    24.661    dut/result[9]_i_591_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.193 r  dut/result_reg[9]_i_570/CO[3]
                         net (fo=1, routed)           0.009    25.202    dut/result_reg[9]_i_570_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.473 r  dut/result_reg[9]_i_581/CO[0]
                         net (fo=14, routed)          0.583    26.056    dut/result_reg[9]_i_581_n_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.885 r  dut/result_reg[9]_i_559/CO[3]
                         net (fo=1, routed)           0.009    26.894    dut/result_reg[9]_i_559_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.008 r  dut/result_reg[9]_i_554/CO[3]
                         net (fo=1, routed)           0.000    27.008    dut/result_reg[9]_i_554_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.122 r  dut/result_reg[9]_i_553/CO[3]
                         net (fo=1, routed)           0.000    27.122    dut/result_reg[9]_i_553_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.393 r  dut/result_reg[9]_i_564/CO[0]
                         net (fo=15, routed)          0.669    28.062    dut/result_reg[9]_i_564_n_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373    28.435 r  dut/result[9]_i_566/O
                         net (fo=1, routed)           0.000    28.435    dut/result[9]_i_566_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.836 r  dut/result_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    28.836    dut/result_reg[9]_i_542_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.950 r  dut/result_reg[9]_i_537/CO[3]
                         net (fo=1, routed)           0.000    28.950    dut/result_reg[9]_i_537_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.064 r  dut/result_reg[9]_i_536/CO[3]
                         net (fo=1, routed)           0.000    29.064    dut/result_reg[9]_i_536_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.335 r  dut/result_reg[9]_i_547/CO[0]
                         net (fo=15, routed)          0.665    30.000    dut/result_reg[9]_i_547_n_3
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.373    30.373 r  dut/result[9]_i_551/O
                         net (fo=1, routed)           0.000    30.373    dut/result[9]_i_551_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.923 r  dut/result_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    30.923    dut/result_reg[9]_i_525_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  dut/result_reg[9]_i_520/CO[3]
                         net (fo=1, routed)           0.000    31.037    dut/result_reg[9]_i_520_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  dut/result_reg[9]_i_519/CO[3]
                         net (fo=1, routed)           0.000    31.151    dut/result_reg[9]_i_519_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.422 r  dut/result_reg[9]_i_530/CO[0]
                         net (fo=15, routed)          0.755    32.177    dut/result_reg[9]_i_530_n_3
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.373    32.550 r  dut/result[9]_i_534/O
                         net (fo=1, routed)           0.000    32.550    dut/result[9]_i_534_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.100 r  dut/result_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    33.100    dut/result_reg[9]_i_492_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.214 r  dut/result_reg[9]_i_487/CO[3]
                         net (fo=1, routed)           0.000    33.214    dut/result_reg[9]_i_487_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.328 r  dut/result_reg[9]_i_486/CO[3]
                         net (fo=1, routed)           0.000    33.328    dut/result_reg[9]_i_486_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.599 r  dut/result_reg[9]_i_497/CO[0]
                         net (fo=15, routed)          0.705    34.304    dut/result_reg[9]_i_497_n_3
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.373    34.677 r  dut/result[9]_i_501/O
                         net (fo=1, routed)           0.000    34.677    dut/result[9]_i_501_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.227 r  dut/result_reg[9]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.227    dut/result_reg[9]_i_456_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  dut/result_reg[9]_i_451/CO[3]
                         net (fo=1, routed)           0.000    35.341    dut/result_reg[9]_i_451_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  dut/result_reg[9]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.455    dut/result_reg[9]_i_450_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.726 r  dut/result_reg[9]_i_461/CO[0]
                         net (fo=15, routed)          0.479    36.206    dut/result_reg[9]_i_461_n_3
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.373    36.579 r  dut/result[9]_i_465/O
                         net (fo=1, routed)           0.000    36.579    dut/result[9]_i_465_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  dut/result_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    37.129    dut/result_reg[9]_i_423_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  dut/result_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    37.243    dut/result_reg[9]_i_418_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  dut/result_reg[9]_i_417/CO[3]
                         net (fo=1, routed)           0.000    37.357    dut/result_reg[9]_i_417_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.628 r  dut/result_reg[9]_i_428/CO[0]
                         net (fo=15, routed)          0.665    38.292    dut/result_reg[9]_i_428_n_3
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.373    38.665 r  dut/result[9]_i_432/O
                         net (fo=1, routed)           0.000    38.665    dut/result[9]_i_432_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.215 r  dut/result_reg[9]_i_390/CO[3]
                         net (fo=1, routed)           0.000    39.215    dut/result_reg[9]_i_390_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  dut/result_reg[9]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.329    dut/result_reg[9]_i_385_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  dut/result_reg[9]_i_384/CO[3]
                         net (fo=1, routed)           0.000    39.443    dut/result_reg[9]_i_384_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.714 r  dut/result_reg[9]_i_395/CO[0]
                         net (fo=15, routed)          0.692    40.406    dut/result_reg[9]_i_395_n_3
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.373    40.779 r  dut/result[9]_i_399/O
                         net (fo=1, routed)           0.000    40.779    dut/result[9]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.329 r  dut/result_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    41.329    dut/result_reg[9]_i_352_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.443 r  dut/result_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    41.443    dut/result_reg[9]_i_347_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.557 r  dut/result_reg[9]_i_346/CO[3]
                         net (fo=1, routed)           0.000    41.557    dut/result_reg[9]_i_346_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.828 r  dut/result_reg[9]_i_357/CO[0]
                         net (fo=15, routed)          0.665    42.493    dut/result_reg[9]_i_357_n_3
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.373    42.866 r  dut/result[9]_i_361/O
                         net (fo=1, routed)           0.000    42.866    dut/result[9]_i_361_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.416 r  dut/result_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    43.416    dut/result_reg[9]_i_314_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.530 r  dut/result_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.530    dut/result_reg[9]_i_309_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.644 r  dut/result_reg[9]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.644    dut/result_reg[9]_i_308_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.915 r  dut/result_reg[9]_i_319/CO[0]
                         net (fo=15, routed)          0.661    44.576    dut/result_reg[9]_i_319_n_3
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.373    44.949 r  dut/result[9]_i_323/O
                         net (fo=1, routed)           0.000    44.949    dut/result[9]_i_323_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.499 r  dut/result_reg[9]_i_276/CO[3]
                         net (fo=1, routed)           0.001    45.500    dut/result_reg[9]_i_276_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.614 r  dut/result_reg[9]_i_271/CO[3]
                         net (fo=1, routed)           0.000    45.614    dut/result_reg[9]_i_271_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.728 r  dut/result_reg[9]_i_270/CO[3]
                         net (fo=1, routed)           0.000    45.728    dut/result_reg[9]_i_270_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.999 r  dut/result_reg[9]_i_281/CO[0]
                         net (fo=15, routed)          0.665    46.663    dut/result_reg[9]_i_281_n_3
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.373    47.036 r  dut/result[9]_i_285/O
                         net (fo=1, routed)           0.000    47.036    dut/result[9]_i_285_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.586 r  dut/result_reg[9]_i_241/CO[3]
                         net (fo=1, routed)           0.000    47.586    dut/result_reg[9]_i_241_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.700 r  dut/result_reg[9]_i_236/CO[3]
                         net (fo=1, routed)           0.000    47.700    dut/result_reg[9]_i_236_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.814 r  dut/result_reg[9]_i_235/CO[3]
                         net (fo=1, routed)           0.000    47.814    dut/result_reg[9]_i_235_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.085 r  dut/result_reg[9]_i_246/CO[0]
                         net (fo=15, routed)          0.793    48.878    dut/result_reg[9]_i_246_n_3
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.373    49.251 r  dut/result[9]_i_250/O
                         net (fo=1, routed)           0.000    49.251    dut/result[9]_i_250_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.801 r  dut/result_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.801    dut/result_reg[9]_i_169_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.915 r  dut/result_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    49.915    dut/result_reg[9]_i_164_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.029 r  dut/result_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.029    dut/result_reg[9]_i_163_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.300 r  dut/result_reg[9]_i_174/CO[0]
                         net (fo=15, routed)          0.705    51.005    dut/result_reg[9]_i_174_n_3
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.373    51.378 r  dut/result[9]_i_234/O
                         net (fo=1, routed)           0.000    51.378    dut/result[9]_i_234_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.928 r  dut/result_reg[9]_i_158/CO[3]
                         net (fo=1, routed)           0.000    51.928    dut/result_reg[9]_i_158_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.042 r  dut/result_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000    52.042    dut/result_reg[9]_i_95_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.156 r  dut/result_reg[9]_i_94/CO[3]
                         net (fo=1, routed)           0.000    52.156    dut/result_reg[9]_i_94_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.427 r  dut/result_reg[9]_i_100/CO[0]
                         net (fo=15, routed)          0.727    53.154    dut/result_reg[9]_i_100_n_3
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.373    53.527 r  dut/result[9]_i_162/O
                         net (fo=1, routed)           0.000    53.527    dut/result[9]_i_162_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.059 r  dut/result_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    54.059    dut/result_reg[9]_i_93_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.298 r  dut/result_reg[9]_i_52/O[2]
                         net (fo=3, routed)           0.686    54.985    dut/result_reg[9]_i_52_n_5
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.302    55.287 r  dut/result[9]_i_253/O
                         net (fo=1, routed)           0.850    56.137    dut/result[9]_i_253_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.261 r  dut/result[9]_i_181/O
                         net (fo=1, routed)           0.512    56.773    dut/result[9]_i_181_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.897 r  dut/result[9]_i_107/O
                         net (fo=1, routed)           0.149    57.046    dut/result[9]_i_107_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124    57.170 r  dut/result[9]_i_55_comp/O
                         net (fo=3, routed)           0.814    57.984    dut/result[9]_i_55_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    58.108 r  dut/result[9]_i_21_comp_1/O
                         net (fo=12, routed)          0.356    58.464    dut/result[9]_i_21_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I3_O)        0.124    58.588 r  dut/result[6]_i_7/O
                         net (fo=3, routed)           0.728    59.316    dut/result[6]_i_7_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I2_O)        0.124    59.440 r  dut/result[6]_i_2/O
                         net (fo=1, routed)           0.433    59.873    dut/u_add16/result_reg[6]
    SLICE_X0Y63          LUT6 (Prop_lut6_I0_O)        0.124    59.997 r  dut/u_add16/result[6]_i_1/O
                         net (fo=1, routed)           0.000    59.997    dut/u_add16_n_9
    SLICE_X0Y63          FDCE                                         r  dut/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  dut/result_reg[6]/C
                         clock pessimism              0.180    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)        0.032    15.021    dut/result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -59.997    
  -------------------------------------------------------------------
                         slack                                -44.976    

Slack (VIOLATED) :        -44.956ns  (required time - arrival time)
  Source:                 b16_reg[0]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.818ns  (logic 33.681ns (61.441%)  route 21.137ns (38.559%))
  Logic Levels:           117  (CARRY4=91 LUT2=11 LUT3=6 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  b16_reg[0]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  b16_reg[0]_replica_9/Q
                         net (fo=2, routed)           0.829     6.440    dut/b16[0]_repN_9_alias
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  dut/result[9]_i_750/O
                         net (fo=1, routed)           0.000     6.564    dut/result[9]_i_750_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.077 r  dut/result_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000     7.077    dut/result_reg[9]_i_720_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  dut/result_reg[9]_i_715/CO[3]
                         net (fo=1, routed)           0.000     7.194    dut/result_reg[9]_i_715_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  dut/result_reg[9]_i_714/CO[3]
                         net (fo=14, routed)          1.055     8.366    dut/result_reg[9]_i_714_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.946 r  dut/result_reg[9]_i_704/CO[3]
                         net (fo=1, routed)           0.000     8.946    dut/result_reg[9]_i_704_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  dut/result_reg[9]_i_699/CO[3]
                         net (fo=1, routed)           0.000     9.060    dut/result_reg[9]_i_699_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  dut/result_reg[9]_i_698/CO[3]
                         net (fo=1, routed)           0.000     9.174    dut/result_reg[9]_i_698_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.445 r  dut/result_reg[9]_i_709/CO[0]
                         net (fo=14, routed)          0.457     9.902    dut/result_reg[9]_i_709_n_3
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  dut/result[9]_i_712/O
                         net (fo=1, routed)           0.000    10.275    dut/result[9]_i_712_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.825 r  dut/result_reg[9]_i_688/CO[3]
                         net (fo=1, routed)           0.000    10.825    dut/result_reg[9]_i_688_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  dut/result_reg[9]_i_683/CO[3]
                         net (fo=1, routed)           0.000    10.939    dut/result_reg[9]_i_683_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  dut/result_reg[9]_i_682/CO[3]
                         net (fo=1, routed)           0.000    11.053    dut/result_reg[9]_i_682_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.324 r  dut/result_reg[9]_i_693/CO[0]
                         net (fo=14, routed)          0.809    12.132    dut/result_reg[9]_i_693_n_3
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.373    12.505 r  dut/result[9]_i_696/O
                         net (fo=1, routed)           0.000    12.505    dut/result[9]_i_696_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.038 r  dut/result_reg[9]_i_672/CO[3]
                         net (fo=1, routed)           0.000    13.038    dut/result_reg[9]_i_672_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.155 r  dut/result_reg[9]_i_667/CO[3]
                         net (fo=1, routed)           0.000    13.155    dut/result_reg[9]_i_667_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  dut/result_reg[9]_i_666/CO[3]
                         net (fo=1, routed)           0.000    13.272    dut/result_reg[9]_i_666_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.526 r  dut/result_reg[9]_i_677/CO[0]
                         net (fo=14, routed)          0.687    14.213    dut/result_reg[9]_i_677_n_3
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.367    14.580 r  dut/result[9]_i_680/O
                         net (fo=1, routed)           0.000    14.580    dut/result[9]_i_680_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.130 r  dut/result_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    15.130    dut/result_reg[9]_i_656_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  dut/result_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000    15.244    dut/result_reg[9]_i_651_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.358 r  dut/result_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    15.358    dut/result_reg[9]_i_650_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.629 r  dut/result_reg[9]_i_661/CO[0]
                         net (fo=14, routed)          0.599    16.228    dut/result_reg[9]_i_661_n_3
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.072 r  dut/result_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    17.072    dut/result_reg[9]_i_640_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.189 r  dut/result_reg[9]_i_635/CO[3]
                         net (fo=1, routed)           0.000    17.189    dut/result_reg[9]_i_635_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.306 r  dut/result_reg[9]_i_634/CO[3]
                         net (fo=1, routed)           0.000    17.306    dut/result_reg[9]_i_634_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.560 r  dut/result_reg[9]_i_645/CO[0]
                         net (fo=14, routed)          0.855    18.415    dut/result_reg[9]_i_645_n_3
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    19.238 r  dut/result_reg[9]_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.238    dut/result_reg[9]_i_624_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.352 r  dut/result_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    19.352    dut/result_reg[9]_i_619_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.466 r  dut/result_reg[9]_i_618/CO[3]
                         net (fo=1, routed)           0.000    19.466    dut/result_reg[9]_i_618_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.737 r  dut/result_reg[9]_i_629/CO[0]
                         net (fo=14, routed)          0.596    20.333    dut/result_reg[9]_i_629_n_3
    SLICE_X3Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    21.162 r  dut/result_reg[9]_i_608/CO[3]
                         net (fo=1, routed)           0.000    21.162    dut/result_reg[9]_i_608_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  dut/result_reg[9]_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.276    dut/result_reg[9]_i_603_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.390 r  dut/result_reg[9]_i_602/CO[3]
                         net (fo=1, routed)           0.000    21.390    dut/result_reg[9]_i_602_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.661 r  dut/result_reg[9]_i_613/CO[0]
                         net (fo=14, routed)          0.608    22.269    dut/result_reg[9]_i_613_n_3
    SLICE_X4Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.098 r  dut/result_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    23.098    dut/result_reg[9]_i_592_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.212 r  dut/result_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    23.212    dut/result_reg[9]_i_587_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.326 r  dut/result_reg[9]_i_586/CO[3]
                         net (fo=1, routed)           0.000    23.326    dut/result_reg[9]_i_586_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.597 r  dut/result_reg[9]_i_597/CO[0]
                         net (fo=14, routed)          0.691    24.288    dut/result_reg[9]_i_597_n_3
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.373    24.661 r  dut/result[9]_i_591/O
                         net (fo=1, routed)           0.000    24.661    dut/result[9]_i_591_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.193 r  dut/result_reg[9]_i_570/CO[3]
                         net (fo=1, routed)           0.009    25.202    dut/result_reg[9]_i_570_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.473 r  dut/result_reg[9]_i_581/CO[0]
                         net (fo=14, routed)          0.583    26.056    dut/result_reg[9]_i_581_n_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.885 r  dut/result_reg[9]_i_559/CO[3]
                         net (fo=1, routed)           0.009    26.894    dut/result_reg[9]_i_559_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.008 r  dut/result_reg[9]_i_554/CO[3]
                         net (fo=1, routed)           0.000    27.008    dut/result_reg[9]_i_554_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.122 r  dut/result_reg[9]_i_553/CO[3]
                         net (fo=1, routed)           0.000    27.122    dut/result_reg[9]_i_553_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.393 r  dut/result_reg[9]_i_564/CO[0]
                         net (fo=15, routed)          0.669    28.062    dut/result_reg[9]_i_564_n_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373    28.435 r  dut/result[9]_i_566/O
                         net (fo=1, routed)           0.000    28.435    dut/result[9]_i_566_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.836 r  dut/result_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    28.836    dut/result_reg[9]_i_542_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.950 r  dut/result_reg[9]_i_537/CO[3]
                         net (fo=1, routed)           0.000    28.950    dut/result_reg[9]_i_537_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.064 r  dut/result_reg[9]_i_536/CO[3]
                         net (fo=1, routed)           0.000    29.064    dut/result_reg[9]_i_536_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.335 r  dut/result_reg[9]_i_547/CO[0]
                         net (fo=15, routed)          0.665    30.000    dut/result_reg[9]_i_547_n_3
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.373    30.373 r  dut/result[9]_i_551/O
                         net (fo=1, routed)           0.000    30.373    dut/result[9]_i_551_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.923 r  dut/result_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    30.923    dut/result_reg[9]_i_525_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  dut/result_reg[9]_i_520/CO[3]
                         net (fo=1, routed)           0.000    31.037    dut/result_reg[9]_i_520_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  dut/result_reg[9]_i_519/CO[3]
                         net (fo=1, routed)           0.000    31.151    dut/result_reg[9]_i_519_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.422 r  dut/result_reg[9]_i_530/CO[0]
                         net (fo=15, routed)          0.755    32.177    dut/result_reg[9]_i_530_n_3
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.373    32.550 r  dut/result[9]_i_534/O
                         net (fo=1, routed)           0.000    32.550    dut/result[9]_i_534_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.100 r  dut/result_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    33.100    dut/result_reg[9]_i_492_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.214 r  dut/result_reg[9]_i_487/CO[3]
                         net (fo=1, routed)           0.000    33.214    dut/result_reg[9]_i_487_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.328 r  dut/result_reg[9]_i_486/CO[3]
                         net (fo=1, routed)           0.000    33.328    dut/result_reg[9]_i_486_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.599 r  dut/result_reg[9]_i_497/CO[0]
                         net (fo=15, routed)          0.705    34.304    dut/result_reg[9]_i_497_n_3
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.373    34.677 r  dut/result[9]_i_501/O
                         net (fo=1, routed)           0.000    34.677    dut/result[9]_i_501_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.227 r  dut/result_reg[9]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.227    dut/result_reg[9]_i_456_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  dut/result_reg[9]_i_451/CO[3]
                         net (fo=1, routed)           0.000    35.341    dut/result_reg[9]_i_451_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  dut/result_reg[9]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.455    dut/result_reg[9]_i_450_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.726 r  dut/result_reg[9]_i_461/CO[0]
                         net (fo=15, routed)          0.479    36.206    dut/result_reg[9]_i_461_n_3
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.373    36.579 r  dut/result[9]_i_465/O
                         net (fo=1, routed)           0.000    36.579    dut/result[9]_i_465_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  dut/result_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    37.129    dut/result_reg[9]_i_423_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  dut/result_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    37.243    dut/result_reg[9]_i_418_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  dut/result_reg[9]_i_417/CO[3]
                         net (fo=1, routed)           0.000    37.357    dut/result_reg[9]_i_417_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.628 r  dut/result_reg[9]_i_428/CO[0]
                         net (fo=15, routed)          0.665    38.292    dut/result_reg[9]_i_428_n_3
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.373    38.665 r  dut/result[9]_i_432/O
                         net (fo=1, routed)           0.000    38.665    dut/result[9]_i_432_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.215 r  dut/result_reg[9]_i_390/CO[3]
                         net (fo=1, routed)           0.000    39.215    dut/result_reg[9]_i_390_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  dut/result_reg[9]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.329    dut/result_reg[9]_i_385_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  dut/result_reg[9]_i_384/CO[3]
                         net (fo=1, routed)           0.000    39.443    dut/result_reg[9]_i_384_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.714 r  dut/result_reg[9]_i_395/CO[0]
                         net (fo=15, routed)          0.692    40.406    dut/result_reg[9]_i_395_n_3
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.373    40.779 r  dut/result[9]_i_399/O
                         net (fo=1, routed)           0.000    40.779    dut/result[9]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.329 r  dut/result_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    41.329    dut/result_reg[9]_i_352_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.443 r  dut/result_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    41.443    dut/result_reg[9]_i_347_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.557 r  dut/result_reg[9]_i_346/CO[3]
                         net (fo=1, routed)           0.000    41.557    dut/result_reg[9]_i_346_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.828 r  dut/result_reg[9]_i_357/CO[0]
                         net (fo=15, routed)          0.665    42.493    dut/result_reg[9]_i_357_n_3
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.373    42.866 r  dut/result[9]_i_361/O
                         net (fo=1, routed)           0.000    42.866    dut/result[9]_i_361_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.416 r  dut/result_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    43.416    dut/result_reg[9]_i_314_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.530 r  dut/result_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.530    dut/result_reg[9]_i_309_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.644 r  dut/result_reg[9]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.644    dut/result_reg[9]_i_308_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.915 r  dut/result_reg[9]_i_319/CO[0]
                         net (fo=15, routed)          0.661    44.576    dut/result_reg[9]_i_319_n_3
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.373    44.949 r  dut/result[9]_i_323/O
                         net (fo=1, routed)           0.000    44.949    dut/result[9]_i_323_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.499 r  dut/result_reg[9]_i_276/CO[3]
                         net (fo=1, routed)           0.001    45.500    dut/result_reg[9]_i_276_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.614 r  dut/result_reg[9]_i_271/CO[3]
                         net (fo=1, routed)           0.000    45.614    dut/result_reg[9]_i_271_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.728 r  dut/result_reg[9]_i_270/CO[3]
                         net (fo=1, routed)           0.000    45.728    dut/result_reg[9]_i_270_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.999 r  dut/result_reg[9]_i_281/CO[0]
                         net (fo=15, routed)          0.665    46.663    dut/result_reg[9]_i_281_n_3
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.373    47.036 r  dut/result[9]_i_285/O
                         net (fo=1, routed)           0.000    47.036    dut/result[9]_i_285_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.586 r  dut/result_reg[9]_i_241/CO[3]
                         net (fo=1, routed)           0.000    47.586    dut/result_reg[9]_i_241_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.700 r  dut/result_reg[9]_i_236/CO[3]
                         net (fo=1, routed)           0.000    47.700    dut/result_reg[9]_i_236_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.814 r  dut/result_reg[9]_i_235/CO[3]
                         net (fo=1, routed)           0.000    47.814    dut/result_reg[9]_i_235_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.085 r  dut/result_reg[9]_i_246/CO[0]
                         net (fo=15, routed)          0.793    48.878    dut/result_reg[9]_i_246_n_3
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.373    49.251 r  dut/result[9]_i_250/O
                         net (fo=1, routed)           0.000    49.251    dut/result[9]_i_250_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.801 r  dut/result_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.801    dut/result_reg[9]_i_169_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.915 r  dut/result_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    49.915    dut/result_reg[9]_i_164_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.029 r  dut/result_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.029    dut/result_reg[9]_i_163_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.300 r  dut/result_reg[9]_i_174/CO[0]
                         net (fo=15, routed)          0.705    51.005    dut/result_reg[9]_i_174_n_3
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.373    51.378 r  dut/result[9]_i_234/O
                         net (fo=1, routed)           0.000    51.378    dut/result[9]_i_234_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.928 r  dut/result_reg[9]_i_158/CO[3]
                         net (fo=1, routed)           0.000    51.928    dut/result_reg[9]_i_158_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.042 r  dut/result_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000    52.042    dut/result_reg[9]_i_95_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.156 r  dut/result_reg[9]_i_94/CO[3]
                         net (fo=1, routed)           0.000    52.156    dut/result_reg[9]_i_94_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.427 r  dut/result_reg[9]_i_100/CO[0]
                         net (fo=15, routed)          0.727    53.154    dut/result_reg[9]_i_100_n_3
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.373    53.527 r  dut/result[9]_i_162/O
                         net (fo=1, routed)           0.000    53.527    dut/result[9]_i_162_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.059 r  dut/result_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    54.059    dut/result_reg[9]_i_93_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.298 r  dut/result_reg[9]_i_52/O[2]
                         net (fo=3, routed)           0.686    54.985    dut/result_reg[9]_i_52_n_5
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.302    55.287 r  dut/result[9]_i_253/O
                         net (fo=1, routed)           0.850    56.137    dut/result[9]_i_253_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.261 r  dut/result[9]_i_181/O
                         net (fo=1, routed)           0.512    56.773    dut/result[9]_i_181_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.897 r  dut/result[9]_i_107/O
                         net (fo=1, routed)           0.149    57.046    dut/result[9]_i_107_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124    57.170 r  dut/result[9]_i_55_comp/O
                         net (fo=3, routed)           0.814    57.984    dut/result[9]_i_55_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I2_O)        0.124    58.108 r  dut/result[9]_i_21_comp_1/O
                         net (fo=12, routed)          0.636    58.744    dut/result[9]_i_21_n_0
    SLICE_X3Y65          LUT5 (Prop_lut5_I0_O)        0.124    58.868 r  dut/result[10]_i_8/O
                         net (fo=1, routed)           0.415    59.283    dut/result[10]_i_8_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.124    59.407 r  dut/result[10]_i_6_comp_1/O
                         net (fo=1, routed)           0.442    59.850    dut/u_add16/result_reg[10]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.124    59.974 r  dut/u_add16/result[10]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    59.974    dut/u_add16_n_5
    SLICE_X4Y65          FDCE                                         r  dut/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.501    14.842    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y65          FDCE                                         r  dut/result_reg[10]/C
                         clock pessimism              0.180    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X4Y65          FDCE (Setup_fdce_C_D)        0.031    15.017    dut/result_reg[10]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -59.974    
  -------------------------------------------------------------------
                         slack                                -44.956    

Slack (VIOLATED) :        -44.838ns  (required time - arrival time)
  Source:                 b16_reg[0]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.752ns  (logic 33.681ns (61.516%)  route 21.071ns (38.484%))
  Logic Levels:           117  (CARRY4=91 LUT2=12 LUT3=6 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  b16_reg[0]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  b16_reg[0]_replica_9/Q
                         net (fo=2, routed)           0.829     6.440    dut/b16[0]_repN_9_alias
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  dut/result[9]_i_750/O
                         net (fo=1, routed)           0.000     6.564    dut/result[9]_i_750_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.077 r  dut/result_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000     7.077    dut/result_reg[9]_i_720_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  dut/result_reg[9]_i_715/CO[3]
                         net (fo=1, routed)           0.000     7.194    dut/result_reg[9]_i_715_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  dut/result_reg[9]_i_714/CO[3]
                         net (fo=14, routed)          1.055     8.366    dut/result_reg[9]_i_714_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.946 r  dut/result_reg[9]_i_704/CO[3]
                         net (fo=1, routed)           0.000     8.946    dut/result_reg[9]_i_704_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  dut/result_reg[9]_i_699/CO[3]
                         net (fo=1, routed)           0.000     9.060    dut/result_reg[9]_i_699_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  dut/result_reg[9]_i_698/CO[3]
                         net (fo=1, routed)           0.000     9.174    dut/result_reg[9]_i_698_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.445 r  dut/result_reg[9]_i_709/CO[0]
                         net (fo=14, routed)          0.457     9.902    dut/result_reg[9]_i_709_n_3
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  dut/result[9]_i_712/O
                         net (fo=1, routed)           0.000    10.275    dut/result[9]_i_712_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.825 r  dut/result_reg[9]_i_688/CO[3]
                         net (fo=1, routed)           0.000    10.825    dut/result_reg[9]_i_688_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  dut/result_reg[9]_i_683/CO[3]
                         net (fo=1, routed)           0.000    10.939    dut/result_reg[9]_i_683_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  dut/result_reg[9]_i_682/CO[3]
                         net (fo=1, routed)           0.000    11.053    dut/result_reg[9]_i_682_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.324 r  dut/result_reg[9]_i_693/CO[0]
                         net (fo=14, routed)          0.809    12.132    dut/result_reg[9]_i_693_n_3
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.373    12.505 r  dut/result[9]_i_696/O
                         net (fo=1, routed)           0.000    12.505    dut/result[9]_i_696_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.038 r  dut/result_reg[9]_i_672/CO[3]
                         net (fo=1, routed)           0.000    13.038    dut/result_reg[9]_i_672_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.155 r  dut/result_reg[9]_i_667/CO[3]
                         net (fo=1, routed)           0.000    13.155    dut/result_reg[9]_i_667_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  dut/result_reg[9]_i_666/CO[3]
                         net (fo=1, routed)           0.000    13.272    dut/result_reg[9]_i_666_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.526 r  dut/result_reg[9]_i_677/CO[0]
                         net (fo=14, routed)          0.687    14.213    dut/result_reg[9]_i_677_n_3
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.367    14.580 r  dut/result[9]_i_680/O
                         net (fo=1, routed)           0.000    14.580    dut/result[9]_i_680_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.130 r  dut/result_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    15.130    dut/result_reg[9]_i_656_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  dut/result_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000    15.244    dut/result_reg[9]_i_651_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.358 r  dut/result_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    15.358    dut/result_reg[9]_i_650_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.629 r  dut/result_reg[9]_i_661/CO[0]
                         net (fo=14, routed)          0.599    16.228    dut/result_reg[9]_i_661_n_3
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.072 r  dut/result_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    17.072    dut/result_reg[9]_i_640_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.189 r  dut/result_reg[9]_i_635/CO[3]
                         net (fo=1, routed)           0.000    17.189    dut/result_reg[9]_i_635_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.306 r  dut/result_reg[9]_i_634/CO[3]
                         net (fo=1, routed)           0.000    17.306    dut/result_reg[9]_i_634_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.560 r  dut/result_reg[9]_i_645/CO[0]
                         net (fo=14, routed)          0.855    18.415    dut/result_reg[9]_i_645_n_3
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    19.238 r  dut/result_reg[9]_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.238    dut/result_reg[9]_i_624_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.352 r  dut/result_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    19.352    dut/result_reg[9]_i_619_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.466 r  dut/result_reg[9]_i_618/CO[3]
                         net (fo=1, routed)           0.000    19.466    dut/result_reg[9]_i_618_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.737 r  dut/result_reg[9]_i_629/CO[0]
                         net (fo=14, routed)          0.596    20.333    dut/result_reg[9]_i_629_n_3
    SLICE_X3Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    21.162 r  dut/result_reg[9]_i_608/CO[3]
                         net (fo=1, routed)           0.000    21.162    dut/result_reg[9]_i_608_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  dut/result_reg[9]_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.276    dut/result_reg[9]_i_603_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.390 r  dut/result_reg[9]_i_602/CO[3]
                         net (fo=1, routed)           0.000    21.390    dut/result_reg[9]_i_602_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.661 r  dut/result_reg[9]_i_613/CO[0]
                         net (fo=14, routed)          0.608    22.269    dut/result_reg[9]_i_613_n_3
    SLICE_X4Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.098 r  dut/result_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    23.098    dut/result_reg[9]_i_592_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.212 r  dut/result_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    23.212    dut/result_reg[9]_i_587_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.326 r  dut/result_reg[9]_i_586/CO[3]
                         net (fo=1, routed)           0.000    23.326    dut/result_reg[9]_i_586_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.597 r  dut/result_reg[9]_i_597/CO[0]
                         net (fo=14, routed)          0.691    24.288    dut/result_reg[9]_i_597_n_3
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.373    24.661 r  dut/result[9]_i_591/O
                         net (fo=1, routed)           0.000    24.661    dut/result[9]_i_591_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.193 r  dut/result_reg[9]_i_570/CO[3]
                         net (fo=1, routed)           0.009    25.202    dut/result_reg[9]_i_570_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.473 r  dut/result_reg[9]_i_581/CO[0]
                         net (fo=14, routed)          0.583    26.056    dut/result_reg[9]_i_581_n_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.885 r  dut/result_reg[9]_i_559/CO[3]
                         net (fo=1, routed)           0.009    26.894    dut/result_reg[9]_i_559_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.008 r  dut/result_reg[9]_i_554/CO[3]
                         net (fo=1, routed)           0.000    27.008    dut/result_reg[9]_i_554_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.122 r  dut/result_reg[9]_i_553/CO[3]
                         net (fo=1, routed)           0.000    27.122    dut/result_reg[9]_i_553_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.393 r  dut/result_reg[9]_i_564/CO[0]
                         net (fo=15, routed)          0.669    28.062    dut/result_reg[9]_i_564_n_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373    28.435 r  dut/result[9]_i_566/O
                         net (fo=1, routed)           0.000    28.435    dut/result[9]_i_566_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.836 r  dut/result_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    28.836    dut/result_reg[9]_i_542_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.950 r  dut/result_reg[9]_i_537/CO[3]
                         net (fo=1, routed)           0.000    28.950    dut/result_reg[9]_i_537_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.064 r  dut/result_reg[9]_i_536/CO[3]
                         net (fo=1, routed)           0.000    29.064    dut/result_reg[9]_i_536_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.335 r  dut/result_reg[9]_i_547/CO[0]
                         net (fo=15, routed)          0.665    30.000    dut/result_reg[9]_i_547_n_3
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.373    30.373 r  dut/result[9]_i_551/O
                         net (fo=1, routed)           0.000    30.373    dut/result[9]_i_551_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.923 r  dut/result_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    30.923    dut/result_reg[9]_i_525_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  dut/result_reg[9]_i_520/CO[3]
                         net (fo=1, routed)           0.000    31.037    dut/result_reg[9]_i_520_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  dut/result_reg[9]_i_519/CO[3]
                         net (fo=1, routed)           0.000    31.151    dut/result_reg[9]_i_519_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.422 r  dut/result_reg[9]_i_530/CO[0]
                         net (fo=15, routed)          0.755    32.177    dut/result_reg[9]_i_530_n_3
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.373    32.550 r  dut/result[9]_i_534/O
                         net (fo=1, routed)           0.000    32.550    dut/result[9]_i_534_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.100 r  dut/result_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    33.100    dut/result_reg[9]_i_492_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.214 r  dut/result_reg[9]_i_487/CO[3]
                         net (fo=1, routed)           0.000    33.214    dut/result_reg[9]_i_487_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.328 r  dut/result_reg[9]_i_486/CO[3]
                         net (fo=1, routed)           0.000    33.328    dut/result_reg[9]_i_486_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.599 r  dut/result_reg[9]_i_497/CO[0]
                         net (fo=15, routed)          0.705    34.304    dut/result_reg[9]_i_497_n_3
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.373    34.677 r  dut/result[9]_i_501/O
                         net (fo=1, routed)           0.000    34.677    dut/result[9]_i_501_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.227 r  dut/result_reg[9]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.227    dut/result_reg[9]_i_456_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  dut/result_reg[9]_i_451/CO[3]
                         net (fo=1, routed)           0.000    35.341    dut/result_reg[9]_i_451_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  dut/result_reg[9]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.455    dut/result_reg[9]_i_450_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.726 r  dut/result_reg[9]_i_461/CO[0]
                         net (fo=15, routed)          0.479    36.206    dut/result_reg[9]_i_461_n_3
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.373    36.579 r  dut/result[9]_i_465/O
                         net (fo=1, routed)           0.000    36.579    dut/result[9]_i_465_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  dut/result_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    37.129    dut/result_reg[9]_i_423_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  dut/result_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    37.243    dut/result_reg[9]_i_418_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  dut/result_reg[9]_i_417/CO[3]
                         net (fo=1, routed)           0.000    37.357    dut/result_reg[9]_i_417_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.628 r  dut/result_reg[9]_i_428/CO[0]
                         net (fo=15, routed)          0.665    38.292    dut/result_reg[9]_i_428_n_3
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.373    38.665 r  dut/result[9]_i_432/O
                         net (fo=1, routed)           0.000    38.665    dut/result[9]_i_432_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.215 r  dut/result_reg[9]_i_390/CO[3]
                         net (fo=1, routed)           0.000    39.215    dut/result_reg[9]_i_390_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  dut/result_reg[9]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.329    dut/result_reg[9]_i_385_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  dut/result_reg[9]_i_384/CO[3]
                         net (fo=1, routed)           0.000    39.443    dut/result_reg[9]_i_384_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.714 r  dut/result_reg[9]_i_395/CO[0]
                         net (fo=15, routed)          0.692    40.406    dut/result_reg[9]_i_395_n_3
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.373    40.779 r  dut/result[9]_i_399/O
                         net (fo=1, routed)           0.000    40.779    dut/result[9]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.329 r  dut/result_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    41.329    dut/result_reg[9]_i_352_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.443 r  dut/result_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    41.443    dut/result_reg[9]_i_347_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.557 r  dut/result_reg[9]_i_346/CO[3]
                         net (fo=1, routed)           0.000    41.557    dut/result_reg[9]_i_346_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.828 r  dut/result_reg[9]_i_357/CO[0]
                         net (fo=15, routed)          0.665    42.493    dut/result_reg[9]_i_357_n_3
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.373    42.866 r  dut/result[9]_i_361/O
                         net (fo=1, routed)           0.000    42.866    dut/result[9]_i_361_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.416 r  dut/result_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    43.416    dut/result_reg[9]_i_314_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.530 r  dut/result_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.530    dut/result_reg[9]_i_309_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.644 r  dut/result_reg[9]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.644    dut/result_reg[9]_i_308_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.915 r  dut/result_reg[9]_i_319/CO[0]
                         net (fo=15, routed)          0.661    44.576    dut/result_reg[9]_i_319_n_3
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.373    44.949 r  dut/result[9]_i_323/O
                         net (fo=1, routed)           0.000    44.949    dut/result[9]_i_323_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.499 r  dut/result_reg[9]_i_276/CO[3]
                         net (fo=1, routed)           0.001    45.500    dut/result_reg[9]_i_276_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.614 r  dut/result_reg[9]_i_271/CO[3]
                         net (fo=1, routed)           0.000    45.614    dut/result_reg[9]_i_271_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.728 r  dut/result_reg[9]_i_270/CO[3]
                         net (fo=1, routed)           0.000    45.728    dut/result_reg[9]_i_270_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.999 r  dut/result_reg[9]_i_281/CO[0]
                         net (fo=15, routed)          0.665    46.663    dut/result_reg[9]_i_281_n_3
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.373    47.036 r  dut/result[9]_i_285/O
                         net (fo=1, routed)           0.000    47.036    dut/result[9]_i_285_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.586 r  dut/result_reg[9]_i_241/CO[3]
                         net (fo=1, routed)           0.000    47.586    dut/result_reg[9]_i_241_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.700 r  dut/result_reg[9]_i_236/CO[3]
                         net (fo=1, routed)           0.000    47.700    dut/result_reg[9]_i_236_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.814 r  dut/result_reg[9]_i_235/CO[3]
                         net (fo=1, routed)           0.000    47.814    dut/result_reg[9]_i_235_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.085 r  dut/result_reg[9]_i_246/CO[0]
                         net (fo=15, routed)          0.793    48.878    dut/result_reg[9]_i_246_n_3
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.373    49.251 r  dut/result[9]_i_250/O
                         net (fo=1, routed)           0.000    49.251    dut/result[9]_i_250_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.801 r  dut/result_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.801    dut/result_reg[9]_i_169_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.915 r  dut/result_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    49.915    dut/result_reg[9]_i_164_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.029 r  dut/result_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.029    dut/result_reg[9]_i_163_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.300 r  dut/result_reg[9]_i_174/CO[0]
                         net (fo=15, routed)          0.705    51.005    dut/result_reg[9]_i_174_n_3
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.373    51.378 r  dut/result[9]_i_234/O
                         net (fo=1, routed)           0.000    51.378    dut/result[9]_i_234_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.928 r  dut/result_reg[9]_i_158/CO[3]
                         net (fo=1, routed)           0.000    51.928    dut/result_reg[9]_i_158_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.042 r  dut/result_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000    52.042    dut/result_reg[9]_i_95_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.156 r  dut/result_reg[9]_i_94/CO[3]
                         net (fo=1, routed)           0.000    52.156    dut/result_reg[9]_i_94_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.427 r  dut/result_reg[9]_i_100/CO[0]
                         net (fo=15, routed)          0.727    53.154    dut/result_reg[9]_i_100_n_3
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.373    53.527 r  dut/result[9]_i_162/O
                         net (fo=1, routed)           0.000    53.527    dut/result[9]_i_162_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.059 r  dut/result_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    54.059    dut/result_reg[9]_i_93_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.298 r  dut/result_reg[9]_i_52/O[2]
                         net (fo=3, routed)           0.686    54.985    dut/result_reg[9]_i_52_n_5
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.302    55.287 r  dut/result[9]_i_253/O
                         net (fo=1, routed)           0.850    56.137    dut/result[9]_i_253_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.261 r  dut/result[9]_i_181/O
                         net (fo=1, routed)           0.512    56.773    dut/result[9]_i_181_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.897 r  dut/result[9]_i_107/O
                         net (fo=1, routed)           0.149    57.046    dut/result[9]_i_107_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124    57.170 r  dut/result[9]_i_55_comp/O
                         net (fo=3, routed)           0.843    58.014    dut/result[9]_i_55_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.124    58.138 r  dut/result[13]_i_20_comp/O
                         net (fo=4, routed)           0.335    58.473    dut/result[13]_i_20_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I3_O)        0.124    58.597 f  dut/result[14]_i_8_comp_1/O
                         net (fo=18, routed)          0.566    59.162    dut/result[14]_i_8_n_0
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.124    59.286 r  dut/result[2]_i_14/O
                         net (fo=3, routed)           0.497    59.783    dut/u_add16/result[2]_i_14_n_0_alias
    SLICE_X2Y62          LUT6 (Prop_lut6_I5_O)        0.124    59.907 r  dut/u_add16/result[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    59.907    dut/u_add16_n_12
    SLICE_X2Y62          FDCE                                         r  dut/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.505    14.846    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  dut/result_reg[2]/C
                         clock pessimism              0.180    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X2Y62          FDCE (Setup_fdce_C_D)        0.079    15.069    dut/result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -59.907    
  -------------------------------------------------------------------
                         slack                                -44.838    

Slack (VIOLATED) :        -44.810ns  (required time - arrival time)
  Source:                 b16_reg[0]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.723ns  (logic 33.681ns (61.548%)  route 21.042ns (38.452%))
  Logic Levels:           117  (CARRY4=91 LUT2=12 LUT3=6 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.634     5.155    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  b16_reg[0]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  b16_reg[0]_replica_9/Q
                         net (fo=2, routed)           0.829     6.440    dut/b16[0]_repN_9_alias
    SLICE_X6Y7           LUT6 (Prop_lut6_I0_O)        0.124     6.564 r  dut/result[9]_i_750/O
                         net (fo=1, routed)           0.000     6.564    dut/result[9]_i_750_n_0
    SLICE_X6Y7           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.077 r  dut/result_reg[9]_i_720/CO[3]
                         net (fo=1, routed)           0.000     7.077    dut/result_reg[9]_i_720_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.194 r  dut/result_reg[9]_i_715/CO[3]
                         net (fo=1, routed)           0.000     7.194    dut/result_reg[9]_i_715_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.311 r  dut/result_reg[9]_i_714/CO[3]
                         net (fo=14, routed)          1.055     8.366    dut/result_reg[9]_i_714_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.946 r  dut/result_reg[9]_i_704/CO[3]
                         net (fo=1, routed)           0.000     8.946    dut/result_reg[9]_i_704_n_0
    SLICE_X7Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  dut/result_reg[9]_i_699/CO[3]
                         net (fo=1, routed)           0.000     9.060    dut/result_reg[9]_i_699_n_0
    SLICE_X7Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.174 r  dut/result_reg[9]_i_698/CO[3]
                         net (fo=1, routed)           0.000     9.174    dut/result_reg[9]_i_698_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.445 r  dut/result_reg[9]_i_709/CO[0]
                         net (fo=14, routed)          0.457     9.902    dut/result_reg[9]_i_709_n_3
    SLICE_X7Y11          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  dut/result[9]_i_712/O
                         net (fo=1, routed)           0.000    10.275    dut/result[9]_i_712_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.825 r  dut/result_reg[9]_i_688/CO[3]
                         net (fo=1, routed)           0.000    10.825    dut/result_reg[9]_i_688_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.939 r  dut/result_reg[9]_i_683/CO[3]
                         net (fo=1, routed)           0.000    10.939    dut/result_reg[9]_i_683_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.053 r  dut/result_reg[9]_i_682/CO[3]
                         net (fo=1, routed)           0.000    11.053    dut/result_reg[9]_i_682_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.324 r  dut/result_reg[9]_i_693/CO[0]
                         net (fo=14, routed)          0.809    12.132    dut/result_reg[9]_i_693_n_3
    SLICE_X6Y11          LUT3 (Prop_lut3_I0_O)        0.373    12.505 r  dut/result[9]_i_696/O
                         net (fo=1, routed)           0.000    12.505    dut/result[9]_i_696_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.038 r  dut/result_reg[9]_i_672/CO[3]
                         net (fo=1, routed)           0.000    13.038    dut/result_reg[9]_i_672_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.155 r  dut/result_reg[9]_i_667/CO[3]
                         net (fo=1, routed)           0.000    13.155    dut/result_reg[9]_i_667_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.272 r  dut/result_reg[9]_i_666/CO[3]
                         net (fo=1, routed)           0.000    13.272    dut/result_reg[9]_i_666_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.526 r  dut/result_reg[9]_i_677/CO[0]
                         net (fo=14, routed)          0.687    14.213    dut/result_reg[9]_i_677_n_3
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.367    14.580 r  dut/result[9]_i_680/O
                         net (fo=1, routed)           0.000    14.580    dut/result[9]_i_680_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.130 r  dut/result_reg[9]_i_656/CO[3]
                         net (fo=1, routed)           0.000    15.130    dut/result_reg[9]_i_656_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  dut/result_reg[9]_i_651/CO[3]
                         net (fo=1, routed)           0.000    15.244    dut/result_reg[9]_i_651_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.358 r  dut/result_reg[9]_i_650/CO[3]
                         net (fo=1, routed)           0.000    15.358    dut/result_reg[9]_i_650_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.629 r  dut/result_reg[9]_i_661/CO[0]
                         net (fo=14, routed)          0.599    16.228    dut/result_reg[9]_i_661_n_3
    SLICE_X6Y15          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    17.072 r  dut/result_reg[9]_i_640/CO[3]
                         net (fo=1, routed)           0.000    17.072    dut/result_reg[9]_i_640_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.189 r  dut/result_reg[9]_i_635/CO[3]
                         net (fo=1, routed)           0.000    17.189    dut/result_reg[9]_i_635_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.306 r  dut/result_reg[9]_i_634/CO[3]
                         net (fo=1, routed)           0.000    17.306    dut/result_reg[9]_i_634_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.560 r  dut/result_reg[9]_i_645/CO[0]
                         net (fo=14, routed)          0.855    18.415    dut/result_reg[9]_i_645_n_3
    SLICE_X4Y14          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    19.238 r  dut/result_reg[9]_i_624/CO[3]
                         net (fo=1, routed)           0.000    19.238    dut/result_reg[9]_i_624_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.352 r  dut/result_reg[9]_i_619/CO[3]
                         net (fo=1, routed)           0.000    19.352    dut/result_reg[9]_i_619_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.466 r  dut/result_reg[9]_i_618/CO[3]
                         net (fo=1, routed)           0.000    19.466    dut/result_reg[9]_i_618_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.737 r  dut/result_reg[9]_i_629/CO[0]
                         net (fo=14, routed)          0.596    20.333    dut/result_reg[9]_i_629_n_3
    SLICE_X3Y16          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    21.162 r  dut/result_reg[9]_i_608/CO[3]
                         net (fo=1, routed)           0.000    21.162    dut/result_reg[9]_i_608_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.276 r  dut/result_reg[9]_i_603/CO[3]
                         net (fo=1, routed)           0.000    21.276    dut/result_reg[9]_i_603_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.390 r  dut/result_reg[9]_i_602/CO[3]
                         net (fo=1, routed)           0.000    21.390    dut/result_reg[9]_i_602_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.661 r  dut/result_reg[9]_i_613/CO[0]
                         net (fo=14, routed)          0.608    22.269    dut/result_reg[9]_i_613_n_3
    SLICE_X4Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    23.098 r  dut/result_reg[9]_i_592/CO[3]
                         net (fo=1, routed)           0.000    23.098    dut/result_reg[9]_i_592_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.212 r  dut/result_reg[9]_i_587/CO[3]
                         net (fo=1, routed)           0.000    23.212    dut/result_reg[9]_i_587_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.326 r  dut/result_reg[9]_i_586/CO[3]
                         net (fo=1, routed)           0.000    23.326    dut/result_reg[9]_i_586_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.597 r  dut/result_reg[9]_i_597/CO[0]
                         net (fo=14, routed)          0.691    24.288    dut/result_reg[9]_i_597_n_3
    SLICE_X4Y24          LUT3 (Prop_lut3_I0_O)        0.373    24.661 r  dut/result[9]_i_591/O
                         net (fo=1, routed)           0.000    24.661    dut/result[9]_i_591_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.193 r  dut/result_reg[9]_i_570/CO[3]
                         net (fo=1, routed)           0.009    25.202    dut/result_reg[9]_i_570_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.473 r  dut/result_reg[9]_i_581/CO[0]
                         net (fo=14, routed)          0.583    26.056    dut/result_reg[9]_i_581_n_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    26.885 r  dut/result_reg[9]_i_559/CO[3]
                         net (fo=1, routed)           0.009    26.894    dut/result_reg[9]_i_559_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.008 r  dut/result_reg[9]_i_554/CO[3]
                         net (fo=1, routed)           0.000    27.008    dut/result_reg[9]_i_554_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.122 r  dut/result_reg[9]_i_553/CO[3]
                         net (fo=1, routed)           0.000    27.122    dut/result_reg[9]_i_553_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.393 r  dut/result_reg[9]_i_564/CO[0]
                         net (fo=15, routed)          0.669    28.062    dut/result_reg[9]_i_564_n_3
    SLICE_X4Y27          LUT3 (Prop_lut3_I0_O)        0.373    28.435 r  dut/result[9]_i_566/O
                         net (fo=1, routed)           0.000    28.435    dut/result[9]_i_566_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.836 r  dut/result_reg[9]_i_542/CO[3]
                         net (fo=1, routed)           0.000    28.836    dut/result_reg[9]_i_542_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.950 r  dut/result_reg[9]_i_537/CO[3]
                         net (fo=1, routed)           0.000    28.950    dut/result_reg[9]_i_537_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.064 r  dut/result_reg[9]_i_536/CO[3]
                         net (fo=1, routed)           0.000    29.064    dut/result_reg[9]_i_536_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    29.335 r  dut/result_reg[9]_i_547/CO[0]
                         net (fo=15, routed)          0.665    30.000    dut/result_reg[9]_i_547_n_3
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.373    30.373 r  dut/result[9]_i_551/O
                         net (fo=1, routed)           0.000    30.373    dut/result[9]_i_551_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.923 r  dut/result_reg[9]_i_525/CO[3]
                         net (fo=1, routed)           0.000    30.923    dut/result_reg[9]_i_525_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.037 r  dut/result_reg[9]_i_520/CO[3]
                         net (fo=1, routed)           0.000    31.037    dut/result_reg[9]_i_520_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.151 r  dut/result_reg[9]_i_519/CO[3]
                         net (fo=1, routed)           0.000    31.151    dut/result_reg[9]_i_519_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.422 r  dut/result_reg[9]_i_530/CO[0]
                         net (fo=15, routed)          0.755    32.177    dut/result_reg[9]_i_530_n_3
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.373    32.550 r  dut/result[9]_i_534/O
                         net (fo=1, routed)           0.000    32.550    dut/result[9]_i_534_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.100 r  dut/result_reg[9]_i_492/CO[3]
                         net (fo=1, routed)           0.000    33.100    dut/result_reg[9]_i_492_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.214 r  dut/result_reg[9]_i_487/CO[3]
                         net (fo=1, routed)           0.000    33.214    dut/result_reg[9]_i_487_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.328 r  dut/result_reg[9]_i_486/CO[3]
                         net (fo=1, routed)           0.000    33.328    dut/result_reg[9]_i_486_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    33.599 r  dut/result_reg[9]_i_497/CO[0]
                         net (fo=15, routed)          0.705    34.304    dut/result_reg[9]_i_497_n_3
    SLICE_X5Y35          LUT2 (Prop_lut2_I1_O)        0.373    34.677 r  dut/result[9]_i_501/O
                         net (fo=1, routed)           0.000    34.677    dut/result[9]_i_501_n_0
    SLICE_X5Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.227 r  dut/result_reg[9]_i_456/CO[3]
                         net (fo=1, routed)           0.000    35.227    dut/result_reg[9]_i_456_n_0
    SLICE_X5Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.341 r  dut/result_reg[9]_i_451/CO[3]
                         net (fo=1, routed)           0.000    35.341    dut/result_reg[9]_i_451_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.455 r  dut/result_reg[9]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.455    dut/result_reg[9]_i_450_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.726 r  dut/result_reg[9]_i_461/CO[0]
                         net (fo=15, routed)          0.479    36.206    dut/result_reg[9]_i_461_n_3
    SLICE_X4Y38          LUT2 (Prop_lut2_I1_O)        0.373    36.579 r  dut/result[9]_i_465/O
                         net (fo=1, routed)           0.000    36.579    dut/result[9]_i_465_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.129 r  dut/result_reg[9]_i_423/CO[3]
                         net (fo=1, routed)           0.000    37.129    dut/result_reg[9]_i_423_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.243 r  dut/result_reg[9]_i_418/CO[3]
                         net (fo=1, routed)           0.000    37.243    dut/result_reg[9]_i_418_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.357 r  dut/result_reg[9]_i_417/CO[3]
                         net (fo=1, routed)           0.000    37.357    dut/result_reg[9]_i_417_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.628 r  dut/result_reg[9]_i_428/CO[0]
                         net (fo=15, routed)          0.665    38.292    dut/result_reg[9]_i_428_n_3
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.373    38.665 r  dut/result[9]_i_432/O
                         net (fo=1, routed)           0.000    38.665    dut/result[9]_i_432_n_0
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.215 r  dut/result_reg[9]_i_390/CO[3]
                         net (fo=1, routed)           0.000    39.215    dut/result_reg[9]_i_390_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  dut/result_reg[9]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.329    dut/result_reg[9]_i_385_n_0
    SLICE_X3Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  dut/result_reg[9]_i_384/CO[3]
                         net (fo=1, routed)           0.000    39.443    dut/result_reg[9]_i_384_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.714 r  dut/result_reg[9]_i_395/CO[0]
                         net (fo=15, routed)          0.692    40.406    dut/result_reg[9]_i_395_n_3
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.373    40.779 r  dut/result[9]_i_399/O
                         net (fo=1, routed)           0.000    40.779    dut/result[9]_i_399_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.329 r  dut/result_reg[9]_i_352/CO[3]
                         net (fo=1, routed)           0.000    41.329    dut/result_reg[9]_i_352_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.443 r  dut/result_reg[9]_i_347/CO[3]
                         net (fo=1, routed)           0.000    41.443    dut/result_reg[9]_i_347_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.557 r  dut/result_reg[9]_i_346/CO[3]
                         net (fo=1, routed)           0.000    41.557    dut/result_reg[9]_i_346_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.828 r  dut/result_reg[9]_i_357/CO[0]
                         net (fo=15, routed)          0.665    42.493    dut/result_reg[9]_i_357_n_3
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.373    42.866 r  dut/result[9]_i_361/O
                         net (fo=1, routed)           0.000    42.866    dut/result[9]_i_361_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.416 r  dut/result_reg[9]_i_314/CO[3]
                         net (fo=1, routed)           0.000    43.416    dut/result_reg[9]_i_314_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.530 r  dut/result_reg[9]_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.530    dut/result_reg[9]_i_309_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.644 r  dut/result_reg[9]_i_308/CO[3]
                         net (fo=1, routed)           0.000    43.644    dut/result_reg[9]_i_308_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.915 r  dut/result_reg[9]_i_319/CO[0]
                         net (fo=15, routed)          0.661    44.576    dut/result_reg[9]_i_319_n_3
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.373    44.949 r  dut/result[9]_i_323/O
                         net (fo=1, routed)           0.000    44.949    dut/result[9]_i_323_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.499 r  dut/result_reg[9]_i_276/CO[3]
                         net (fo=1, routed)           0.001    45.500    dut/result_reg[9]_i_276_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.614 r  dut/result_reg[9]_i_271/CO[3]
                         net (fo=1, routed)           0.000    45.614    dut/result_reg[9]_i_271_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.728 r  dut/result_reg[9]_i_270/CO[3]
                         net (fo=1, routed)           0.000    45.728    dut/result_reg[9]_i_270_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.999 r  dut/result_reg[9]_i_281/CO[0]
                         net (fo=15, routed)          0.665    46.663    dut/result_reg[9]_i_281_n_3
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.373    47.036 r  dut/result[9]_i_285/O
                         net (fo=1, routed)           0.000    47.036    dut/result[9]_i_285_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.586 r  dut/result_reg[9]_i_241/CO[3]
                         net (fo=1, routed)           0.000    47.586    dut/result_reg[9]_i_241_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.700 r  dut/result_reg[9]_i_236/CO[3]
                         net (fo=1, routed)           0.000    47.700    dut/result_reg[9]_i_236_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.814 r  dut/result_reg[9]_i_235/CO[3]
                         net (fo=1, routed)           0.000    47.814    dut/result_reg[9]_i_235_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.085 r  dut/result_reg[9]_i_246/CO[0]
                         net (fo=15, routed)          0.793    48.878    dut/result_reg[9]_i_246_n_3
    SLICE_X4Y53          LUT2 (Prop_lut2_I1_O)        0.373    49.251 r  dut/result[9]_i_250/O
                         net (fo=1, routed)           0.000    49.251    dut/result[9]_i_250_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.801 r  dut/result_reg[9]_i_169/CO[3]
                         net (fo=1, routed)           0.000    49.801    dut/result_reg[9]_i_169_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.915 r  dut/result_reg[9]_i_164/CO[3]
                         net (fo=1, routed)           0.000    49.915    dut/result_reg[9]_i_164_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.029 r  dut/result_reg[9]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.029    dut/result_reg[9]_i_163_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.300 r  dut/result_reg[9]_i_174/CO[0]
                         net (fo=15, routed)          0.705    51.005    dut/result_reg[9]_i_174_n_3
    SLICE_X5Y56          LUT2 (Prop_lut2_I1_O)        0.373    51.378 r  dut/result[9]_i_234/O
                         net (fo=1, routed)           0.000    51.378    dut/result[9]_i_234_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.928 r  dut/result_reg[9]_i_158/CO[3]
                         net (fo=1, routed)           0.000    51.928    dut/result_reg[9]_i_158_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.042 r  dut/result_reg[9]_i_95/CO[3]
                         net (fo=1, routed)           0.000    52.042    dut/result_reg[9]_i_95_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.156 r  dut/result_reg[9]_i_94/CO[3]
                         net (fo=1, routed)           0.000    52.156    dut/result_reg[9]_i_94_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.427 r  dut/result_reg[9]_i_100/CO[0]
                         net (fo=15, routed)          0.727    53.154    dut/result_reg[9]_i_100_n_3
    SLICE_X4Y60          LUT3 (Prop_lut3_I0_O)        0.373    53.527 r  dut/result[9]_i_162/O
                         net (fo=1, routed)           0.000    53.527    dut/result[9]_i_162_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    54.059 r  dut/result_reg[9]_i_93/CO[3]
                         net (fo=1, routed)           0.000    54.059    dut/result_reg[9]_i_93_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    54.298 r  dut/result_reg[9]_i_52/O[2]
                         net (fo=3, routed)           0.686    54.985    dut/result_reg[9]_i_52_n_5
    SLICE_X6Y60          LUT4 (Prop_lut4_I0_O)        0.302    55.287 r  dut/result[9]_i_253/O
                         net (fo=1, routed)           0.850    56.137    dut/result[9]_i_253_n_0
    SLICE_X3Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.261 r  dut/result[9]_i_181/O
                         net (fo=1, routed)           0.512    56.773    dut/result[9]_i_181_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    56.897 r  dut/result[9]_i_107/O
                         net (fo=1, routed)           0.149    57.046    dut/result[9]_i_107_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.124    57.170 r  dut/result[9]_i_55_comp/O
                         net (fo=3, routed)           0.843    58.014    dut/result[9]_i_55_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.124    58.138 r  dut/result[13]_i_20_comp/O
                         net (fo=4, routed)           0.335    58.473    dut/result[13]_i_20_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I3_O)        0.124    58.597 f  dut/result[14]_i_8_comp_1/O
                         net (fo=18, routed)          0.566    59.162    dut/result[14]_i_8_n_0
    SLICE_X3Y63          LUT2 (Prop_lut2_I0_O)        0.124    59.286 r  dut/result[2]_i_14/O
                         net (fo=3, routed)           0.469    59.755    dut/u_add16/result[2]_i_14_n_0_alias
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.124    59.879 r  dut/u_add16/result[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    59.879    dut/u_add16_n_14
    SLICE_X2Y61          FDCE                                         r  dut/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.506    14.847    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  dut/result_reg[0]/C
                         clock pessimism              0.180    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X2Y61          FDCE (Setup_fdce_C_D)        0.077    15.068    dut/result_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -59.879    
  -------------------------------------------------------------------
                         slack                                -44.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dut/result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.472    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  dut/result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dut/result_reg[5]/Q
                         net (fo=1, routed)           0.119     1.733    y_w[5]
    SLICE_X0Y62          FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  led_reg[5]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.070     1.558    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 view_flags_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  view_flags_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  view_flags_reg/Q
                         net (fo=17, routed)          0.120     1.733    dut/view_flags
    SLICE_X0Y64          LUT3 (Prop_lut3_I2_O)        0.045     1.778 r  dut/led[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    dut_n_0
    SLICE_X0Y64          FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  led_reg[4]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.091     1.576    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dut/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.742%)  route 0.174ns (55.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.587     1.470    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  dut/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  dut/result_reg[7]/Q
                         net (fo=1, routed)           0.174     1.785    y_w[7]
    SLICE_X3Y62          FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  led_reg[7]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.066     1.575    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 btn_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.636%)  route 0.175ns (55.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  btn_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  btn_d1_reg[2]/Q
                         net (fo=2, routed)           0.175     1.788    p_1_in0_in
    SLICE_X7Y15          FDRE                                         r  btn_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  btn_d2_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.070     1.556    btn_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dut/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.890%)  route 0.173ns (55.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.472    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  dut/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dut/result_reg[6]/Q
                         net (fo=1, routed)           0.173     1.786    y_w[6]
    SLICE_X0Y62          FDRE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  led_reg[6]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.066     1.554    led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dut/flags_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.592     1.475    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  dut/flags_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  dut/flags_reg[2]/Q
                         net (fo=1, routed)           0.157     1.773    dut/flags_w[2]
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.045     1.818 r  dut/led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    dut_n_2
    SLICE_X0Y60          FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.091     1.581    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dut/result_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.614%)  route 0.182ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.472    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  dut/result_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  dut/result_reg[8]/Q
                         net (fo=1, routed)           0.182     1.796    y_w[8]
    SLICE_X0Y65          FDRE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.857     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  led_reg[8]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.070     1.555    led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 btn_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  btn_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  btn_d1_reg[0]/Q
                         net (fo=2, routed)           0.131     1.731    btn_d1_reg_n_0_[0]
    SLICE_X1Y64          FDRE                                         r  btn_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  btn_d2_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.012     1.484    btn_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dut/result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.552%)  route 0.225ns (61.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.587     1.470    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  dut/result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  dut/result_reg[12]/Q
                         net (fo=1, routed)           0.225     1.836    y_w[12]
    SLICE_X3Y65          FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.857     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  led_reg[12]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.070     1.577    led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dut/result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.646%)  route 0.188ns (53.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y62          FDCE                                         r  dut/result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  dut/result_reg[14]/Q
                         net (fo=1, routed)           0.188     1.823    y_w[14]
    SLICE_X7Y62          FDRE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  led_reg[14]/C
                         clock pessimism             -0.501     1.484    
    SLICE_X7Y62          FDRE (Hold_fdre_C_D)         0.070     1.554    led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y24    a16_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     a16_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y7     a16_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y7     a16_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y7     a16_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y7     a16_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y47    a16_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y22    a16_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    a16_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    a16_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    a16_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     a16_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     a16_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     a16_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     a16_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     a16_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     a16_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     a16_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     a16_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    a16_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    a16_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     a16_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     a16_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     a16_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y7     a16_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     a16_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     a16_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     a16_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     a16_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.456ns (20.788%)  route 1.738ns (79.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  rst_reg/Q
                         net (fo=21, routed)          1.738     7.337    dut/AR[0]
    SLICE_X4Y65          FDCE                                         f  dut/result_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.501    14.842    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y65          FDCE                                         r  dut/result_reg[10]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y65          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    dut/result_reg[10]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.456ns (21.014%)  route 1.714ns (78.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  rst_reg/Q
                         net (fo=21, routed)          1.714     7.314    dut/AR[0]
    SLICE_X2Y65          FDCE                                         f  dut/result_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503    14.844    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  dut/result_reg[13]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X2Y65          FDCE (Recov_fdce_C_CLR)     -0.319    14.748    dut/result_reg[13]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.456ns (21.458%)  route 1.669ns (78.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  rst_reg/Q
                         net (fo=21, routed)          1.669     7.269    dut/AR[0]
    SLICE_X2Y64          FDCE                                         f  dut/result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  dut/result_reg[4]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X2Y64          FDCE (Recov_fdce_C_CLR)     -0.319    14.749    dut/result_reg[4]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.456ns (23.127%)  route 1.516ns (76.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  rst_reg/Q
                         net (fo=21, routed)          1.516     7.116    dut/AR[0]
    SLICE_X4Y64          FDCE                                         f  dut/result_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  dut/result_reg[12]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    dut/result_reg[12]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.178%)  route 1.511ns (76.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  rst_reg/Q
                         net (fo=21, routed)          1.511     7.111    dut/AR[0]
    SLICE_X5Y64          FDCE                                         f  dut/result_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y64          FDCE                                         r  dut/result_reg[9]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y64          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    dut/result_reg[9]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.111    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.456ns (25.061%)  route 1.364ns (74.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  rst_reg/Q
                         net (fo=21, routed)          1.364     6.963    dut/AR[0]
    SLICE_X7Y61          FDCE                                         f  dut/flags_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.504    14.845    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  dut/flags_reg[0]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y61          FDCE (Recov_fdce_C_CLR)     -0.405    14.676    dut/flags_reg[0]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.456ns (26.195%)  route 1.285ns (73.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  rst_reg/Q
                         net (fo=21, routed)          1.285     6.885    dut/AR[0]
    SLICE_X1Y65          FDCE                                         f  dut/result_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.503    14.844    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  dut/result_reg[8]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X1Y65          FDCE (Recov_fdce_C_CLR)     -0.405    14.662    dut/result_reg[8]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.810ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.456ns (26.639%)  route 1.256ns (73.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  rst_reg/Q
                         net (fo=21, routed)          1.256     6.856    dut/AR[0]
    SLICE_X0Y59          FDCE                                         f  dut/flags_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  dut/flags_reg[2]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.666    dut/flags_reg[2]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  7.810    

Slack (MET) :             7.819ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.456ns (26.650%)  route 1.255ns (73.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  rst_reg/Q
                         net (fo=21, routed)          1.255     6.855    dut/AR[0]
    SLICE_X7Y63          FDCE                                         f  dut/result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  dut/result_reg[7]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    dut/result_reg[7]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  7.819    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.665ns  (logic 0.456ns (27.391%)  route 1.209ns (72.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.623     5.144    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.456     5.600 f  rst_reg/Q
                         net (fo=21, routed)          1.209     6.809    dut/AR[0]
    SLICE_X4Y63          FDCE                                         f  dut/result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.502    14.843    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y63          FDCE                                         r  dut/result_reg[1]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y63          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    dut/result_reg[1]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  7.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.443%)  route 0.373ns (72.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rst_reg/Q
                         net (fo=21, routed)          0.373     1.988    dut/AR[0]
    SLICE_X1Y62          FDCE                                         f  dut/flags_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.987    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDCE                                         r  dut/flags_reg[3]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X1Y62          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    dut/flags_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.650%)  route 0.388ns (73.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rst_reg/Q
                         net (fo=21, routed)          0.388     2.003    dut/AR[0]
    SLICE_X6Y57          FDCE                                         f  dut/result_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.988    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  dut/result_reg[15]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X6Y57          FDCE (Remov_fdce_C_CLR)     -0.067     1.422    dut/result_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.552%)  route 0.433ns (75.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rst_reg/Q
                         net (fo=21, routed)          0.433     2.049    dut/AR[0]
    SLICE_X2Y61          FDCE                                         f  dut/result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.861     1.989    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  dut/result_reg[0]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X2Y61          FDCE (Remov_fdce_C_CLR)     -0.067     1.444    dut/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.374%)  route 0.437ns (75.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rst_reg/Q
                         net (fo=21, routed)          0.437     2.053    dut/AR[0]
    SLICE_X2Y58          FDCE                                         f  dut/flags_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.990    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  dut/flags_reg[1]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X2Y58          FDCE (Remov_fdce_C_CLR)     -0.067     1.445    dut/flags_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.461%)  route 0.460ns (76.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rst_reg/Q
                         net (fo=21, routed)          0.460     2.075    dut/AR[0]
    SLICE_X2Y62          FDCE                                         f  dut/result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.987    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y62          FDCE                                         r  dut/result_reg[2]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X2Y62          FDCE (Remov_fdce_C_CLR)     -0.067     1.442    dut/result_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.316%)  route 0.439ns (75.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rst_reg/Q
                         net (fo=21, routed)          0.439     2.054    dut/AR[0]
    SLICE_X6Y62          FDCE                                         f  dut/result_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.985    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y62          FDCE                                         r  dut/result_reg[14]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X6Y62          FDCE (Remov_fdce_C_CLR)     -0.067     1.419    dut/result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/flags_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.620%)  route 0.456ns (76.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rst_reg/Q
                         net (fo=21, routed)          0.456     2.071    dut/AR[0]
    SLICE_X1Y63          FDCE                                         f  dut/flags_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.986    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  dut/flags_reg[4]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    dut/flags_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.449%)  route 0.460ns (76.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rst_reg/Q
                         net (fo=21, routed)          0.460     2.076    dut/AR[0]
    SLICE_X0Y63          FDCE                                         f  dut/result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.986    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  dut/result_reg[5]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    dut/result_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.141ns (23.449%)  route 0.460ns (76.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rst_reg/Q
                         net (fo=21, routed)          0.460     2.076    dut/AR[0]
    SLICE_X0Y63          FDCE                                         f  dut/result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.986    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y63          FDCE                                         r  dut/result_reg[6]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X0Y63          FDCE (Remov_fdce_C_CLR)     -0.092     1.416    dut/result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/result_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.170%)  route 0.525ns (78.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  rst_reg/Q
                         net (fo=21, routed)          0.525     2.140    dut/AR[0]
    SLICE_X6Y63          FDCE                                         f  dut/result_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.856     1.984    dut/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  dut/result_reg[11]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X6Y63          FDCE (Remov_fdce_C_CLR)     -0.067     1.418    dut/result_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.722    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 3.960ns (47.690%)  route 4.343ns (52.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  led_reg[11]/Q
                         net (fo=1, routed)           4.343     9.942    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.446 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.446    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.039ns (49.050%)  route 4.196ns (50.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y60          FDRE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  led_reg[15]/Q
                         net (fo=1, routed)           4.196     9.856    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.377 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.377    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 3.981ns (49.176%)  route 4.115ns (50.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  led_reg[10]/Q
                         net (fo=1, routed)           4.115     9.713    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.238 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.238    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.812ns  (logic 3.964ns (50.748%)  route 3.847ns (49.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.621     5.142    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  led_reg[9]/Q
                         net (fo=1, routed)           3.847     9.445    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.953 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.953    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.769ns  (logic 3.960ns (50.973%)  route 3.809ns (49.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.596 r  led_reg[8]/Q
                         net (fo=1, routed)           3.809     9.405    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.909 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.909    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.729ns  (logic 3.974ns (51.417%)  route 3.755ns (48.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.596 r  led_reg[12]/Q
                         net (fo=1, routed)           3.755     9.351    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.869 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.869    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 3.970ns (51.462%)  route 3.745ns (48.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  led_reg[5]/Q
                         net (fo=1, routed)           3.745     9.344    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.858 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.858    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 3.962ns (51.462%)  route 3.737ns (48.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  led_reg[6]/Q
                         net (fo=1, routed)           3.737     9.336    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.842 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.842    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.690ns  (logic 3.957ns (51.452%)  route 3.733ns (48.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  led_reg[7]/Q
                         net (fo=1, routed)           3.733     9.332    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.833 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.833    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.620ns  (logic 3.963ns (52.012%)  route 3.657ns (47.988%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.619     5.140    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y65          FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.456     5.596 r  led_reg[13]/Q
                         net (fo=1, routed)           3.657     9.253    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.760 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.760    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.432ns (71.253%)  route 0.578ns (28.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  led_reg[1]/Q
                         net (fo=1, routed)           0.578     2.200    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.284     3.483 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.483    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.343ns (58.417%)  route 0.956ns (41.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  led_reg[2]/Q
                         net (fo=1, routed)           0.956     2.571    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.773 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.773    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.392ns (58.840%)  route 0.974ns (41.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  led_reg[3]/Q
                         net (fo=1, routed)           0.974     2.576    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.264     3.840 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.840    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.351ns (56.450%)  route 1.042ns (43.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  led_reg[4]/Q
                         net (fo=1, routed)           1.042     2.655    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.865 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.865    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.370ns (56.316%)  route 1.063ns (43.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.591     1.474    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  led_reg[0]/Q
                         net (fo=1, routed)           1.063     2.701    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.907 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.907    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.357ns (54.065%)  route 1.153ns (45.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.588     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  led_reg[14]/Q
                         net (fo=1, routed)           1.153     2.766    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.982 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.982    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.343ns (52.596%)  route 1.210ns (47.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_reg[7]/Q
                         net (fo=1, routed)           1.210     2.825    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     4.026 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.026    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.357ns (52.774%)  route 1.214ns (47.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_reg[5]/Q
                         net (fo=1, routed)           1.214     2.828    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.044 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.044    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.577ns  (logic 1.348ns (52.312%)  route 1.229ns (47.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.590     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_reg[6]/Q
                         net (fo=1, routed)           1.229     2.843    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.051 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.051    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.346ns (51.934%)  route 1.246ns (48.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  led_reg[8]/Q
                         net (fo=1, routed)           1.246     2.859    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.064 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.064    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            a16_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.747ns  (logic 1.455ns (25.319%)  route 4.292ns (74.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=2, routed)           4.292     5.747    sw_IBUF[14]
    SLICE_X7Y7           FDRE                                         r  a16_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     4.857    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  a16_reg[14]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            b16_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.708ns  (logic 1.469ns (25.730%)  route 4.239ns (74.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=2, routed)           4.239     5.708    sw_IBUF[12]
    SLICE_X5Y8           FDRE                                         r  b16_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     4.857    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  b16_reg[12]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            a16_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.610ns  (logic 1.453ns (25.899%)  route 4.157ns (74.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=2, routed)           4.157     5.610    sw_IBUF[13]
    SLICE_X7Y7           FDRE                                         r  a16_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     4.857    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  a16_reg[13]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            a16_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.570ns  (logic 1.464ns (26.279%)  route 4.106ns (73.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=2, routed)           4.106     5.570    sw_IBUF[11]
    SLICE_X5Y7           FDRE                                         r  a16_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     4.857    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  a16_reg[11]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            b16_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.551ns  (logic 1.452ns (26.161%)  route 4.099ns (73.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           4.099     5.551    sw_IBUF[9]
    SLICE_X5Y9           FDRE                                         r  b16_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.515     4.856    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  b16_reg[9]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            a16_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.527ns  (logic 1.458ns (26.375%)  route 4.070ns (73.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=2, routed)           4.070     5.527    sw_IBUF[10]
    SLICE_X5Y7           FDRE                                         r  a16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     4.857    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  a16_reg[10]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            b16_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 1.454ns (26.853%)  route 3.962ns (73.147%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.962     5.416    sw_IBUF[8]
    SLICE_X7Y10          FDRE                                         r  b16_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.515     4.856    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  b16_reg[8]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            b16_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.372ns  (logic 1.455ns (27.090%)  route 3.916ns (72.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=2, routed)           3.916     5.372    sw_IBUF[14]
    SLICE_X6Y9           FDRE                                         r  b16_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.515     4.856    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y9           FDRE                                         r  b16_reg[14]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            a16_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.367ns  (logic 1.452ns (27.060%)  route 3.914ns (72.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=2, routed)           3.914     5.367    sw_IBUF[9]
    SLICE_X5Y7           FDRE                                         r  a16_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.516     4.857    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  a16_reg[9]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            a16_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.360ns  (logic 1.454ns (27.138%)  route 3.905ns (72.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=2, routed)           3.905     5.360    sw_IBUF[8]
    SLICE_X7Y11          FDRE                                         r  a16_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.514     4.855    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  a16_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            b16_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.217ns (36.913%)  route 0.370ns (63.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.370     0.587    sw_IBUF[3]
    SLICE_X4Y7           FDRE                                         r  b16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  b16_reg[3]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            b16_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.227ns (37.669%)  route 0.376ns (62.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=2, routed)           0.376     0.602    sw_IBUF[7]
    SLICE_X3Y8           FDRE                                         r  b16_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.865     1.992    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  b16_reg[7]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            a16_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.217ns (33.413%)  route 0.432ns (66.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=2, routed)           0.432     0.648    sw_IBUF[3]
    SLICE_X2Y16          FDRE                                         r  a16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.859     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  a16_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            b16_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.229ns (34.683%)  route 0.432ns (65.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.432     0.661    sw_IBUF[1]
    SLICE_X5Y6           FDRE                                         r  b16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.864     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y6           FDRE                                         r  b16_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            b16_reg[0]_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.221ns (31.825%)  route 0.473ns (68.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          0.473     0.694    sw_IBUF[0]
    SLICE_X3Y12          FDRE                                         r  b16_reg[0]_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.862     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  b16_reg[0]_replica_7/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            a16_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.229ns (32.702%)  route 0.472ns (67.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.472     0.701    sw_IBUF[1]
    SLICE_X5Y22          FDRE                                         r  a16_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.851     1.978    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  a16_reg[1]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            a16_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.234ns (31.475%)  route 0.510ns (68.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.510     0.744    sw_IBUF[5]
    SLICE_X2Y15          FDRE                                         r  a16_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.860     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  a16_reg[5]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            b16_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.234ns (31.082%)  route 0.519ns (68.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=2, routed)           0.519     0.753    sw_IBUF[5]
    SLICE_X7Y8           FDRE                                         r  b16_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  b16_reg[5]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            btn_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.219ns (29.084%)  route 0.535ns (70.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.535     0.754    btnR_IBUF
    SLICE_X4Y15          FDRE                                         r  btn_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.858     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  btn_d1_reg[2]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            b16_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.218ns (28.260%)  route 0.553ns (71.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=2, routed)           0.553     0.771    sw_IBUF[6]
    SLICE_X5Y9           FDRE                                         r  b16_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.863     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  b16_reg[6]/C





