// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _subsamble_HH_
#define _subsamble_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Filter2D.h"
#include "AXIvideo2Mat.h"
#include "CvtColor.h"
#include "Mat2AXIvideo.h"
#include "fifo_w8_d1_A.h"
#include "subsamble_AXILiteS_s_axi.h"
#include "subsamble_AXILiteS_r_s_axi.h"
#include "subsamble_MAXI_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_MAXI_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_MAXI_ID_WIDTH = 1,
         unsigned int C_M_AXI_MAXI_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_MAXI_DATA_WIDTH = 32,
         unsigned int C_M_AXI_MAXI_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_MAXI_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_MAXI_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_MAXI_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32,
         unsigned int C_S_AXI_AXILITES_R_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_R_DATA_WIDTH = 32>
struct subsamble : public sc_module {
    // Port declarations 103
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_MAXI_AWVALID;
    sc_in< sc_logic > m_axi_MAXI_AWREADY;
    sc_out< sc_uint<C_M_AXI_MAXI_ADDR_WIDTH> > m_axi_MAXI_AWADDR;
    sc_out< sc_uint<C_M_AXI_MAXI_ID_WIDTH> > m_axi_MAXI_AWID;
    sc_out< sc_lv<8> > m_axi_MAXI_AWLEN;
    sc_out< sc_lv<3> > m_axi_MAXI_AWSIZE;
    sc_out< sc_lv<2> > m_axi_MAXI_AWBURST;
    sc_out< sc_lv<2> > m_axi_MAXI_AWLOCK;
    sc_out< sc_lv<4> > m_axi_MAXI_AWCACHE;
    sc_out< sc_lv<3> > m_axi_MAXI_AWPROT;
    sc_out< sc_lv<4> > m_axi_MAXI_AWQOS;
    sc_out< sc_lv<4> > m_axi_MAXI_AWREGION;
    sc_out< sc_uint<C_M_AXI_MAXI_AWUSER_WIDTH> > m_axi_MAXI_AWUSER;
    sc_out< sc_logic > m_axi_MAXI_WVALID;
    sc_in< sc_logic > m_axi_MAXI_WREADY;
    sc_out< sc_uint<C_M_AXI_MAXI_DATA_WIDTH> > m_axi_MAXI_WDATA;
    sc_out< sc_uint<C_M_AXI_MAXI_DATA_WIDTH/8> > m_axi_MAXI_WSTRB;
    sc_out< sc_logic > m_axi_MAXI_WLAST;
    sc_out< sc_uint<C_M_AXI_MAXI_ID_WIDTH> > m_axi_MAXI_WID;
    sc_out< sc_uint<C_M_AXI_MAXI_WUSER_WIDTH> > m_axi_MAXI_WUSER;
    sc_out< sc_logic > m_axi_MAXI_ARVALID;
    sc_in< sc_logic > m_axi_MAXI_ARREADY;
    sc_out< sc_uint<C_M_AXI_MAXI_ADDR_WIDTH> > m_axi_MAXI_ARADDR;
    sc_out< sc_uint<C_M_AXI_MAXI_ID_WIDTH> > m_axi_MAXI_ARID;
    sc_out< sc_lv<8> > m_axi_MAXI_ARLEN;
    sc_out< sc_lv<3> > m_axi_MAXI_ARSIZE;
    sc_out< sc_lv<2> > m_axi_MAXI_ARBURST;
    sc_out< sc_lv<2> > m_axi_MAXI_ARLOCK;
    sc_out< sc_lv<4> > m_axi_MAXI_ARCACHE;
    sc_out< sc_lv<3> > m_axi_MAXI_ARPROT;
    sc_out< sc_lv<4> > m_axi_MAXI_ARQOS;
    sc_out< sc_lv<4> > m_axi_MAXI_ARREGION;
    sc_out< sc_uint<C_M_AXI_MAXI_ARUSER_WIDTH> > m_axi_MAXI_ARUSER;
    sc_in< sc_logic > m_axi_MAXI_RVALID;
    sc_out< sc_logic > m_axi_MAXI_RREADY;
    sc_in< sc_uint<C_M_AXI_MAXI_DATA_WIDTH> > m_axi_MAXI_RDATA;
    sc_in< sc_logic > m_axi_MAXI_RLAST;
    sc_in< sc_uint<C_M_AXI_MAXI_ID_WIDTH> > m_axi_MAXI_RID;
    sc_in< sc_uint<C_M_AXI_MAXI_RUSER_WIDTH> > m_axi_MAXI_RUSER;
    sc_in< sc_lv<2> > m_axi_MAXI_RRESP;
    sc_in< sc_logic > m_axi_MAXI_BVALID;
    sc_out< sc_logic > m_axi_MAXI_BREADY;
    sc_in< sc_lv<2> > m_axi_MAXI_BRESP;
    sc_in< sc_uint<C_M_AXI_MAXI_ID_WIDTH> > m_axi_MAXI_BID;
    sc_in< sc_uint<C_M_AXI_MAXI_BUSER_WIDTH> > m_axi_MAXI_BUSER;
    sc_in< sc_lv<24> > stream_in_TDATA;
    sc_in< sc_logic > stream_in_TVALID;
    sc_out< sc_logic > stream_in_TREADY;
    sc_in< sc_lv<3> > stream_in_TKEEP;
    sc_in< sc_lv<3> > stream_in_TSTRB;
    sc_in< sc_lv<1> > stream_in_TUSER;
    sc_in< sc_lv<1> > stream_in_TLAST;
    sc_in< sc_lv<1> > stream_in_TID;
    sc_in< sc_lv<1> > stream_in_TDEST;
    sc_out< sc_lv<24> > stream_process_TDATA;
    sc_out< sc_logic > stream_process_TVALID;
    sc_in< sc_logic > stream_process_TREADY;
    sc_out< sc_lv<3> > stream_process_TKEEP;
    sc_out< sc_lv<3> > stream_process_TSTRB;
    sc_out< sc_lv<1> > stream_process_TUSER;
    sc_out< sc_lv<1> > stream_process_TLAST;
    sc_out< sc_lv<1> > stream_process_TID;
    sc_out< sc_lv<1> > stream_process_TDEST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in< sc_logic > s_axi_AXILiteS_r_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_r_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_R_ADDR_WIDTH> > s_axi_AXILiteS_r_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_r_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_r_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_R_DATA_WIDTH> > s_axi_AXILiteS_r_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_R_DATA_WIDTH/8> > s_axi_AXILiteS_r_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_r_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_r_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_R_ADDR_WIDTH> > s_axi_AXILiteS_r_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_r_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_r_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_R_DATA_WIDTH> > s_axi_AXILiteS_r_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_r_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_r_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_r_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_r_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const7;


    // Module declarations
    subsamble(sc_module_name name);
    SC_HAS_PROCESS(subsamble);

    ~subsamble();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    subsamble_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* subsamble_AXILiteS_s_axi_U;
    subsamble_AXILiteS_r_s_axi<C_S_AXI_AXILITES_R_ADDR_WIDTH,C_S_AXI_AXILITES_R_DATA_WIDTH>* subsamble_AXILiteS_r_s_axi_U;
    subsamble_MAXI_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_MAXI_ID_WIDTH,C_M_AXI_MAXI_ADDR_WIDTH,C_M_AXI_MAXI_DATA_WIDTH,C_M_AXI_MAXI_AWUSER_WIDTH,C_M_AXI_MAXI_ARUSER_WIDTH,C_M_AXI_MAXI_WUSER_WIDTH,C_M_AXI_MAXI_RUSER_WIDTH,C_M_AXI_MAXI_BUSER_WIDTH,C_M_AXI_MAXI_USER_VALUE,C_M_AXI_MAXI_PROT_VALUE,C_M_AXI_MAXI_CACHE_VALUE>* subsamble_MAXI_m_axi_U;
    Filter2D* grp_Filter2D_fu_485;
    AXIvideo2Mat* grp_AXIvideo2Mat_fu_495;
    CvtColor* grp_CvtColor_fu_516;
    Mat2AXIvideo* grp_Mat2AXIvideo_fu_526;
    fifo_w8_d1_A* img0_data_stream_0_s_fifo_U;
    fifo_w8_d1_A* img0_data_stream_1_s_fifo_U;
    fifo_w8_d1_A* img0_data_stream_2_s_fifo_U;
    fifo_w8_d1_A* img1_data_stream_0_s_fifo_U;
    fifo_w8_d1_A* img1_data_stream_1_s_fifo_U;
    fifo_w8_d1_A* img1_data_stream_2_s_fifo_U;
    fifo_w8_d1_A* img2_data_stream_0_s_fifo_U;
    fifo_w8_d1_A* img2_data_stream_1_s_fifo_U;
    fifo_w8_d1_A* img2_data_stream_2_s_fifo_U;
    fifo_w8_d1_A* img3_data_stream_0_s_fifo_U;
    fifo_w8_d1_A* img3_data_stream_1_s_fifo_U;
    fifo_w8_d1_A* img3_data_stream_2_s_fifo_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<26> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<24> > stream_in_V_data_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_data_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_data_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_data_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_data_V_0_ack_out;
    sc_signal< sc_lv<24> > stream_in_V_data_V_0_payload_A;
    sc_signal< sc_lv<24> > stream_in_V_data_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_data_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_data_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_data_V_0_sel;
    sc_signal< sc_logic > stream_in_V_data_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_data_V_0_state;
    sc_signal< sc_logic > stream_in_V_data_V_0_state_cmp_full;
    sc_signal< sc_lv<3> > stream_in_V_keep_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_keep_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_keep_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_keep_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_keep_V_0_ack_out;
    sc_signal< sc_lv<3> > stream_in_V_keep_V_0_payload_A;
    sc_signal< sc_lv<3> > stream_in_V_keep_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_keep_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_keep_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_keep_V_0_sel;
    sc_signal< sc_logic > stream_in_V_keep_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_keep_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_keep_V_0_state;
    sc_signal< sc_logic > stream_in_V_keep_V_0_state_cmp_full;
    sc_signal< sc_lv<3> > stream_in_V_strb_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_strb_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_strb_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_strb_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_strb_V_0_ack_out;
    sc_signal< sc_lv<3> > stream_in_V_strb_V_0_payload_A;
    sc_signal< sc_lv<3> > stream_in_V_strb_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_strb_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_strb_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_strb_V_0_sel;
    sc_signal< sc_logic > stream_in_V_strb_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_strb_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_strb_V_0_state;
    sc_signal< sc_logic > stream_in_V_strb_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_V_user_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_user_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_user_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_user_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_user_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_V_user_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_V_user_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_user_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_user_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_user_V_0_sel;
    sc_signal< sc_logic > stream_in_V_user_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_user_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_user_V_0_state;
    sc_signal< sc_logic > stream_in_V_user_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_V_last_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_last_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_last_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_last_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_V_last_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_last_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_last_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_last_V_0_sel;
    sc_signal< sc_logic > stream_in_V_last_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_last_V_0_state;
    sc_signal< sc_logic > stream_in_V_last_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_V_id_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_id_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_id_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_id_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_id_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_V_id_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_V_id_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_id_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_id_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_id_V_0_sel;
    sc_signal< sc_logic > stream_in_V_id_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_id_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_id_V_0_state;
    sc_signal< sc_logic > stream_in_V_id_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > stream_in_V_dest_V_0_data_out;
    sc_signal< sc_logic > stream_in_V_dest_V_0_vld_in;
    sc_signal< sc_logic > stream_in_V_dest_V_0_vld_out;
    sc_signal< sc_logic > stream_in_V_dest_V_0_ack_in;
    sc_signal< sc_logic > stream_in_V_dest_V_0_ack_out;
    sc_signal< sc_lv<1> > stream_in_V_dest_V_0_payload_A;
    sc_signal< sc_lv<1> > stream_in_V_dest_V_0_payload_B;
    sc_signal< sc_logic > stream_in_V_dest_V_0_sel_rd;
    sc_signal< sc_logic > stream_in_V_dest_V_0_sel_wr;
    sc_signal< sc_logic > stream_in_V_dest_V_0_sel;
    sc_signal< sc_logic > stream_in_V_dest_V_0_load_A;
    sc_signal< sc_logic > stream_in_V_dest_V_0_load_B;
    sc_signal< sc_lv<2> > stream_in_V_dest_V_0_state;
    sc_signal< sc_logic > stream_in_V_dest_V_0_state_cmp_full;
    sc_signal< sc_lv<24> > stream_process_V_data_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_data_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_data_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_data_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_data_V_1_ack_out;
    sc_signal< sc_lv<24> > stream_process_V_data_V_1_payload_A;
    sc_signal< sc_lv<24> > stream_process_V_data_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_data_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_data_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_data_V_1_sel;
    sc_signal< sc_logic > stream_process_V_data_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_data_V_1_state;
    sc_signal< sc_logic > stream_process_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<3> > stream_process_V_keep_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_keep_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_keep_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_keep_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_keep_V_1_ack_out;
    sc_signal< sc_lv<3> > stream_process_V_keep_V_1_payload_A;
    sc_signal< sc_lv<3> > stream_process_V_keep_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_keep_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_keep_V_1_sel;
    sc_signal< sc_logic > stream_process_V_keep_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_keep_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_keep_V_1_state;
    sc_signal< sc_logic > stream_process_V_keep_V_1_state_cmp_full;
    sc_signal< sc_lv<3> > stream_process_V_strb_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_strb_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_strb_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_strb_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_strb_V_1_ack_out;
    sc_signal< sc_lv<3> > stream_process_V_strb_V_1_payload_A;
    sc_signal< sc_lv<3> > stream_process_V_strb_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_strb_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_strb_V_1_sel;
    sc_signal< sc_logic > stream_process_V_strb_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_strb_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_strb_V_1_state;
    sc_signal< sc_logic > stream_process_V_strb_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_process_V_user_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_user_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_user_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_user_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_process_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_process_V_user_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_user_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_user_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_user_V_1_sel;
    sc_signal< sc_logic > stream_process_V_user_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_user_V_1_state;
    sc_signal< sc_logic > stream_process_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_process_V_last_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_last_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_last_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_last_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_process_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_process_V_last_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_last_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_last_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_last_V_1_sel;
    sc_signal< sc_logic > stream_process_V_last_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_last_V_1_state;
    sc_signal< sc_logic > stream_process_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_process_V_id_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_id_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_id_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_id_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_id_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_process_V_id_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_process_V_id_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_id_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_id_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_id_V_1_sel;
    sc_signal< sc_logic > stream_process_V_id_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_id_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_id_V_1_state;
    sc_signal< sc_logic > stream_process_V_id_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > stream_process_V_dest_V_1_data_out;
    sc_signal< sc_logic > stream_process_V_dest_V_1_vld_in;
    sc_signal< sc_logic > stream_process_V_dest_V_1_vld_out;
    sc_signal< sc_logic > stream_process_V_dest_V_1_ack_in;
    sc_signal< sc_logic > stream_process_V_dest_V_1_ack_out;
    sc_signal< sc_lv<1> > stream_process_V_dest_V_1_payload_A;
    sc_signal< sc_lv<1> > stream_process_V_dest_V_1_payload_B;
    sc_signal< sc_logic > stream_process_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > stream_process_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > stream_process_V_dest_V_1_sel;
    sc_signal< sc_logic > stream_process_V_dest_V_1_load_A;
    sc_signal< sc_logic > stream_process_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > stream_process_V_dest_V_1_state;
    sc_signal< sc_logic > stream_process_V_dest_V_1_state_cmp_full;
    sc_signal< sc_lv<32> > n;
    sc_signal< sc_lv<32> > ram;
    sc_signal< sc_logic > MAXI_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > MAXI_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > MAXI_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > MAXI_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > MAXI_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > MAXI_AWVALID;
    sc_signal< sc_logic > MAXI_AWREADY;
    sc_signal< sc_lv<32> > MAXI_AWADDR;
    sc_signal< sc_logic > MAXI_WVALID;
    sc_signal< sc_logic > MAXI_WREADY;
    sc_signal< sc_lv<32> > MAXI_WDATA;
    sc_signal< sc_logic > MAXI_ARVALID;
    sc_signal< sc_logic > MAXI_ARREADY;
    sc_signal< sc_lv<32> > MAXI_ARADDR;
    sc_signal< sc_logic > MAXI_RVALID;
    sc_signal< sc_logic > MAXI_RREADY;
    sc_signal< sc_lv<32> > MAXI_RDATA;
    sc_signal< sc_logic > MAXI_RLAST;
    sc_signal< sc_lv<1> > MAXI_RID;
    sc_signal< sc_lv<1> > MAXI_RUSER;
    sc_signal< sc_lv<2> > MAXI_RRESP;
    sc_signal< sc_logic > MAXI_BVALID;
    sc_signal< sc_logic > MAXI_BREADY;
    sc_signal< sc_lv<2> > MAXI_BRESP;
    sc_signal< sc_lv<1> > MAXI_BID;
    sc_signal< sc_lv<1> > MAXI_BUSER;
    sc_signal< sc_lv<11> > j_i_reg_474;
    sc_signal< sc_lv<30> > ram1_reg_614;
    sc_signal< sc_logic > ap_sig_ioackin_MAXI_AWREADY;
    sc_signal< sc_lv<31> > tmp_3_cast_fu_567_p1;
    sc_signal< sc_lv<31> > tmp_3_cast_reg_698;
    sc_signal< sc_logic > grp_Filter2D_fu_485_ap_idle;
    sc_signal< sc_logic > grp_Filter2D_fu_485_ap_ready;
    sc_signal< sc_logic > grp_Filter2D_fu_485_ap_done;
    sc_signal< sc_lv<1> > exitcond1_fu_570_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<11> > i_fu_576_p2;
    sc_signal< sc_lv<11> > i_reg_707;
    sc_signal< sc_lv<31> > ram2_sum_fu_582_p2;
    sc_signal< sc_lv<31> > ram2_sum_reg_712;
    sc_signal< sc_lv<1> > exitcond_fu_587_p2;
    sc_signal< sc_lv<1> > exitcond_reg_717;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter0;
    sc_signal< sc_lv<8> > img2_data_stream_0_s_dout;
    sc_signal< sc_logic > img2_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img2_data_stream_0_s_read;
    sc_signal< sc_lv<8> > img2_data_stream_1_s_dout;
    sc_signal< sc_logic > img2_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img2_data_stream_1_s_read;
    sc_signal< sc_lv<8> > img2_data_stream_2_s_dout;
    sc_signal< sc_logic > img2_data_stream_2_s_empty_n;
    sc_signal< sc_logic > img2_data_stream_2_s_read;
    sc_signal< sc_logic > img3_data_stream_0_s_full_n;
    sc_signal< sc_logic > img3_data_stream_0_s_write;
    sc_signal< sc_logic > img3_data_stream_1_s_full_n;
    sc_signal< sc_logic > img3_data_stream_1_s_write;
    sc_signal< sc_logic > img3_data_stream_2_s_full_n;
    sc_signal< sc_logic > img3_data_stream_2_s_write;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<11> > j_fu_593_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > MAXI_addr_1_reg_726;
    sc_signal< sc_logic > ap_sig_ioackin_MAXI_ARREADY;
    sc_signal< sc_lv<32> > MAXI_addr_1_read_reg_733;
    sc_signal< sc_lv<32> > tmp_fu_609_p2;
    sc_signal< sc_lv<32> > tmp_reg_738;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state10;
    sc_signal< sc_logic > grp_Filter2D_fu_485_ap_start;
    sc_signal< sc_logic > grp_Filter2D_fu_485_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > grp_Filter2D_fu_485_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > grp_Filter2D_fu_485_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_Filter2D_fu_485_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > grp_Filter2D_fu_485_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_Filter2D_fu_485_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > grp_Filter2D_fu_485_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_Filter2D_fu_485_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > grp_Filter2D_fu_485_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_495_ap_start;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_495_ap_done;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_495_ap_idle;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_495_ap_ready;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_495_stream_in_TVALID;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_495_stream_in_TREADY;
    sc_signal< sc_lv<8> > grp_AXIvideo2Mat_fu_495_img_data_stream_0_V_din;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_495_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_AXIvideo2Mat_fu_495_img_data_stream_1_V_din;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_495_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_AXIvideo2Mat_fu_495_img_data_stream_2_V_din;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_495_img_data_stream_2_V_write;
    sc_signal< sc_logic > grp_CvtColor_fu_516_ap_start;
    sc_signal< sc_logic > grp_CvtColor_fu_516_ap_done;
    sc_signal< sc_logic > grp_CvtColor_fu_516_ap_idle;
    sc_signal< sc_logic > grp_CvtColor_fu_516_ap_ready;
    sc_signal< sc_logic > grp_CvtColor_fu_516_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > grp_CvtColor_fu_516_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > grp_CvtColor_fu_516_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > grp_CvtColor_fu_516_p_dst_data_stream_0_V_din;
    sc_signal< sc_logic > grp_CvtColor_fu_516_p_dst_data_stream_0_V_write;
    sc_signal< sc_lv<8> > grp_CvtColor_fu_516_p_dst_data_stream_1_V_din;
    sc_signal< sc_logic > grp_CvtColor_fu_516_p_dst_data_stream_1_V_write;
    sc_signal< sc_lv<8> > grp_CvtColor_fu_516_p_dst_data_stream_2_V_din;
    sc_signal< sc_logic > grp_CvtColor_fu_516_p_dst_data_stream_2_V_write;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_526_ap_start;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_526_ap_done;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_526_ap_idle;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_526_ap_ready;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_526_img_data_stream_0_V_read;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_526_img_data_stream_1_V_read;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_526_img_data_stream_2_V_read;
    sc_signal< sc_lv<24> > grp_Mat2AXIvideo_fu_526_stream_process_TDATA;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_526_stream_process_TVALID;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_526_stream_process_TREADY;
    sc_signal< sc_lv<3> > grp_Mat2AXIvideo_fu_526_stream_process_TKEEP;
    sc_signal< sc_lv<3> > grp_Mat2AXIvideo_fu_526_stream_process_TSTRB;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_526_stream_process_TUSER;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_526_stream_process_TLAST;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_526_stream_process_TID;
    sc_signal< sc_lv<1> > grp_Mat2AXIvideo_fu_526_stream_process_TDEST;
    sc_signal< sc_lv<11> > i_i_reg_463;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_Filter2D_fu_485_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > img1_data_stream_0_s_dout;
    sc_signal< sc_logic > img1_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img1_data_stream_0_s_read;
    sc_signal< sc_lv<8> > img1_data_stream_1_s_dout;
    sc_signal< sc_logic > img1_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img1_data_stream_1_s_read;
    sc_signal< sc_lv<8> > img1_data_stream_2_s_dout;
    sc_signal< sc_logic > img1_data_stream_2_s_empty_n;
    sc_signal< sc_logic > img1_data_stream_2_s_read;
    sc_signal< sc_logic > img2_data_stream_0_s_full_n;
    sc_signal< sc_logic > img2_data_stream_0_s_write;
    sc_signal< sc_logic > img2_data_stream_1_s_full_n;
    sc_signal< sc_logic > img2_data_stream_1_s_write;
    sc_signal< sc_logic > img2_data_stream_2_s_full_n;
    sc_signal< sc_logic > img2_data_stream_2_s_write;
    sc_signal< sc_logic > grp_AXIvideo2Mat_fu_495_ap_start_reg;
    sc_signal< sc_logic > ap_sig_ioackin_MAXI_WREADY;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > img0_data_stream_0_s_full_n;
    sc_signal< sc_logic > img0_data_stream_0_s_write;
    sc_signal< sc_logic > img0_data_stream_1_s_full_n;
    sc_signal< sc_logic > img0_data_stream_1_s_write;
    sc_signal< sc_logic > img0_data_stream_2_s_full_n;
    sc_signal< sc_logic > img0_data_stream_2_s_write;
    sc_signal< sc_logic > grp_CvtColor_fu_516_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > img0_data_stream_0_s_dout;
    sc_signal< sc_logic > img0_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img0_data_stream_0_s_read;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<8> > img0_data_stream_1_s_dout;
    sc_signal< sc_logic > img0_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img0_data_stream_1_s_read;
    sc_signal< sc_lv<8> > img0_data_stream_2_s_dout;
    sc_signal< sc_logic > img0_data_stream_2_s_empty_n;
    sc_signal< sc_logic > img0_data_stream_2_s_read;
    sc_signal< sc_logic > img1_data_stream_0_s_full_n;
    sc_signal< sc_logic > img1_data_stream_0_s_write;
    sc_signal< sc_logic > img1_data_stream_1_s_full_n;
    sc_signal< sc_logic > img1_data_stream_1_s_write;
    sc_signal< sc_logic > img1_data_stream_2_s_full_n;
    sc_signal< sc_logic > img1_data_stream_2_s_write;
    sc_signal< sc_logic > grp_Mat2AXIvideo_fu_526_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<8> > img3_data_stream_0_s_dout;
    sc_signal< sc_logic > img3_data_stream_0_s_empty_n;
    sc_signal< sc_logic > img3_data_stream_0_s_read;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<8> > img3_data_stream_1_s_dout;
    sc_signal< sc_logic > img3_data_stream_1_s_empty_n;
    sc_signal< sc_logic > img3_data_stream_1_s_read;
    sc_signal< sc_lv<8> > img3_data_stream_2_s_dout;
    sc_signal< sc_logic > img3_data_stream_2_s_empty_n;
    sc_signal< sc_logic > img3_data_stream_2_s_read;
    sc_signal< sc_lv<64> > tmp_3_fu_557_p1;
    sc_signal< sc_lv<64> > ram2_sum_cast_fu_599_p1;
    sc_signal< sc_logic > ap_reg_ioackin_MAXI_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_MAXI_WREADY;
    sc_signal< sc_logic > ap_reg_ioackin_MAXI_ARREADY;
    sc_signal< bool > ap_block_state27;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<26> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<26> ap_ST_fsm_state1;
    static const sc_lv<26> ap_ST_fsm_state2;
    static const sc_lv<26> ap_ST_fsm_state3;
    static const sc_lv<26> ap_ST_fsm_state4;
    static const sc_lv<26> ap_ST_fsm_state5;
    static const sc_lv<26> ap_ST_fsm_state6;
    static const sc_lv<26> ap_ST_fsm_state7;
    static const sc_lv<26> ap_ST_fsm_state8;
    static const sc_lv<26> ap_ST_fsm_state9;
    static const sc_lv<26> ap_ST_fsm_pp0_stage0;
    static const sc_lv<26> ap_ST_fsm_state12;
    static const sc_lv<26> ap_ST_fsm_state13;
    static const sc_lv<26> ap_ST_fsm_state14;
    static const sc_lv<26> ap_ST_fsm_state15;
    static const sc_lv<26> ap_ST_fsm_state16;
    static const sc_lv<26> ap_ST_fsm_state17;
    static const sc_lv<26> ap_ST_fsm_state18;
    static const sc_lv<26> ap_ST_fsm_state19;
    static const sc_lv<26> ap_ST_fsm_state20;
    static const sc_lv<26> ap_ST_fsm_state21;
    static const sc_lv<26> ap_ST_fsm_state22;
    static const sc_lv<26> ap_ST_fsm_state23;
    static const sc_lv<26> ap_ST_fsm_state24;
    static const sc_lv<26> ap_ST_fsm_state25;
    static const sc_lv<26> ap_ST_fsm_state26;
    static const sc_lv<26> ap_ST_fsm_state27;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_19;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_MAXI_USER_VALUE;
    static const int C_M_AXI_MAXI_PROT_VALUE;
    static const int C_M_AXI_MAXI_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<11> ap_const_lv11_41A;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<11> ap_const_lv11_690;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_MAXI_ARADDR();
    void thread_MAXI_ARVALID();
    void thread_MAXI_AWADDR();
    void thread_MAXI_AWVALID();
    void thread_MAXI_BREADY();
    void thread_MAXI_RREADY();
    void thread_MAXI_WDATA();
    void thread_MAXI_WVALID();
    void thread_MAXI_blk_n_AR();
    void thread_MAXI_blk_n_AW();
    void thread_MAXI_blk_n_B();
    void thread_MAXI_blk_n_R();
    void thread_MAXI_blk_n_W();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter0();
    void thread_ap_block_state11_pp0_stage0_iter1();
    void thread_ap_block_state27();
    void thread_ap_condition_pp0_exit_iter0_state10();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_MAXI_ARREADY();
    void thread_ap_sig_ioackin_MAXI_AWREADY();
    void thread_ap_sig_ioackin_MAXI_WREADY();
    void thread_exitcond1_fu_570_p2();
    void thread_exitcond_fu_587_p2();
    void thread_grp_AXIvideo2Mat_fu_495_ap_start();
    void thread_grp_AXIvideo2Mat_fu_495_stream_in_TVALID();
    void thread_grp_CvtColor_fu_516_ap_start();
    void thread_grp_Filter2D_fu_485_ap_start();
    void thread_grp_Mat2AXIvideo_fu_526_ap_start();
    void thread_grp_Mat2AXIvideo_fu_526_stream_process_TREADY();
    void thread_i_fu_576_p2();
    void thread_img0_data_stream_0_s_read();
    void thread_img0_data_stream_0_s_write();
    void thread_img0_data_stream_1_s_read();
    void thread_img0_data_stream_1_s_write();
    void thread_img0_data_stream_2_s_read();
    void thread_img0_data_stream_2_s_write();
    void thread_img1_data_stream_0_s_read();
    void thread_img1_data_stream_0_s_write();
    void thread_img1_data_stream_1_s_read();
    void thread_img1_data_stream_1_s_write();
    void thread_img1_data_stream_2_s_read();
    void thread_img1_data_stream_2_s_write();
    void thread_img2_data_stream_0_s_read();
    void thread_img2_data_stream_0_s_write();
    void thread_img2_data_stream_1_s_read();
    void thread_img2_data_stream_1_s_write();
    void thread_img2_data_stream_2_s_read();
    void thread_img2_data_stream_2_s_write();
    void thread_img3_data_stream_0_s_read();
    void thread_img3_data_stream_0_s_write();
    void thread_img3_data_stream_1_s_read();
    void thread_img3_data_stream_1_s_write();
    void thread_img3_data_stream_2_s_read();
    void thread_img3_data_stream_2_s_write();
    void thread_j_fu_593_p2();
    void thread_ram2_sum_cast_fu_599_p1();
    void thread_ram2_sum_fu_582_p2();
    void thread_stream_in_TREADY();
    void thread_stream_in_V_data_V_0_ack_in();
    void thread_stream_in_V_data_V_0_ack_out();
    void thread_stream_in_V_data_V_0_data_out();
    void thread_stream_in_V_data_V_0_load_A();
    void thread_stream_in_V_data_V_0_load_B();
    void thread_stream_in_V_data_V_0_sel();
    void thread_stream_in_V_data_V_0_state_cmp_full();
    void thread_stream_in_V_data_V_0_vld_in();
    void thread_stream_in_V_data_V_0_vld_out();
    void thread_stream_in_V_dest_V_0_ack_in();
    void thread_stream_in_V_dest_V_0_ack_out();
    void thread_stream_in_V_dest_V_0_data_out();
    void thread_stream_in_V_dest_V_0_load_A();
    void thread_stream_in_V_dest_V_0_load_B();
    void thread_stream_in_V_dest_V_0_sel();
    void thread_stream_in_V_dest_V_0_state_cmp_full();
    void thread_stream_in_V_dest_V_0_vld_in();
    void thread_stream_in_V_dest_V_0_vld_out();
    void thread_stream_in_V_id_V_0_ack_in();
    void thread_stream_in_V_id_V_0_ack_out();
    void thread_stream_in_V_id_V_0_data_out();
    void thread_stream_in_V_id_V_0_load_A();
    void thread_stream_in_V_id_V_0_load_B();
    void thread_stream_in_V_id_V_0_sel();
    void thread_stream_in_V_id_V_0_state_cmp_full();
    void thread_stream_in_V_id_V_0_vld_in();
    void thread_stream_in_V_id_V_0_vld_out();
    void thread_stream_in_V_keep_V_0_ack_in();
    void thread_stream_in_V_keep_V_0_ack_out();
    void thread_stream_in_V_keep_V_0_data_out();
    void thread_stream_in_V_keep_V_0_load_A();
    void thread_stream_in_V_keep_V_0_load_B();
    void thread_stream_in_V_keep_V_0_sel();
    void thread_stream_in_V_keep_V_0_state_cmp_full();
    void thread_stream_in_V_keep_V_0_vld_in();
    void thread_stream_in_V_keep_V_0_vld_out();
    void thread_stream_in_V_last_V_0_ack_in();
    void thread_stream_in_V_last_V_0_ack_out();
    void thread_stream_in_V_last_V_0_data_out();
    void thread_stream_in_V_last_V_0_load_A();
    void thread_stream_in_V_last_V_0_load_B();
    void thread_stream_in_V_last_V_0_sel();
    void thread_stream_in_V_last_V_0_state_cmp_full();
    void thread_stream_in_V_last_V_0_vld_in();
    void thread_stream_in_V_last_V_0_vld_out();
    void thread_stream_in_V_strb_V_0_ack_in();
    void thread_stream_in_V_strb_V_0_ack_out();
    void thread_stream_in_V_strb_V_0_data_out();
    void thread_stream_in_V_strb_V_0_load_A();
    void thread_stream_in_V_strb_V_0_load_B();
    void thread_stream_in_V_strb_V_0_sel();
    void thread_stream_in_V_strb_V_0_state_cmp_full();
    void thread_stream_in_V_strb_V_0_vld_in();
    void thread_stream_in_V_strb_V_0_vld_out();
    void thread_stream_in_V_user_V_0_ack_in();
    void thread_stream_in_V_user_V_0_ack_out();
    void thread_stream_in_V_user_V_0_data_out();
    void thread_stream_in_V_user_V_0_load_A();
    void thread_stream_in_V_user_V_0_load_B();
    void thread_stream_in_V_user_V_0_sel();
    void thread_stream_in_V_user_V_0_state_cmp_full();
    void thread_stream_in_V_user_V_0_vld_in();
    void thread_stream_in_V_user_V_0_vld_out();
    void thread_stream_process_TDATA();
    void thread_stream_process_TDEST();
    void thread_stream_process_TID();
    void thread_stream_process_TKEEP();
    void thread_stream_process_TLAST();
    void thread_stream_process_TSTRB();
    void thread_stream_process_TUSER();
    void thread_stream_process_TVALID();
    void thread_stream_process_V_data_V_1_ack_in();
    void thread_stream_process_V_data_V_1_ack_out();
    void thread_stream_process_V_data_V_1_data_out();
    void thread_stream_process_V_data_V_1_load_A();
    void thread_stream_process_V_data_V_1_load_B();
    void thread_stream_process_V_data_V_1_sel();
    void thread_stream_process_V_data_V_1_state_cmp_full();
    void thread_stream_process_V_data_V_1_vld_in();
    void thread_stream_process_V_data_V_1_vld_out();
    void thread_stream_process_V_dest_V_1_ack_in();
    void thread_stream_process_V_dest_V_1_ack_out();
    void thread_stream_process_V_dest_V_1_data_out();
    void thread_stream_process_V_dest_V_1_load_A();
    void thread_stream_process_V_dest_V_1_load_B();
    void thread_stream_process_V_dest_V_1_sel();
    void thread_stream_process_V_dest_V_1_state_cmp_full();
    void thread_stream_process_V_dest_V_1_vld_in();
    void thread_stream_process_V_dest_V_1_vld_out();
    void thread_stream_process_V_id_V_1_ack_in();
    void thread_stream_process_V_id_V_1_ack_out();
    void thread_stream_process_V_id_V_1_data_out();
    void thread_stream_process_V_id_V_1_load_A();
    void thread_stream_process_V_id_V_1_load_B();
    void thread_stream_process_V_id_V_1_sel();
    void thread_stream_process_V_id_V_1_state_cmp_full();
    void thread_stream_process_V_id_V_1_vld_in();
    void thread_stream_process_V_id_V_1_vld_out();
    void thread_stream_process_V_keep_V_1_ack_in();
    void thread_stream_process_V_keep_V_1_ack_out();
    void thread_stream_process_V_keep_V_1_data_out();
    void thread_stream_process_V_keep_V_1_load_A();
    void thread_stream_process_V_keep_V_1_load_B();
    void thread_stream_process_V_keep_V_1_sel();
    void thread_stream_process_V_keep_V_1_state_cmp_full();
    void thread_stream_process_V_keep_V_1_vld_in();
    void thread_stream_process_V_keep_V_1_vld_out();
    void thread_stream_process_V_last_V_1_ack_in();
    void thread_stream_process_V_last_V_1_ack_out();
    void thread_stream_process_V_last_V_1_data_out();
    void thread_stream_process_V_last_V_1_load_A();
    void thread_stream_process_V_last_V_1_load_B();
    void thread_stream_process_V_last_V_1_sel();
    void thread_stream_process_V_last_V_1_state_cmp_full();
    void thread_stream_process_V_last_V_1_vld_in();
    void thread_stream_process_V_last_V_1_vld_out();
    void thread_stream_process_V_strb_V_1_ack_in();
    void thread_stream_process_V_strb_V_1_ack_out();
    void thread_stream_process_V_strb_V_1_data_out();
    void thread_stream_process_V_strb_V_1_load_A();
    void thread_stream_process_V_strb_V_1_load_B();
    void thread_stream_process_V_strb_V_1_sel();
    void thread_stream_process_V_strb_V_1_state_cmp_full();
    void thread_stream_process_V_strb_V_1_vld_in();
    void thread_stream_process_V_strb_V_1_vld_out();
    void thread_stream_process_V_user_V_1_ack_in();
    void thread_stream_process_V_user_V_1_ack_out();
    void thread_stream_process_V_user_V_1_data_out();
    void thread_stream_process_V_user_V_1_load_A();
    void thread_stream_process_V_user_V_1_load_B();
    void thread_stream_process_V_user_V_1_sel();
    void thread_stream_process_V_user_V_1_state_cmp_full();
    void thread_stream_process_V_user_V_1_vld_in();
    void thread_stream_process_V_user_V_1_vld_out();
    void thread_tmp_3_cast_fu_567_p1();
    void thread_tmp_3_fu_557_p1();
    void thread_tmp_fu_609_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
