;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB #0, -40
	MOV @127, 100
	MOV @127, 100
	MOV 512, 201
	JMP <125, 106
	SUB @-127, 100
	MOV -1, <-26
	ADD -4, <-20
	SUB -1, <-26
	ADD 530, 9
	ADD 530, 9
	MOV @121, 106
	JMN -5, @-20
	SLT 2, @-0
	JMN -5, @-20
	SPL <-127, 100
	MOV -1, <-26
	SPL -4, @-20
	JMP <125, 106
	SUB 530, 9
	JMZ 20, <12
	JMP 512, 201
	ADD 240, 24
	SPL <-127, 100
	SUB #0, -40
	MOV @121, 106
	SUB #0, -40
	SUB @124, 102
	JMN -5, @-20
	SPL 0, <-2
	SLT 2, @-0
	DAT <-0, #2
	JMP -207, @-120
	JMP <125, 106
	ADD #270, <4
	SUB 530, 9
	SUB 530, 9
	MOV -1, <-26
	MOV -7, <-20
	JMP <-127, 100
	SUB @121, -106
	SUB @121, -106
	JMP <-127, 100
	MOV -7, <-20
	SPL -0, 104
	MOV -7, <-20
