#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2149880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2149a10 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2153ec0 .functor NOT 1, L_0x217e260, C4<0>, C4<0>, C4<0>;
L_0x217dfc0 .functor XOR 1, L_0x217de60, L_0x217df20, C4<0>, C4<0>;
L_0x217e150 .functor XOR 1, L_0x217dfc0, L_0x217e080, C4<0>, C4<0>;
v0x217a590_0 .net *"_ivl_10", 0 0, L_0x217e080;  1 drivers
v0x217a690_0 .net *"_ivl_12", 0 0, L_0x217e150;  1 drivers
v0x217a770_0 .net *"_ivl_2", 0 0, L_0x217c400;  1 drivers
v0x217a830_0 .net *"_ivl_4", 0 0, L_0x217de60;  1 drivers
v0x217a910_0 .net *"_ivl_6", 0 0, L_0x217df20;  1 drivers
v0x217aa40_0 .net *"_ivl_8", 0 0, L_0x217dfc0;  1 drivers
v0x217ab20_0 .net "a", 0 0, v0x2177530_0;  1 drivers
v0x217abc0_0 .net "b", 0 0, v0x21775d0_0;  1 drivers
v0x217ac60_0 .net "c", 0 0, v0x2177670_0;  1 drivers
v0x217ad00_0 .var "clk", 0 0;
v0x217ada0_0 .net "d", 0 0, v0x21777b0_0;  1 drivers
v0x217ae40_0 .net "q_dut", 0 0, L_0x217dbd0;  1 drivers
v0x217aee0_0 .net "q_ref", 0 0, L_0x2135ea0;  1 drivers
v0x217af80_0 .var/2u "stats1", 159 0;
v0x217b020_0 .var/2u "strobe", 0 0;
v0x217b0c0_0 .net "tb_match", 0 0, L_0x217e260;  1 drivers
v0x217b180_0 .net "tb_mismatch", 0 0, L_0x2153ec0;  1 drivers
v0x217b240_0 .net "wavedrom_enable", 0 0, v0x21778a0_0;  1 drivers
v0x217b2e0_0 .net "wavedrom_title", 511 0, v0x2177940_0;  1 drivers
L_0x217c400 .concat [ 1 0 0 0], L_0x2135ea0;
L_0x217de60 .concat [ 1 0 0 0], L_0x2135ea0;
L_0x217df20 .concat [ 1 0 0 0], L_0x217dbd0;
L_0x217e080 .concat [ 1 0 0 0], L_0x2135ea0;
L_0x217e260 .cmp/eeq 1, L_0x217c400, L_0x217e150;
S_0x2149ba0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2149a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2135ea0 .functor OR 1, v0x2177670_0, v0x21775d0_0, C4<0>, C4<0>;
v0x2154130_0 .net "a", 0 0, v0x2177530_0;  alias, 1 drivers
v0x21541d0_0 .net "b", 0 0, v0x21775d0_0;  alias, 1 drivers
v0x2135ff0_0 .net "c", 0 0, v0x2177670_0;  alias, 1 drivers
v0x2136090_0 .net "d", 0 0, v0x21777b0_0;  alias, 1 drivers
v0x2176b30_0 .net "q", 0 0, L_0x2135ea0;  alias, 1 drivers
S_0x2176ce0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2149a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2177530_0 .var "a", 0 0;
v0x21775d0_0 .var "b", 0 0;
v0x2177670_0 .var "c", 0 0;
v0x2177710_0 .net "clk", 0 0, v0x217ad00_0;  1 drivers
v0x21777b0_0 .var "d", 0 0;
v0x21778a0_0 .var "wavedrom_enable", 0 0;
v0x2177940_0 .var "wavedrom_title", 511 0;
E_0x21449e0/0 .event negedge, v0x2177710_0;
E_0x21449e0/1 .event posedge, v0x2177710_0;
E_0x21449e0 .event/or E_0x21449e0/0, E_0x21449e0/1;
E_0x2144c30 .event posedge, v0x2177710_0;
E_0x212e9f0 .event negedge, v0x2177710_0;
S_0x2177030 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x2176ce0;
 .timescale -12 -12;
v0x2177230_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2177330 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x2176ce0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2177aa0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2149a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x214a300 .functor NOT 1, v0x2177530_0, C4<0>, C4<0>, C4<0>;
L_0x2153f30 .functor NOT 1, v0x21775d0_0, C4<0>, C4<0>, C4<0>;
L_0x217b590 .functor AND 1, L_0x214a300, L_0x2153f30, C4<1>, C4<1>;
L_0x217b630 .functor NOT 1, v0x2177670_0, C4<0>, C4<0>, C4<0>;
L_0x217b6d0 .functor AND 1, L_0x217b590, L_0x217b630, C4<1>, C4<1>;
L_0x217b790 .functor AND 1, L_0x217b6d0, v0x21777b0_0, C4<1>, C4<1>;
L_0x217b920 .functor NOT 1, v0x2177530_0, C4<0>, C4<0>, C4<0>;
L_0x217b990 .functor NOT 1, v0x21775d0_0, C4<0>, C4<0>, C4<0>;
L_0x217ba50 .functor AND 1, L_0x217b920, L_0x217b990, C4<1>, C4<1>;
L_0x217bb10 .functor AND 1, L_0x217ba50, v0x2177670_0, C4<1>, C4<1>;
L_0x217bc30 .functor OR 1, L_0x217b790, L_0x217bb10, C4<0>, C4<0>;
L_0x217bcf0 .functor NOT 1, v0x2177530_0, C4<0>, C4<0>, C4<0>;
L_0x217bdd0 .functor AND 1, L_0x217bcf0, v0x21775d0_0, C4<1>, C4<1>;
L_0x217be90 .functor NOT 1, v0x21777b0_0, C4<0>, C4<0>, C4<0>;
L_0x217bd60 .functor AND 1, L_0x217bdd0, L_0x217be90, C4<1>, C4<1>;
L_0x217c020 .functor OR 1, L_0x217bc30, L_0x217bd60, C4<0>, C4<0>;
L_0x217c1c0 .functor NOT 1, v0x2177530_0, C4<0>, C4<0>, C4<0>;
L_0x217c230 .functor AND 1, L_0x217c1c0, v0x21775d0_0, C4<1>, C4<1>;
L_0x217c4a0 .functor AND 1, L_0x217c230, v0x2177670_0, C4<1>, C4<1>;
L_0x217c560 .functor OR 1, L_0x217c020, L_0x217c4a0, C4<0>, C4<0>;
L_0x217c720 .functor NOT 1, v0x2177670_0, C4<0>, C4<0>, C4<0>;
L_0x217c8a0 .functor AND 1, v0x2177530_0, L_0x217c720, C4<1>, C4<1>;
L_0x217cb30 .functor NOT 1, v0x21777b0_0, C4<0>, C4<0>, C4<0>;
L_0x217cba0 .functor AND 1, L_0x217c8a0, L_0x217cb30, C4<1>, C4<1>;
L_0x217cd80 .functor OR 1, L_0x217c560, L_0x217cba0, C4<0>, C4<0>;
L_0x217ce90 .functor NOT 1, v0x2177670_0, C4<0>, C4<0>, C4<0>;
L_0x217cfe0 .functor AND 1, v0x2177530_0, L_0x217ce90, C4<1>, C4<1>;
L_0x217d0a0 .functor AND 1, L_0x217cfe0, v0x21777b0_0, C4<1>, C4<1>;
L_0x217d250 .functor OR 1, L_0x217cd80, L_0x217d0a0, C4<0>, C4<0>;
L_0x217d360 .functor AND 1, v0x2177530_0, v0x2177670_0, C4<1>, C4<1>;
L_0x217d4d0 .functor NOT 1, v0x21777b0_0, C4<0>, C4<0>, C4<0>;
L_0x217d650 .functor AND 1, L_0x217d360, L_0x217d4d0, C4<1>, C4<1>;
L_0x217d870 .functor OR 1, L_0x217d250, L_0x217d650, C4<0>, C4<0>;
L_0x217d980 .functor AND 1, v0x2177530_0, v0x2177670_0, C4<1>, C4<1>;
L_0x217db10 .functor AND 1, L_0x217d980, v0x21777b0_0, C4<1>, C4<1>;
L_0x217dbd0 .functor OR 1, L_0x217d870, L_0x217db10, C4<0>, C4<0>;
v0x2177d90_0 .net *"_ivl_0", 0 0, L_0x214a300;  1 drivers
v0x2177e70_0 .net *"_ivl_10", 0 0, L_0x217b790;  1 drivers
v0x2177f50_0 .net *"_ivl_12", 0 0, L_0x217b920;  1 drivers
v0x2178040_0 .net *"_ivl_14", 0 0, L_0x217b990;  1 drivers
v0x2178120_0 .net *"_ivl_16", 0 0, L_0x217ba50;  1 drivers
v0x2178250_0 .net *"_ivl_18", 0 0, L_0x217bb10;  1 drivers
v0x2178330_0 .net *"_ivl_2", 0 0, L_0x2153f30;  1 drivers
v0x2178410_0 .net *"_ivl_20", 0 0, L_0x217bc30;  1 drivers
v0x21784f0_0 .net *"_ivl_22", 0 0, L_0x217bcf0;  1 drivers
v0x21785d0_0 .net *"_ivl_24", 0 0, L_0x217bdd0;  1 drivers
v0x21786b0_0 .net *"_ivl_26", 0 0, L_0x217be90;  1 drivers
v0x2178790_0 .net *"_ivl_28", 0 0, L_0x217bd60;  1 drivers
v0x2178870_0 .net *"_ivl_30", 0 0, L_0x217c020;  1 drivers
v0x2178950_0 .net *"_ivl_32", 0 0, L_0x217c1c0;  1 drivers
v0x2178a30_0 .net *"_ivl_34", 0 0, L_0x217c230;  1 drivers
v0x2178b10_0 .net *"_ivl_36", 0 0, L_0x217c4a0;  1 drivers
v0x2178bf0_0 .net *"_ivl_38", 0 0, L_0x217c560;  1 drivers
v0x2178cd0_0 .net *"_ivl_4", 0 0, L_0x217b590;  1 drivers
v0x2178db0_0 .net *"_ivl_40", 0 0, L_0x217c720;  1 drivers
v0x2178e90_0 .net *"_ivl_42", 0 0, L_0x217c8a0;  1 drivers
v0x2178f70_0 .net *"_ivl_44", 0 0, L_0x217cb30;  1 drivers
v0x2179050_0 .net *"_ivl_46", 0 0, L_0x217cba0;  1 drivers
v0x2179130_0 .net *"_ivl_48", 0 0, L_0x217cd80;  1 drivers
v0x2179210_0 .net *"_ivl_50", 0 0, L_0x217ce90;  1 drivers
v0x21792f0_0 .net *"_ivl_52", 0 0, L_0x217cfe0;  1 drivers
v0x21793d0_0 .net *"_ivl_54", 0 0, L_0x217d0a0;  1 drivers
v0x21794b0_0 .net *"_ivl_56", 0 0, L_0x217d250;  1 drivers
v0x2179590_0 .net *"_ivl_58", 0 0, L_0x217d360;  1 drivers
v0x2179670_0 .net *"_ivl_6", 0 0, L_0x217b630;  1 drivers
v0x2179750_0 .net *"_ivl_60", 0 0, L_0x217d4d0;  1 drivers
v0x2179830_0 .net *"_ivl_62", 0 0, L_0x217d650;  1 drivers
v0x2179910_0 .net *"_ivl_64", 0 0, L_0x217d870;  1 drivers
v0x21799f0_0 .net *"_ivl_66", 0 0, L_0x217d980;  1 drivers
v0x2179ce0_0 .net *"_ivl_68", 0 0, L_0x217db10;  1 drivers
v0x2179dc0_0 .net *"_ivl_8", 0 0, L_0x217b6d0;  1 drivers
v0x2179ea0_0 .net "a", 0 0, v0x2177530_0;  alias, 1 drivers
v0x2179f40_0 .net "b", 0 0, v0x21775d0_0;  alias, 1 drivers
v0x217a030_0 .net "c", 0 0, v0x2177670_0;  alias, 1 drivers
v0x217a120_0 .net "d", 0 0, v0x21777b0_0;  alias, 1 drivers
v0x217a210_0 .net "q", 0 0, L_0x217dbd0;  alias, 1 drivers
S_0x217a370 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2149a10;
 .timescale -12 -12;
E_0x2144780 .event anyedge, v0x217b020_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x217b020_0;
    %nor/r;
    %assign/vec4 v0x217b020_0, 0;
    %wait E_0x2144780;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2176ce0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21777b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2177670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21775d0_0, 0;
    %assign/vec4 v0x2177530_0, 0;
    %wait E_0x212e9f0;
    %wait E_0x2144c30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21777b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2177670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21775d0_0, 0;
    %assign/vec4 v0x2177530_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21449e0;
    %load/vec4 v0x2177530_0;
    %load/vec4 v0x21775d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2177670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21777b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21777b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2177670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21775d0_0, 0;
    %assign/vec4 v0x2177530_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2177330;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21449e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x21777b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2177670_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21775d0_0, 0;
    %assign/vec4 v0x2177530_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2149a10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217ad00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217b020_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2149a10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x217ad00_0;
    %inv;
    %store/vec4 v0x217ad00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2149a10;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2177710_0, v0x217b180_0, v0x217ab20_0, v0x217abc0_0, v0x217ac60_0, v0x217ada0_0, v0x217aee0_0, v0x217ae40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2149a10;
T_7 ;
    %load/vec4 v0x217af80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x217af80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x217af80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x217af80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x217af80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x217af80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x217af80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2149a10;
T_8 ;
    %wait E_0x21449e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x217af80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217af80_0, 4, 32;
    %load/vec4 v0x217b0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x217af80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217af80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x217af80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217af80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x217aee0_0;
    %load/vec4 v0x217aee0_0;
    %load/vec4 v0x217ae40_0;
    %xor;
    %load/vec4 v0x217aee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x217af80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217af80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x217af80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217af80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit4/iter0/response27/top_module.sv";
