
;; Function pci_fixup_unassign (pci_fixup_unassign)[0:1046] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ <variable>.end ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32]))
        (set (reg/v/f:SI 133 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 134 [ <variable>.end ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32]))
        (set (reg/v/f:SI 133 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(set (reg:SI 136)
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 135 [ <variable>.start ])))
Failed to match this instruction:
(set (reg:SI 136)
    (minus:SI (reg:SI 134 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])))
Failed to match this instruction:
(set (reg:SI 136)
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])))
Successfully matched this instruction:
(set (reg:SI 135 [ <variable>.start ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 136)
    (minus:SI (reg:SI 135 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (reg:SI 134 [ <variable>.end ])
        (reg:SI 135 [ <variable>.start ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 135 [ <variable>.start ])))
Successfully matched this instruction:
(set (reg:SI 136)
    (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (reg:SI 136)
        (reg:SI 135 [ <variable>.start ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (reg:SI 134 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
            (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
    (const_int 0 [0x0]))


pci_fixup_unassign

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} r133={1d,4u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} 
;;    total ref usage 32{15d,17u,0e} in 7{7 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 134 135 136 137
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:134 (set (reg/v/f:SI 133 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/bios32.c:135 (set (reg:SI 134 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/bios32.c:135 (set (reg:SI 135 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:135 (set (reg:SI 136)
        (minus:SI (reg:SI 134 [ <variable>.end ])
            (reg:SI 135 [ <variable>.start ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 135 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 134 [ <variable>.end ])
            (nil))))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:135 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136)
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:136 (set (reg:SI 137)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 0 2 arch/arm/kernel/bios32.c:136 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_DEAD (reg/v/f:SI 133 [ dev ])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_fixup_dec21285 (pci_fixup_dec21285)[0:1047] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 34: 4
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 0
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 4
insn_cost 47: 4
insn_cost 49: 4
insn_cost 50: 4
insn_cost 52: 4
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 4
insn_cost 58: 4
insn_cost 59: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 168 [ <variable>.devfn ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
        (set (reg/v/f:SI 167 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 168 [ <variable>.devfn ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
        (set (reg/v/f:SI 167 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                        (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg:SI 168 [ <variable>.devfn ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                        (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg:SI 168 [ <variable>.devfn ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                        (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg:SI 168 [ <variable>.devfn ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
        (set (reg/v/f:SI 167 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                        (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg:SI 168 [ <variable>.devfn ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
        (set (reg/v/f:SI 167 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 168 [ <variable>.devfn ])
            (const_int 0 [0x0]))
        (label_ref:SI 65)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                            (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref:SI 65)
                (pc)))
        (set (reg:SI 168 [ <variable>.devfn ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                            (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref:SI 65)
                (pc)))
        (set (reg:SI 168 [ <variable>.devfn ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 168 [ <variable>.devfn ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
            (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref:SI 65)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 169)
    (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 167 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S1 A64])))
deferring deletion of insn with uid = 42.
modifying insn i3    43 r169:SI=zero_extend([r167:SI+0x28])
deferring rescan insn with uid = 43.
Failed to match this instruction:
(set (reg:SI 171)
    (ior:SI (subreg:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 167 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S1 A64]) 0)
        (const_int 393216 [0x60000])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
    (ior:SI (reg:SI 169)
        (const_int 393216 [0x60000])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
    (ior:SI (subreg:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 167 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S1 A64]) 0)
        (const_int 393216 [0x60000])))
Successfully matched this instruction:
(set (reg:SI 171)
    (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 167 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S1 A64])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
    (ior:SI (reg:SI 171)
        (const_int 393216 [0x60000])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (reg:SI 168 [ <variable>.devfn ]))
        (set (reg/v:SI 166 [ i ])
            (reg:SI 168 [ <variable>.devfn ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (reg:SI 168 [ <variable>.devfn ]))
        (set (reg/v:SI 166 [ i ])
            (reg:SI 168 [ <variable>.devfn ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (const_int 0 [0x0]))
        (set (reg/v:SI 166 [ i ])
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (const_int 0 [0x0]))
        (set (reg/v:SI 166 [ i ])
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 166 [ i ])
                (const_int 10 [0xa])))
        (set (reg/v:SI 166 [ i ])
            (plus:SI (reg/v:SI 166 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 166 [ i ])
                (const_int 10 [0xa])))
        (set (reg/v:SI 166 [ i ])
            (plus:SI (reg/v:SI 166 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 166 [ i ])
            (const_int 11 [0xb]))
        (label_ref:SI 57)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 166 [ i ])
                    (const_int 10 [0xa]))
                (label_ref:SI 57)
                (pc)))
        (set (reg/v:SI 166 [ i ])
            (plus:SI (reg/v:SI 166 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 166 [ i ])
                    (const_int 10 [0xa]))
                (label_ref:SI 57)
                (pc)))
        (set (reg/v:SI 166 [ i ])
            (plus:SI (reg/v:SI 166 [ i ])
                (const_int 1 [0x1])))
    ])


pci_fixup_dec21285

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={2d,2u} r25={1d,5u} r26={1d,4u} r165={2d,4u} r166={2d,3u} r167={1d,4u} r168={1d,2u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r175={1d,3u} 
;;    total ref usage 64{22d,42u,0e} in 17{17 regular + 0 call} insns.
(note 33 0 36 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 167 168
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 167 168
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 36 33 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 34 36 35 2 arch/arm/kernel/bios32.c:146 (set (reg/v/f:SI 167 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 35 34 38 2 NOTE_INSN_FUNCTION_BEG)

(insn 38 35 39 2 arch/arm/kernel/bios32.c:149 (set (reg:SI 168 [ <variable>.devfn ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 arch/arm/kernel/bios32.c:149 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ <variable>.devfn ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 40 39 41 2 arch/arm/kernel/bios32.c:149 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 65)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167 168
;; lr  def 	 165 166 169 170 171 175
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 167 168
;; live  gen 	 165 166 169 170 171 175
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 41 40 42 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 42 41 43 3 NOTE_INSN_DELETED)

(insn 43 42 44 3 arch/arm/kernel/bios32.c:151 (set (reg:SI 169)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 167 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S1 A64]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 44 43 45 3 arch/arm/kernel/bios32.c:151 (set (reg:SI 171)
        (ior:SI (reg:SI 169)
            (const_int 393216 [0x60000]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 169)
        (nil)))

(insn 45 44 46 3 arch/arm/kernel/bios32.c:151 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 167 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
        (reg:SI 171)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(insn 46 45 47 3 arch/arm/kernel/bios32.c:151 (set (reg:SI 165 [ ivtmp.375 ])
        (reg/v/f:SI 167 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 167 [ dev ])
        (nil)))

(insn 47 46 49 3 arch/arm/kernel/bios32.c:152 (set (reg/v:SI 166 [ i ])
        (reg:SI 168 [ <variable>.devfn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ <variable>.devfn ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 49 47 57 3 arch/arm/kernel/bios32.c:153 (set (reg:SI 175)
        (reg/v:SI 166 [ i ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165 166 175
;; lr  def 	 24 [cc] 165 166
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  gen 	 24 [cc] 165 166
;; live  kill	

;; Pred edge  4 [90.9%]  (dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 57 49 48 4 5 "" [1 uses])

(note 48 57 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 50 48 52 4 arch/arm/kernel/bios32.c:153 (set (mem/s/j:SI (plus:SI (reg:SI 165 [ ivtmp.375 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
        (reg:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 52 50 54 4 arch/arm/kernel/bios32.c:154 (set (mem/s/j:SI (plus:SI (reg:SI 165 [ ivtmp.375 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 54 52 55 4 arch/arm/kernel/bios32.c:155 (set (mem/s/j:SI (plus:SI (reg:SI 165 [ ivtmp.375 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 55 54 56 4 arch/arm/kernel/bios32.c:152 discrim 2 (set (reg/v:SI 166 [ i ])
        (plus:SI (reg/v:SI 166 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 56 55 58 4 arch/arm/kernel/bios32.c:152 discrim 2 (set (reg:SI 165 [ ivtmp.375 ])
        (plus:SI (reg:SI 165 [ ivtmp.375 ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 58 56 59 4 arch/arm/kernel/bios32.c:152 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 166 [ i ])
            (const_int 11 [0xb]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 59 58 65 4 arch/arm/kernel/bios32.c:152 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 57)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9091 [0x2383])
            (nil))))
;; End of basic block 4 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 165 166 175


;; Succ edge  4 [90.9%]  (dfs_back)
;; Succ edge  5 [9.1%]  (fallthru,loop_exit)

;; Start of basic block ( 4 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [9.1%]  (fallthru,loop_exit)
;; Pred edge  2 [39.0%] 
(code_label 65 59 68 5 6 "" [1 uses])

(note 68 65 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 42.
rescanning insn with uid = 43.
deleting insn with uid = 43.
ending the processing of deferred insns

;; Function pci_fixup_ide_bases (pci_fixup_ide_bases)[0:1048] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 8
insn_cost 9: 4
insn_cost 10: 0
insn_cost 12: 4
insn_cost 13: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 0
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 28: 4
insn_cost 29: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 139 [ <variable>.class ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139 [ <variable>.class ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(set (reg:SI 138)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
        (const_int 8 [0x8])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 137 [ dev ])
    (reg:SI 0 r0 [ dev ]))
Failed to match this instruction:
(set (reg:SI 138)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
        (const_int 8 [0x8])))
Successfully matched this instruction:
(set (reg:CC_SWP 24 cc)
    (compare:CC_SWP (lshiftrt:SI (reg:SI 139 [ <variable>.class ])
            (const_int 8 [0x8]))
        (reg:SI 140)))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_SWP 24 cc)
            (const_int 0 [0x0]))
        (label_ref:SI 35)
        (pc)))
deferring deletion of insn with uid = 7.
modifying other_insn    10 pc={(cc:CC_SWP!=0x0)?L35:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x184a
deferring rescan insn with uid = 10.
modifying insn i3     9 cc:CC_SWP=cmp(r139:SI 0>>0x8,r140:SI)
      REG_DEAD: r139:SI
      REG_DEAD: r140:SI
deferring rescan insn with uid = 9.
Failed to match this instruction:
(set (reg:CC_SWP 24 cc)
    (compare:CC_SWP (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
            (const_int 8 [0x8]))
        (reg:SI 140)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (lshiftrt:SI (reg:SI 139 [ <variable>.class ])
            (const_int 8 [0x8]))
        (const_int 257 [0x101])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 24 cc)
            (compare:CC_SWP (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (reg:SI 140)))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 24 cc)
            (compare:CC_SWP (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (reg:SI 140)))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 137 [ dev ])
    (reg:SI 0 r0 [ dev ]))
Failed to match this instruction:
(set (reg:CC_SWP 24 cc)
    (compare:CC_SWP (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
            (const_int 8 [0x8]))
        (reg:SI 140)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
            (const_int 8 [0x8]))
        (const_int 257 [0x101])))
Failed to match this instruction:
(set (reg:SI 140)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (lshiftrt:SI (reg:SI 139 [ <variable>.class ])
                (const_int 8 [0x8]))
            (reg:SI 140))
        (label_ref:SI 35)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8]))
            (reg:SI 140))
        (label_ref:SI 35)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (lshiftrt:SI (reg:SI 139 [ <variable>.class ])
                (const_int 8 [0x8]))
            (const_int 257 [0x101]))
        (label_ref:SI 35)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 141)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                        (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
                (const_int -129 [0xffffffffffffff7f])))
        (set (reg:SI 136 [ D.18475 ])
            (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 141)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                        (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
                (const_int -129 [0xffffffffffffff7f])))
        (set (reg:SI 136 [ D.18475 ])
            (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg:SI 136 [ D.18475 ])
            (const_int -129 [0xffffffffffffff7f]))
        (const_int 884 [0x374])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                            (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
                    (const_int -129 [0xffffffffffffff7f]))
                (const_int 884 [0x374])))
        (set (reg:SI 136 [ D.18475 ])
            (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (and:SI (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                            (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
                    (const_int -129 [0xffffffffffffff7f]))
                (const_int 884 [0x374])))
        (set (reg:SI 136 [ D.18475 ])
            (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 136 [ D.18475 ])
    (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
            (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
            (const_int -129 [0xffffffffffffff7f]))
        (const_int 884 [0x374])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 141)
            (const_int 884 [0x374]))
        (label_ref 23)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg:SI 136 [ D.18475 ])
                (const_int -129 [0xffffffffffffff7f]))
            (const_int 884 [0x374]))
        (label_ref 23)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
            (ior:SI (reg:SI 136 [ D.18475 ])
                (const_int 2 [0x2])))
        (set (reg:SI 135 [ D.18479 ])
            (ior:SI (reg:SI 136 [ D.18475 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
            (ior:SI (reg:SI 136 [ D.18475 ])
                (const_int 2 [0x2])))
        (set (reg:SI 135 [ D.18479 ])
            (ior:SI (reg:SI 136 [ D.18475 ])
                (const_int 2 [0x2])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 134 [ i ])
                (const_int 10 [0xa])))
        (set (reg/v:SI 134 [ i ])
            (plus:SI (reg/v:SI 134 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 134 [ i ])
                (const_int 10 [0xa])))
        (set (reg/v:SI 134 [ i ])
            (plus:SI (reg/v:SI 134 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 134 [ i ])
            (const_int 11 [0xb]))
        (label_ref:SI 27)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 134 [ i ])
                    (const_int 10 [0xa]))
                (label_ref:SI 27)
                (pc)))
        (set (reg/v:SI 134 [ i ])
            (plus:SI (reg/v:SI 134 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 134 [ i ])
                    (const_int 10 [0xa]))
                (label_ref:SI 27)
                (pc)))
        (set (reg/v:SI 134 [ i ])
            (plus:SI (reg/v:SI 134 [ i ])
                (const_int 1 [0x1])))
    ])


pci_fixup_ide_bases

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={3d,3u} r25={1d,7u} r26={1d,6u} r133={2d,4u} r134={2d,2u} r135={1d,2u} r136={1d,2u} r137={1d,2u} r138={1d,1u,1d} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 73{24d,48u,1e} in 18{18 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 138 139 140
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 138 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:165 (set (reg/v/f:SI 137 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/bios32.c:169 (set (reg:SI 139 [ <variable>.class ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(note 7 6 8 2 NOTE_INSN_DELETED)

(insn 8 7 9 2 arch/arm/kernel/bios32.c:169 (set (reg:SI 140)
        (const_int 257 [0x101])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:169 (set (reg:CC_SWP 24 cc)
        (compare:CC_SWP (lshiftrt:SI (reg:SI 139 [ <variable>.class ])
                (const_int 8 [0x8]))
            (reg:SI 140))) 221 {*arm_cmpsi_shiftsi_swp} (expr_list:REG_DEAD (reg:SI 139 [ <variable>.class ])
        (expr_list:REG_DEAD (reg:SI 140)
            (nil))))

(jump_insn 10 9 11 2 arch/arm/kernel/bios32.c:169 (set (pc)
        (if_then_else (ne (reg:CC_SWP 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
            (nil))))
;; End of basic block 2 -> ( 7 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137


;; Succ edge  7 [62.2%] 
;; Succ edge  3 [37.8%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 133 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 133 134
;; live  kill	

;; Pred edge  2 [37.8%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/kernel/bios32.c:169 (set (reg:SI 133 [ ivtmp.413 ])
        (reg/v/f:SI 137 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ dev ])
        (nil)))

(insn 13 12 27 3 arch/arm/kernel/bios32.c:169 (set (reg/v:SI 134 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 6 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 136 141
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 136 141
;; live  kill	

;; Pred edge  6 [90.9%]  (dfs_back)
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 27 13 14 4 12 "" [1 uses])

(note 14 27 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/bios32.c:174 (set (reg:SI 136 [ D.18475 ])
        (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 4 arch/arm/kernel/bios32.c:174 (set (reg:SI 141)
        (and:SI (reg:SI 136 [ D.18475 ])
            (const_int -129 [0xffffffffffffff7f]))) 67 {*arm_andsi3_insn} (nil))

(insn 17 16 18 4 arch/arm/kernel/bios32.c:174 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 141)
            (const_int 884 [0x374]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(jump_insn 18 17 19 4 arch/arm/kernel/bios32.c:174 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136


;; Succ edge  5 [28.0%]  (fallthru)
;; Succ edge  6 [72.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u24(11){ }u25(13){ }u26(25){ }u27(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 136
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 136
;; live  gen 	 135
;; live  kill	

;; Pred edge  4 [28.0%]  (fallthru)
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 19 21 5 arch/arm/kernel/bios32.c:175 (set (reg:SI 135 [ D.18479 ])
        (ior:SI (reg:SI 136 [ D.18475 ])
            (const_int 2 [0x2]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 136 [ D.18475 ])
        (nil)))

(insn 21 20 22 5 arch/arm/kernel/bios32.c:175 (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
        (reg:SI 135 [ D.18479 ])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 5 arch/arm/kernel/bios32.c:176 (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.413 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 135 [ D.18479 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.18479 ])
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u33(11){ }u34(13){ }u35(25){ }u36(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 24 [cc] 133 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 24 [cc] 133 134
;; live  kill	

;; Pred edge  4 [72.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 23 22 24 6 11 "" [1 uses])

(note 24 23 25 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 6 arch/arm/kernel/bios32.c:172 (set (reg/v:SI 134 [ i ])
        (plus:SI (reg/v:SI 134 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 26 25 28 6 arch/arm/kernel/bios32.c:172 (set (reg:SI 133 [ ivtmp.413 ])
        (plus:SI (reg:SI 133 [ ivtmp.413 ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 28 26 29 6 arch/arm/kernel/bios32.c:172 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ i ])
            (const_int 11 [0xb]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 29 28 35 6 arch/arm/kernel/bios32.c:172 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9091 [0x2383])
            (nil))))
;; End of basic block 6 -> ( 4 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134


;; Succ edge  4 [90.9%]  (dfs_back)
;; Succ edge  7 [9.1%]  (fallthru,loop_exit)

;; Start of basic block ( 6 2) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  6 [9.1%]  (fallthru,loop_exit)
;; Pred edge  2 [62.2%] 
(code_label 35 29 38 7 13 "" [1 uses])

(note 38 35 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
rescanning insn with uid = 9.
deleting insn with uid = 9.
verify found no changes in insn with uid = 10.
ending the processing of deferred insns

;; Function pci_fixup_it8152 (pci_fixup_it8152)[0:1051] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 0
insn_cost 11: 4
insn_cost 12: 0
insn_cost 15: 4
insn_cost 16: 4
insn_cost 29: 4
insn_cost 51: 0
insn_cost 21: 8
insn_cost 22: 4
insn_cost 23: 0
insn_cost 54: 0
insn_cost 30: 4
insn_cost 32: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 38: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.18514 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 136 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.18514 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 136 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
        (set (reg:SI 135 [ D.18514 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
        (set (reg:SI 135 [ D.18514 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
        (set (reg:SI 135 [ D.18514 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 136 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
        (set (reg:SI 135 [ D.18514 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 136 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (lshiftrt:SI (reg:SI 135 [ D.18514 ])
            (const_int 8 [0x8]))
        (const_int 1536 [0x600])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (const_int 1536 [0x600])))
        (set (reg:SI 135 [ D.18514 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (const_int 1536 [0x600])))
        (set (reg:SI 135 [ D.18514 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Successfully matched this instruction:
(set (reg:SI 135 [ D.18514 ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
            (const_int 8 [0x8]))
        (const_int 1536 [0x600])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 137)
            (const_int 1536 [0x600]))
        (label_ref 13)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (lshiftrt:SI (reg:SI 135 [ D.18514 ])
                (const_int 8 [0x8]))
            (const_int 1536 [0x600]))
        (label_ref 13)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 135 [ D.18514 ])
            (const_int 425984 [0x68000]))
        (label_ref 19)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 142)
            (const_int 0 [0x0]))
        (set (reg/v:SI 134 [ i ])
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 142)
            (const_int 0 [0x0]))
        (set (reg/v:SI 134 [ i ])
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 135 [ D.18514 ])
        (const_int 524547 [0x80103])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 135 [ D.18514 ])
            (reg:SI 138))
        (label_ref:SI 44)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 135 [ D.18514 ])
            (const_int 524547 [0x80103]))
        (label_ref:SI 44)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg:SI 135 [ D.18514 ])
        (const_int 524547 [0x80103])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 135 [ D.18514 ])
            (const_int 524547 [0x80103]))
        (label_ref:SI 44)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 134 [ i ])
                (const_int 10 [0xa])))
        (set (reg/v:SI 134 [ i ])
            (plus:SI (reg/v:SI 134 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 134 [ i ])
                (const_int 10 [0xa])))
        (set (reg/v:SI 134 [ i ])
            (plus:SI (reg/v:SI 134 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 134 [ i ])
            (const_int 11 [0xb]))
        (label_ref:SI 27)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 134 [ i ])
                    (const_int 10 [0xa]))
                (label_ref:SI 27)
                (pc)))
        (set (reg/v:SI 134 [ i ])
            (plus:SI (reg/v:SI 134 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 134 [ i ])
                    (const_int 10 [0xa]))
                (label_ref:SI 27)
                (pc)))
        (set (reg/v:SI 134 [ i ])
            (plus:SI (reg/v:SI 134 [ i ])
                (const_int 1 [0x1])))
    ])


pci_fixup_it8152

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r11={1d,8u} r12={1d} r13={1d,8u} r14={1d,1u} r24={4d,4u} r25={1d,8u} r26={1d,7u} r133={2d,4u} r134={2d,3u} r135={1d,3u,1d} r136={1d,2u} r137={1d,1u} r138={1d,1u} r142={1d,3u} 
;;    total ref usage 78{23d,54u,1e} in 22{22 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 136 137
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:258 (set (reg/v/f:SI 136 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/bios32.c:262 (set (reg:SI 135 [ D.18514 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/bios32.c:262 (set (reg:SI 137)
        (lshiftrt:SI (reg:SI 135 [ D.18514 ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:262 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137)
            (const_int 1536 [0x600]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(jump_insn 9 8 10 2 arch/arm/kernel/bios32.c:262 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136


;; Succ edge  4 [28.0%] 
;; Succ edge  3 [72.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/kernel/bios32.c:262 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.18514 ])
            (const_int 425984 [0x68000]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 12 11 13 3 arch/arm/kernel/bios32.c:262 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136


;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  5 [72.0%] 

;; Start of basic block ( 3 2 6) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 133 134 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  gen 	 133 134 142
;; live  kill	

;; Pred edge  3 [28.0%]  (fallthru)
;; Pred edge  2 [28.0%] 
;; Pred edge  6 [100.0%] 
(code_label 13 12 14 4 16 "" [2 uses])

(note 14 13 15 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 4 arch/arm/kernel/bios32.c:262 discrim 1 (set (reg:SI 133 [ ivtmp.446 ])
        (reg/v/f:SI 136 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ dev ])
        (nil)))

(insn 16 15 29 4 arch/arm/kernel/bios32.c:262 discrim 1 (set (reg/v:SI 134 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 29 16 51 4 arch/arm/kernel/bios32.c:266 (set (reg:SI 142)
        (reg/v:SI 134 [ i ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(jump_insn 51 29 52 4 (set (pc)
        (label_ref 27)) -1 (nil))
;; End of basic block 4 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142


;; Succ edge  7 [100.0%] 

(barrier 52 51 19)

;; Start of basic block ( 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 136
;; live  gen 	 24 [cc] 138
;; live  kill	

;; Pred edge  3 [72.0%] 
(code_label 19 52 20 5 17 "" [1 uses])

(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 22 5 arch/arm/kernel/bios32.c:262 discrim 2 (set (reg:SI 138)
        (const_int 524547 [0x80103])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 5 arch/arm/kernel/bios32.c:262 discrim 2 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.18514 ])
            (reg:SI 138))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg:SI 135 [ D.18514 ])
            (expr_list:REG_EQUAL (compare:CC (reg:SI 135 [ D.18514 ])
                    (const_int 524547 [0x80103]))
                (nil)))))

(jump_insn 23 22 53 5 arch/arm/kernel/bios32.c:262 discrim 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136


;; Succ edge  6 [37.8%]  (fallthru)
;; Succ edge  8 [62.2%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  gen 	
;; live  kill	

;; Pred edge  5 [37.8%]  (fallthru)
(note 53 23 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 54 53 55 6 (set (pc)
        (label_ref 13)) -1 (nil))
;; End of basic block 6 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136


;; Succ edge  4 [100.0%] 

(barrier 55 54 27)

;; Start of basic block ( 7 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 142
;; lr  def 	 24 [cc] 133 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; live  gen 	 24 [cc] 133 134
;; live  kill	

;; Pred edge  7 [91.7%]  (dfs_back)
;; Pred edge  4 [100.0%] 
(code_label 27 55 28 7 18 "" [2 uses])

(note 28 27 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 30 28 32 7 arch/arm/kernel/bios32.c:266 (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.446 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 32 30 34 7 arch/arm/kernel/bios32.c:267 (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.446 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 34 32 35 7 arch/arm/kernel/bios32.c:268 (set (mem/s/j:SI (plus:SI (reg:SI 133 [ ivtmp.446 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 35 34 36 7 arch/arm/kernel/bios32.c:265 discrim 2 (set (reg/v:SI 134 [ i ])
        (plus:SI (reg/v:SI 134 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 36 35 37 7 arch/arm/kernel/bios32.c:265 discrim 2 (set (reg:SI 133 [ ivtmp.446 ])
        (plus:SI (reg:SI 133 [ ivtmp.446 ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 37 36 38 7 arch/arm/kernel/bios32.c:265 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 134 [ i ])
            (const_int 11 [0xb]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 38 37 44 7 arch/arm/kernel/bios32.c:265 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 7 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 142


;; Succ edge  7 [91.7%]  (dfs_back)
;; Succ edge  8 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 7 5) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  7 [8.3%]  (fallthru,loop_exit)
;; Pred edge  5 [62.2%] 
(code_label 44 38 47 8 20 "" [1 uses])

(note 47 44 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_resource_to_bus (pcibios_resource_to_bus)[0:1057]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 0
insn_cost 14: 4
insn_cost 42: 0
insn_cost 19: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 0
insn_cost 26: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ root ])
    (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64]))
deferring deletion of insn with uid = 2.
modifying insn i3     8 r134:SI=[r0:SI+0x10]
      REG_DEAD: r0:SI
deferring rescan insn with uid = 8.
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.18655 ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 138 [ res ])
            (reg:SI 2 r2 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.18655 ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 138 [ res ])
            (reg:SI 2 r2 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18655 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18655 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18655 ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 138 [ res ])
            (reg:SI 2 r2 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18655 ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 138 [ res ])
            (reg:SI 2 r2 [ res ]))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg:SI 135 [ D.18655 ])
                    (const_int 256 [0x100]))
                (const_int 0 [0x0])))
        (set (reg:SI 139)
            (and:SI (reg:SI 135 [ D.18655 ])
                (const_int 256 [0x100])))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
deferring deletion of insn with uid = 10.
modifying other_insn    12 pc={(cc:CC_NOOV!=0x0)?L17:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 12.
modifying insn i3    11 {cc:CC_NOOV=cmp(r135:SI&0x100,0x0);r139:SI=r135:SI&0x100;}
deferring rescan insn with uid = 11.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 138 [ res ])
                            (const_int 13 [0xd])) [0 <variable>.flags+1 S1 A8])
                    (const_int 1 [0x1])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18655 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 138 [ res ])
                            (const_int 13 [0xd])) [0 <variable>.flags+1 S1 A8])
                    (const_int 1 [0x1])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18655 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 2 r2 [ res ])
                            (const_int 13 [0xd])) [0 <variable>.flags+1 S1 A8])
                    (const_int 1 [0x1])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18655 ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 138 [ res ])
            (reg:SI 2 r2 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 2 r2 [ res ])
                            (const_int 13 [0xd])) [0 <variable>.flags+1 S1 A8])
                    (const_int 1 [0x1])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18655 ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 138 [ res ])
            (reg:SI 2 r2 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:SI (reg:SI 135 [ D.18655 ])
                        (const_int 1 [0x1])
                        (const_int 8 [0x8]))
                    (const_int 0 [0x0]))
                (label_ref 17)
                (pc)))
        (set (reg:SI 139)
            (and:SI (reg:SI 135 [ D.18655 ])
                (const_int 256 [0x100])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:SI (reg:SI 135 [ D.18655 ])
                        (const_int 1 [0x1])
                        (const_int 8 [0x8]))
                    (const_int 0 [0x0]))
                (label_ref 17)
                (pc)))
        (set (reg:SI 139)
            (and:SI (reg:SI 135 [ D.18655 ])
                (const_int 256 [0x100])))
    ])
Successfully matched this instruction:
(set (reg:SI 139)
    (and:SI (reg:SI 135 [ D.18655 ])
        (const_int 256 [0x100])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg:SI 135 [ D.18655 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 135 [ D.18655 ])
            (const_int 1 [0x1])
            (const_int 9 [0x9]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 27)
        (pc)))
deferring deletion of insn with uid = 22.
modifying other_insn    24 pc={(cc:CC_NOOV==0x0)?L27:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3c
deferring rescan insn with uid = 24.
modifying insn i3    23 cc:CC_NOOV=cmp(zero_extract(r135:SI,0x1,0x9),0x0)
      REG_DEAD: r135:SI
deferring rescan insn with uid = 23.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 135 [ D.18655 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (label_ref 27)
        (pc)))
Failed to match this instruction:
(set (reg:SI 142)
    (minus:SI (mem/s/j:SI (reg/v/f:SI 138 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg/v:SI 133 [ offset ])))
Failed to match this instruction:
(set (mem/s/j:SI (reg/v/f:SI 137 [ region ]) [0 <variable>.start+0 S4 A32])
    (minus:SI (reg:SI 141 [ <variable>.start ])
        (reg/v:SI 133 [ offset ])))
Failed to match this instruction:
(set (mem/s/j:SI (reg/v/f:SI 137 [ region ]) [0 <variable>.start+0 S4 A32])
    (minus:SI (mem/s/j:SI (reg/v/f:SI 138 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg/v:SI 133 [ offset ])))
Successfully matched this instruction:
(set (reg:SI 142)
    (mem/s/j:SI (reg/v/f:SI 138 [ res ]) [0 <variable>.start+0 S4 A32]))
Failed to match this instruction:
(set (mem/s/j:SI (reg/v/f:SI 137 [ region ]) [0 <variable>.start+0 S4 A32])
    (minus:SI (reg:SI 142)
        (reg/v:SI 133 [ offset ])))
Failed to match this instruction:
(set (reg:SI 144)
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg/v:SI 133 [ offset ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ region ])
            (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (reg:SI 143 [ <variable>.end ])
        (reg/v:SI 133 [ offset ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ region ])
            (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg/v:SI 133 [ offset ])))
Successfully matched this instruction:
(set (reg:SI 144)
    (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
            (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ region ])
            (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (reg:SI 144)
        (reg/v:SI 133 [ offset ])))


pcibios_resource_to_bus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={2d,2u} r25={1d,7u} r26={1d,6u} r133={3d,2u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,2u} r138={1d,3u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 78{26d,52u,0e} in 18{18 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 6 3 2 NOTE_INSN_DELETED)

(insn 3 2 4 2 arch/arm/kernel/bios32.c:422 (set (reg/v/f:SI 137 [ region ])
        (reg:SI 1 r1 [ region ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ region ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/bios32.c:422 (set (reg/v/f:SI 138 [ res ])
        (reg:SI 2 r2 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ res ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/bios32.c:423 (set (reg/v/f:SI 134 [ root ])
        (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:426 (set (reg:SI 135 [ D.18655 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 10 9 11 2 NOTE_INSN_DELETED)

(insn 11 10 12 2 arch/arm/kernel/bios32.c:426 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 135 [ D.18655 ])
                        (const_int 256 [0x100]))
                    (const_int 0 [0x0])))
            (set (reg:SI 139)
                (and:SI (reg:SI 135 [ D.18655 ])
                    (const_int 256 [0x100])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn 12 11 13 2 arch/arm/kernel/bios32.c:426 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139


;; Succ edge  4 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 42 3 arch/arm/kernel/bios32.c:424 (set (reg/v:SI 133 [ offset ])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 42 14 43 3 (set (pc)
        (label_ref 20)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138


;; Succ edge  5 [100.0%] 

(barrier 43 42 17)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 17 43 18 4 25 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/bios32.c:427 (set (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ root ])
                (const_int 24 [0x18])) [0 <variable>.io_offset+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 20 19 21 5 26 "" [1 uses])

(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 22 21 23 5 NOTE_INSN_DELETED)

(insn 23 22 24 5 arch/arm/kernel/bios32.c:428 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 135 [ D.18655 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 135 [ D.18655 ])
        (nil)))

(jump_insn 24 23 25 5 arch/arm/kernel/bios32.c:428 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138


;; Succ edge  6 [61.0%]  (fallthru)
;; Succ edge  7 [39.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; live  gen 	 133
;; live  kill	

;; Pred edge  5 [61.0%]  (fallthru)
(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 6 arch/arm/kernel/bios32.c:429 (set (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ root ])
                (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ root ])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138
;; lr  def 	 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  gen 	 141 142 143 144
;; live  kill	

;; Pred edge  5 [39.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 27 26 28 7 27 "" [1 uses])

(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/kernel/bios32.c:431 (set (reg:SI 141 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 138 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 7 arch/arm/kernel/bios32.c:431 (set (reg:SI 142)
        (minus:SI (reg:SI 141 [ <variable>.start ])
            (reg/v:SI 133 [ offset ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 141 [ <variable>.start ])
        (nil)))

(insn 31 30 32 7 arch/arm/kernel/bios32.c:431 (set (mem/s/j:SI (reg/v/f:SI 137 [ region ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 32 31 33 7 arch/arm/kernel/bios32.c:432 (set (reg:SI 143 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ res ])
        (nil)))

(insn 33 32 34 7 arch/arm/kernel/bios32.c:432 (set (reg:SI 144)
        (minus:SI (reg:SI 143 [ <variable>.end ])
            (reg/v:SI 133 [ offset ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 143 [ <variable>.end ])
        (expr_list:REG_DEAD (reg/v:SI 133 [ offset ])
            (nil))))

(insn 34 33 0 7 arch/arm/kernel/bios32.c:432 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ region ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 144)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ region ])
            (nil))))
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 10.
deleting insn with uid = 22.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 11.
deleting insn with uid = 11.
verify found no changes in insn with uid = 12.
rescanning insn with uid = 23.
deleting insn with uid = 23.
verify found no changes in insn with uid = 24.
ending the processing of deferred insns

;; Function pcibios_bus_to_resource (pcibios_bus_to_resource)[0:1058] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 0
insn_cost 14: 4
insn_cost 42: 0
insn_cost 19: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 0
insn_cost 26: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
Successfully matched this instruction:
(set (reg/v/f:SI 134 [ root ])
    (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64]))
deferring deletion of insn with uid = 2.
modifying insn i3     8 r134:SI=[r0:SI+0x10]
      REG_DEAD: r0:SI
deferring rescan insn with uid = 8.
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.18675 ])
            (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 137 [ res ])
            (reg:SI 1 r1 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ D.18675 ])
            (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 137 [ res ])
            (reg:SI 1 r1 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18675 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18675 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18675 ])
            (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 137 [ res ])
            (reg:SI 1 r1 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18675 ])
            (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 137 [ res ])
            (reg:SI 1 r1 [ res ]))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg:SI 135 [ D.18675 ])
                    (const_int 256 [0x100]))
                (const_int 0 [0x0])))
        (set (reg:SI 139)
            (and:SI (reg:SI 135 [ D.18675 ])
                (const_int 256 [0x100])))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
deferring deletion of insn with uid = 10.
modifying other_insn    12 pc={(cc:CC_NOOV!=0x0)?L17:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 12.
modifying insn i3    11 {cc:CC_NOOV=cmp(r135:SI&0x100,0x0);r139:SI=r135:SI&0x100;}
deferring rescan insn with uid = 11.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 137 [ res ])
                            (const_int 13 [0xd])) [0 <variable>.flags+1 S1 A8])
                    (const_int 1 [0x1])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18675 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 137 [ res ])
                            (const_int 13 [0xd])) [0 <variable>.flags+1 S1 A8])
                    (const_int 1 [0x1])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18675 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 1 r1 [ res ])
                            (const_int 13 [0xd])) [0 <variable>.flags+1 S1 A8])
                    (const_int 1 [0x1])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18675 ])
            (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 137 [ res ])
            (reg:SI 1 r1 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 1 r1 [ res ])
                            (const_int 13 [0xd])) [0 <variable>.flags+1 S1 A8])
                    (const_int 1 [0x1])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg:SI 139)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ res ])
                        (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
                (const_int 256 [0x100])))
        (set (reg:SI 135 [ D.18675 ])
            (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ res ])
                    (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32]))
        (set (reg/v/f:SI 137 [ res ])
            (reg:SI 1 r1 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:SI (reg:SI 135 [ D.18675 ])
                        (const_int 1 [0x1])
                        (const_int 8 [0x8]))
                    (const_int 0 [0x0]))
                (label_ref 17)
                (pc)))
        (set (reg:SI 139)
            (and:SI (reg:SI 135 [ D.18675 ])
                (const_int 256 [0x100])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:SI (reg:SI 135 [ D.18675 ])
                        (const_int 1 [0x1])
                        (const_int 8 [0x8]))
                    (const_int 0 [0x0]))
                (label_ref 17)
                (pc)))
        (set (reg:SI 139)
            (and:SI (reg:SI 135 [ D.18675 ])
                (const_int 256 [0x100])))
    ])
Successfully matched this instruction:
(set (reg:SI 139)
    (and:SI (reg:SI 135 [ D.18675 ])
        (const_int 256 [0x100])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg:SI 135 [ D.18675 ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 135 [ D.18675 ])
            (const_int 1 [0x1])
            (const_int 9 [0x9]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 27)
        (pc)))
deferring deletion of insn with uid = 22.
modifying other_insn    24 pc={(cc:CC_NOOV==0x0)?L27:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3c
deferring rescan insn with uid = 24.
modifying insn i3    23 cc:CC_NOOV=cmp(zero_extract(r135:SI,0x1,0x9),0x0)
      REG_DEAD: r135:SI
deferring rescan insn with uid = 23.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 135 [ D.18675 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (label_ref 27)
        (pc)))
Failed to match this instruction:
(set (reg:SI 142)
    (plus:SI (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (reg/v/f:SI 138 [ region ]) [0 <variable>.start+0 S4 A32])))
Failed to match this instruction:
(set (mem/s/j:SI (reg/v/f:SI 137 [ res ]) [0 <variable>.start+0 S4 A32])
    (plus:SI (reg/v:SI 133 [ offset ])
        (reg:SI 141 [ <variable>.start ])))
Failed to match this instruction:
(set (mem/s/j:SI (reg/v/f:SI 137 [ res ]) [0 <variable>.start+0 S4 A32])
    (plus:SI (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (reg/v/f:SI 138 [ region ]) [0 <variable>.start+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 144)
    (plus:SI (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ region ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
            (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
    (plus:SI (reg/v:SI 133 [ offset ])
        (reg:SI 143 [ <variable>.end ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
            (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
    (plus:SI (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ region ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])))


pcibios_bus_to_resource

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r11={1d,7u} r12={1d} r13={1d,7u} r14={1d,1u} r24={2d,2u} r25={1d,7u} r26={1d,6u} r133={3d,2u} r134={1d,2u} r135={1d,2u} r136={1d,1u} r137={1d,3u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 78{26d,52u,0e} in 18{18 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137 138 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 6 3 2 NOTE_INSN_DELETED)

(insn 3 2 4 2 arch/arm/kernel/bios32.c:438 (set (reg/v/f:SI 137 [ res ])
        (reg:SI 1 r1 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ res ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/bios32.c:438 (set (reg/v/f:SI 138 [ region ])
        (reg:SI 2 r2 [ region ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ region ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/bios32.c:439 (set (reg/v/f:SI 134 [ root ])
        (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:442 (set (reg:SI 135 [ D.18675 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 10 9 11 2 NOTE_INSN_DELETED)

(insn 11 10 12 2 arch/arm/kernel/bios32.c:442 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 135 [ D.18675 ])
                        (const_int 256 [0x100]))
                    (const_int 0 [0x0])))
            (set (reg:SI 139)
                (and:SI (reg:SI 135 [ D.18675 ])
                    (const_int 256 [0x100])))
        ]) 69 {*andsi3_compare0} (nil))

(jump_insn 12 11 13 2 arch/arm/kernel/bios32.c:442 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139


;; Succ edge  4 [50.0%] 
;; Succ edge  3 [50.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138 139
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 42 3 arch/arm/kernel/bios32.c:440 (set (reg/v:SI 133 [ offset ])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 42 14 43 3 (set (pc)
        (label_ref 20)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138


;; Succ edge  5 [100.0%] 

(barrier 43 42 17)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135 137 138
;; live  gen 	 133
;; live  kill	

;; Pred edge  2 [50.0%] 
(code_label 17 43 18 4 30 "" [1 uses])

(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/bios32.c:443 (set (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ root ])
                (const_int 24 [0x18])) [0 <variable>.io_offset+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 140
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 137 138
;; live  gen 	 24 [cc] 140
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 20 19 21 5 31 "" [1 uses])

(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 22 21 23 5 NOTE_INSN_DELETED)

(insn 23 22 24 5 arch/arm/kernel/bios32.c:444 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 135 [ D.18675 ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 135 [ D.18675 ])
        (nil)))

(jump_insn 24 23 25 5 arch/arm/kernel/bios32.c:444 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 27)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 137 138


;; Succ edge  6 [61.0%]  (fallthru)
;; Succ edge  7 [39.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138
;; live  gen 	 133
;; live  kill	

;; Pred edge  5 [61.0%]  (fallthru)
(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 6 arch/arm/kernel/bios32.c:445 (set (reg/v:SI 133 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ root ])
                (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ root ])
        (nil)))
;; End of basic block 6 -> ( 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 138
;; lr  def 	 141 142 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 137 138
;; live  gen 	 141 142 143 144
;; live  kill	

;; Pred edge  5 [39.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 27 26 28 7 32 "" [1 uses])

(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 7 arch/arm/kernel/bios32.c:447 (set (reg:SI 141 [ <variable>.start ])
        (mem/s/j:SI (reg/v/f:SI 138 [ region ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 7 arch/arm/kernel/bios32.c:447 (set (reg:SI 142)
        (plus:SI (reg/v:SI 133 [ offset ])
            (reg:SI 141 [ <variable>.start ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 141 [ <variable>.start ])
        (nil)))

(insn 31 30 32 7 arch/arm/kernel/bios32.c:447 (set (mem/s/j:SI (reg/v/f:SI 137 [ res ]) [0 <variable>.start+0 S4 A32])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (nil)))

(insn 32 31 33 7 arch/arm/kernel/bios32.c:448 (set (reg:SI 143 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ region ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ region ])
        (nil)))

(insn 33 32 34 7 arch/arm/kernel/bios32.c:448 (set (reg:SI 144)
        (plus:SI (reg/v:SI 133 [ offset ])
            (reg:SI 143 [ <variable>.end ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 143 [ <variable>.end ])
        (expr_list:REG_DEAD (reg/v:SI 133 [ offset ])
            (nil))))

(insn 34 33 0 7 arch/arm/kernel/bios32.c:448 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ res ])
                (const_int 4 [0x4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 144)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ res ])
            (nil))))
;; End of basic block 7 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 10.
deleting insn with uid = 22.
rescanning insn with uid = 8.
deleting insn with uid = 8.
rescanning insn with uid = 11.
deleting insn with uid = 11.
verify found no changes in insn with uid = 12.
rescanning insn with uid = 23.
deleting insn with uid = 23.
verify found no changes in insn with uid = 24.
ending the processing of deferred insns

;; Function pcibios_align_resource (pcibios_align_resource)[0:1064]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 3: 4
insn_cost 5: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 0
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 25: 8
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 33: 4
insn_cost 39: 0
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ start ])
            (mem/s/j:SI (reg:SI 1 r1 [ res ]) [0 <variable>.start+0 S4 A32]))
        (set (reg/v/f:SI 138 [ res ])
            (reg:SI 1 r1 [ res ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ start ])
            (mem/s/j:SI (reg:SI 1 r1 [ res ]) [0 <variable>.start+0 S4 A32]))
        (set (reg/v/f:SI 138 [ res ])
            (reg:SI 1 r1 [ res ]))
    ])
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])
        (const_int 256 [0x100])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 142 [ <variable>.flags ])
            (const_int 1 [0x1])
            (const_int 8 [0x8]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 23)
        (pc)))
deferring deletion of insn with uid = 11.
modifying other_insn    13 pc={(cc:CC_NOOV==0x0)?L23:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3c
deferring rescan insn with uid = 13.
modifying insn i3    12 cc:CC_NOOV=cmp(zero_extract(r142:SI,0x1,0x8),0x0)
      REG_DEAD: r142:SI
deferring rescan insn with uid = 12.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 138 [ res ])
                    (const_int 13 [0xd])) [0 <variable>.flags+1 S1 A8])
            (const_int 1 [0x1])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 142 [ <variable>.flags ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0x0]))
        (label_ref 23)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 138 [ res ])
                        (const_int 13 [0xd])) [0 <variable>.flags+1 S1 A8])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 23)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg/v:SI 133 [ start ])
            (const_int 768 [0x300]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 23)
        (pc)))
deferring deletion of insn with uid = 15.
modifying other_insn    17 pc={(cc:CC_NOOV==0x0)?L23:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3c
deferring rescan insn with uid = 17.
modifying insn i3    16 {cc:CC_NOOV=cmp(r133:SI&0x300,0x0);clobber scratch;}
deferring rescan insn with uid = 16.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:SI (reg/v:SI 133 [ start ])
                (const_int 768 [0x300]))
            (const_int 0 [0x0]))
        (label_ref 23)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 135 [ D.18811 ])
    (plus:SI (reg/v:SI 133 [ start ])
        (const_int 1023 [0x3ff])))
rejecting combination of insns 19 and 20
original costs 4 + 4 = 8
replacement cost 12
Failed to match this instruction:
(set (reg:SI 145)
    (and:SI (plus:SI (reg:SI 144)
            (const_int 3 [0x3]))
        (const_int -1021 [0xfffffffffffffc03])))
Failed to match this instruction:
(set (reg:SI 145)
    (and:SI (plus:SI (reg/v:SI 133 [ start ])
            (const_int 1023 [0x3ff]))
        (const_int -1021 [0xfffffffffffffc03])))
Successfully matched this instruction:
(set (reg:SI 135 [ D.18811 ])
    (plus:SI (reg/v:SI 133 [ start ])
        (const_int 1023 [0x3ff])))
Successfully matched this instruction:
(set (reg:SI 145)
    (and:SI (reg:SI 135 [ D.18811 ])
        (const_int -1021 [0xfffffffffffffc03])))
rejecting combination of insns 19, 20 and 21
original costs 4 + 4 + 4 = 12
replacement costs 12 + 4 = 16
Successfully matched this instruction:
(set (reg/v:SI 133 [ start ])
    (and:SI (reg:SI 135 [ D.18811 ])
        (const_int -1024 [0xfffffffffffffc00])))
deferring deletion of insn with uid = 21.
modifying insn i3    22 r133:SI=r135:SI&0xfffffffffffffc00
      REG_DEAD: r135:SI
deferring rescan insn with uid = 22.
Failed to match this instruction:
(set (reg/v:SI 133 [ start ])
    (and:SI (plus:SI (reg:SI 144)
            (const_int 3 [0x3]))
        (const_int -1024 [0xfffffffffffffc00])))
Failed to match this instruction:
(set (reg/v:SI 133 [ start ])
    (and:SI (plus:SI (reg/v:SI 133 [ start ])
            (const_int 1023 [0x3ff]))
        (const_int -1024 [0xfffffffffffffc00])))
Successfully matched this instruction:
(set (reg:SI 135 [ D.18811 ])
    (plus:SI (reg/v:SI 133 [ start ])
        (const_int 1023 [0x3ff])))
Successfully matched this instruction:
(set (reg/v:SI 133 [ start ])
    (and:SI (reg:SI 135 [ D.18811 ])
        (const_int -1024 [0xfffffffffffffc00])))
rejecting combination of insns 19, 20 and 22
original costs 4 + 4 + 8 = 16
replacement costs 12 + 8 = 20
Failed to match this instruction:
(set (reg:SI 134 [ D.18813 ])
    (plus:SI (plus:SI (reg/v:SI 133 [ start ])
            (reg/v:SI 140 [ align ]))
        (const_int -1 [0xffffffffffffffff])))
Failed to match this instruction:
(set (reg:SI 147)
    (and:SI (plus:SI (reg:SI 146)
            (reg/v:SI 133 [ start ]))
        (reg:SI 148)))
Failed to match this instruction:
(set (reg:SI 147)
    (and:SI (neg:SI (reg/v:SI 140 [ align ]))
        (reg:SI 134 [ D.18813 ])))
Failed to match this instruction:
(set (reg:SI 147)
    (and:SI (plus:SI (plus:SI (reg/v:SI 133 [ start ])
                (reg/v:SI 140 [ align ]))
            (const_int -1 [0xffffffffffffffff]))
        (reg:SI 148)))
Successfully matched this instruction:
(set (reg:SI 134 [ D.18813 ])
    (plus:SI (reg/v:SI 133 [ start ])
        (reg/v:SI 140 [ align ])))
Failed to match this instruction:
(set (reg:SI 147)
    (and:SI (plus:SI (reg:SI 134 [ D.18813 ])
            (const_int -1 [0xffffffffffffffff]))
        (reg:SI 148)))
Failed to match this instruction:
(set (reg:SI 147)
    (and:SI (plus:SI (reg:SI 146)
            (reg/v:SI 133 [ start ]))
        (neg:SI (reg/v:SI 140 [ align ]))))
Successfully matched this instruction:
(set (reg:SI 148)
    (neg:SI (reg/v:SI 140 [ align ])))
Failed to match this instruction:
(set (reg:SI 147)
    (and:SI (plus:SI (reg:SI 146)
            (reg/v:SI 133 [ start ]))
        (reg:SI 148)))
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (reg:SI 134 [ D.18813 ])
        (reg:SI 148)))
deferring deletion of insn with uid = 28.
modifying insn i3    33 r0:SI=r134:SI&r148:SI
      REG_DEAD: r134:SI
      REG_DEAD: r148:SI
deferring rescan insn with uid = 33.
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (neg:SI (reg/v:SI 140 [ align ]))
        (reg:SI 134 [ D.18813 ])))
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (plus:SI (reg:SI 146)
            (reg/v:SI 133 [ start ]))
        (reg:SI 148)))
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (plus:SI (plus:SI (reg/v:SI 133 [ start ])
                (reg/v:SI 140 [ align ]))
            (const_int -1 [0xffffffffffffffff]))
        (reg:SI 148)))
Successfully matched this instruction:
(set (reg:SI 134 [ D.18813 ])
    (plus:SI (reg/v:SI 133 [ start ])
        (reg/v:SI 140 [ align ])))
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (plus:SI (reg:SI 134 [ D.18813 ])
            (const_int -1 [0xffffffffffffffff]))
        (reg:SI 148)))
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (plus:SI (reg:SI 146)
            (reg/v:SI 133 [ start ]))
        (neg:SI (reg/v:SI 140 [ align ]))))
Successfully matched this instruction:
(set (reg:SI 148)
    (neg:SI (reg/v:SI 140 [ align ])))
Failed to match this instruction:
(set (reg/i:SI 0 r0)
    (and:SI (plus:SI (reg:SI 146)
            (reg/v:SI 133 [ start ]))
        (reg:SI 148)))
Failed to match this instruction:
(parallel [
        (use (and:SI (reg:SI 134 [ D.18813 ])
                (reg:SI 148)))
        (set (reg/i:SI 0 r0)
            (and:SI (reg:SI 134 [ D.18813 ])
                (reg:SI 148)))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (reg:SI 134 [ D.18813 ])
                (reg:SI 148)))
        (set (reg/i:SI 0 r0)
            (and:SI (reg:SI 134 [ D.18813 ])
                (reg:SI 148)))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (neg:SI (reg/v:SI 140 [ align ]))
                (reg:SI 134 [ D.18813 ])))
        (set (reg/i:SI 0 r0)
            (and:SI (neg:SI (reg/v:SI 140 [ align ]))
                (reg:SI 134 [ D.18813 ])))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (neg:SI (reg/v:SI 140 [ align ]))
                (reg:SI 134 [ D.18813 ])))
        (set (reg/i:SI 0 r0)
            (and:SI (neg:SI (reg/v:SI 140 [ align ]))
                (reg:SI 134 [ D.18813 ])))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (plus:SI (reg:SI 146)
                    (reg/v:SI 133 [ start ]))
                (reg:SI 148)))
        (set (reg/i:SI 0 r0)
            (and:SI (plus:SI (reg:SI 146)
                    (reg/v:SI 133 [ start ]))
                (reg:SI 148)))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (plus:SI (reg:SI 146)
                    (reg/v:SI 133 [ start ]))
                (reg:SI 148)))
        (set (reg/i:SI 0 r0)
            (and:SI (plus:SI (reg:SI 146)
                    (reg/v:SI 133 [ start ]))
                (reg:SI 148)))
    ])


pcibios_align_resource

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 24[cc]
;;  ref usage 	r0={2d,2u} r1={1d,1u} r2={1d} r3={1d,1u} r11={1d,5u} r12={1d} r13={1d,5u} r14={1d,1u} r24={2d,2u} r25={1d,5u} r26={1d,4u} r133={2d,3u,1d} r134={1d,1u} r135={1d,1u,1d} r138={1d,2u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 72{27d,43u,2e} in 16{16 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 138 140 141 142
;; live  in  	 1 [r1] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 138 140 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 7 5 2 arch/arm/kernel/bios32.c:604 (set (reg/v/f:SI 138 [ res ])
        (reg:SI 1 r1 [ res ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ res ])
        (nil)))

(insn 5 3 6 2 arch/arm/kernel/bios32.c:604 (set (reg/v:SI 140 [ align ])
        (reg:SI 3 r3 [ align ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ align ])
        (nil)))

(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/kernel/bios32.c:605 (set (reg/v:SI 133 [ start ])
        (mem/s/j:SI (reg/v/f:SI 138 [ res ]) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:607 (set (reg:SI 142 [ <variable>.flags ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ res ])
                (const_int 12 [0xc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ res ])
        (nil)))

(note 11 10 12 2 NOTE_INSN_DELETED)

(insn 12 11 13 2 arch/arm/kernel/bios32.c:607 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 142 [ <variable>.flags ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 142 [ <variable>.flags ])
        (nil)))

(jump_insn 13 12 14 2 arch/arm/kernel/bios32.c:607 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140


;; Succ edge  3 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 143
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  gen 	 24 [cc] 143
;; live  kill	

;; Pred edge  2 [61.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 15 14 16 3 NOTE_INSN_DELETED)

(insn 16 15 17 3 arch/arm/kernel/bios32.c:607 discrim 1 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 133 [ start ])
                        (const_int 768 [0x300]))
                    (const_int 0 [0x0])))
            (clobber (scratch:SI))
        ]) 70 {*andsi3_compare0_scratch} (nil))

(jump_insn 17 16 18 3 arch/arm/kernel/bios32.c:607 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 23)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140


;; Succ edge  4 [61.0%]  (fallthru)
;; Succ edge  5 [39.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 133 135 144 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  gen 	 133 135 144 145
;; live  kill	

;; Pred edge  3 [61.0%]  (fallthru)
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 4 arch/arm/kernel/bios32.c:608 (set (reg:SI 144)
        (plus:SI (reg/v:SI 133 [ start ])
            (const_int 1020 [0x3fc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 133 [ start ])
        (nil)))

(insn 20 19 21 4 arch/arm/kernel/bios32.c:608 (set (reg:SI 135 [ D.18811 ])
        (plus:SI (reg:SI 144)
            (const_int 3 [0x3]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 133 [ start ])
                (const_int 1023 [0x3ff]))
            (nil))))

(note 21 20 22 4 NOTE_INSN_DELETED)

(insn 22 21 23 4 arch/arm/kernel/bios32.c:608 (set (reg/v:SI 133 [ start ])
        (and:SI (reg:SI 135 [ D.18811 ])
            (const_int -1024 [0xfffffffffffffc00]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.18811 ])
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 2 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 140
;; lr  def 	 0 [r0] 134 146 147 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 140
;; live  gen 	 0 [r0] 134 146 147 148
;; live  kill	

;; Pred edge  2 [39.0%] 
;; Pred edge  3 [39.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 23 22 24 5 35 "" [2 uses])

(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/bios32.c:610 (set (reg:SI 146)
        (plus:SI (reg/v:SI 140 [ align ])
            (const_int -1 [0xffffffffffffffff]))) 4 {*arm_addsi3} (nil))

(insn 26 25 27 5 arch/arm/kernel/bios32.c:610 (set (reg:SI 134 [ D.18813 ])
        (plus:SI (reg:SI 146)
            (reg/v:SI 133 [ start ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 146)
        (expr_list:REG_DEAD (reg/v:SI 133 [ start ])
            (nil))))

(insn 27 26 28 5 arch/arm/kernel/bios32.c:613 (set (reg:SI 148)
        (neg:SI (reg/v:SI 140 [ align ]))) 127 {*arm_negsi2} (expr_list:REG_DEAD (reg/v:SI 140 [ align ])
        (nil)))

(note 28 27 33 5 NOTE_INSN_DELETED)

(insn 33 28 39 5 arch/arm/kernel/bios32.c:613 (set (reg/i:SI 0 r0)
        (and:SI (reg:SI 134 [ D.18813 ])
            (reg:SI 148))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.18813 ])
        (expr_list:REG_DEAD (reg:SI 148)
            (nil))))

(insn 39 33 0 5 arch/arm/kernel/bios32.c:613 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 11.
deleting insn with uid = 15.
deleting insn with uid = 21.
deleting insn with uid = 28.
rescanning insn with uid = 12.
deleting insn with uid = 12.
verify found no changes in insn with uid = 13.
rescanning insn with uid = 16.
deleting insn with uid = 16.
verify found no changes in insn with uid = 17.
rescanning insn with uid = 22.
deleting insn with uid = 22.
rescanning insn with uid = 33.
deleting insn with uid = 33.
ending the processing of deferred insns

;; Function pci_fixup_dec21142 (pci_fixup_dec21142)[0:1049] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
        (set (reg/v/f:SI 133 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
        (set (reg/v/f:SI 133 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])


pci_fixup_dec21142

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={3d,1u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,2u} 
;;    total ref usage 147{131d,16u,0e} in 6{5 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:186 (set (reg/v/f:SI 133 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 include/linux/pci.h:773 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 include/linux/pci.h:773 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ dev ])
        (nil)))

(insn 8 7 9 2 include/linux/pci.h:773 (set (reg:SI 2 r2)
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/linux/pci.h:773 (set (reg:SI 3 r3)
        (const_int -2147483648 [0xffffffff80000000])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 10 9 11 2 include/linux/pci.h:773 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_dword") [flags 0x41] <function_decl 0x10f95880 pci_bus_write_config_dword>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 11 10 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_fixup_cy82c693 (pci_fixup_cy82c693)[0:1050] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 8
insn_cost 9: 4
insn_cost 10: 0
insn_cost 12: 4
insn_cost 13: 4
insn_cost 95: 16
insn_cost 97: 16
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 0
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 0
insn_cost 38: 4
insn_cost 39: 4
insn_cost 41: 4
insn_cost 43: 4
insn_cost 45: 4
insn_cost 47: 4
insn_cost 49: 4
insn_cost 98: 0
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 4
insn_cost 57: 0
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 4
insn_cost 62: 4
insn_cost 63: 0
insn_cost 64: 4
insn_cost 65: 4
insn_cost 66: 4
insn_cost 67: 4
insn_cost 68: 0
insn_cost 69: 4
insn_cost 70: 4
insn_cost 71: 4
insn_cost 72: 4
insn_cost 73: 0
insn_cost 74: 4
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 4
insn_cost 78: 0
insn_cost 79: 4
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Successfully matched this instruction:
(set (reg:CC_SWP 24 cc)
    (compare:CC_SWP (lshiftrt:SI (reg:SI 136 [ D.18490 ])
            (const_int 8 [0x8]))
        (reg:SI 139)))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_SWP 24 cc)
            (const_int 0 [0x0]))
        (label_ref 52)
        (pc)))
deferring deletion of insn with uid = 7.
modifying other_insn    10 pc={(cc:CC_SWP!=0x0)?L52:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1c20
deferring rescan insn with uid = 10.
modifying insn i3     9 cc:CC_SWP=cmp(r136:SI 0>>0x8,r139:SI)
      REG_DEAD: r139:SI
deferring rescan insn with uid = 9.
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 24 cc)
            (compare:CC_SWP (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (reg:SI 139)))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 24 cc)
            (compare:CC_SWP (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (reg:SI 139)))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (lshiftrt:SI (reg:SI 136 [ D.18490 ])
            (const_int 8 [0x8]))
        (const_int 257 [0x101])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 24 cc)
            (compare:CC_SWP (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (reg:SI 139)))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 24 cc)
            (compare:CC_SWP (lshiftrt:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (reg:SI 139)))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (const_int 257 [0x101])))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (const_int 257 [0x101])))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Successfully matched this instruction:
(set (reg:SI 136 [ D.18490 ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
            (const_int 8 [0x8]))
        (const_int 257 [0x101])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (lshiftrt:SI (reg:SI 136 [ D.18490 ])
                (const_int 8 [0x8]))
            (reg:SI 139))
        (label_ref 52)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                        (const_int 8 [0x8]))
                    (reg:SI 139))
                (label_ref 52)
                (pc)))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                        (const_int 8 [0x8]))
                    (reg:SI 139))
                (label_ref 52)
                (pc)))
        (set (reg:SI 136 [ D.18490 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
    ])
Successfully matched this instruction:
(set (reg:SI 136 [ D.18490 ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8]))
            (reg:SI 139))
        (label_ref 52)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (lshiftrt:SI (reg:SI 136 [ D.18490 ])
                (const_int 8 [0x8]))
            (const_int 257 [0x101]))
        (label_ref 52)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (zero_extract:SI (reg:SI 136 [ D.18490 ])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ base1 ])
            (if_then_else:SI (ne (reg:SI 140)
                    (const_int 0 [0x0]))
                (const_int 1012 [0x3f4])
                (const_int 884 [0x374])))
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 140)
                (const_int 0 [0x0])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ base1 ])
            (if_then_else:SI (ne (reg:SI 140)
                    (const_int 0 [0x0]))
                (const_int 1012 [0x3f4])
                (const_int 884 [0x374])))
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 140)
                (const_int 0 [0x0])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ base1 ])
            (if_then_else:SI (ne (zero_extract:SI (reg:SI 136 [ D.18490 ])
                        (const_int 1 [0x1])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0]))
                (const_int 1012 [0x3f4])
                (const_int 884 [0x374])))
        (set (reg:CC 24 cc)
            (compare:CC (zero_extract:SI (reg:SI 136 [ D.18490 ])
                    (const_int 1 [0x1])
                    (const_int 7 [0x7]))
                (const_int 0 [0x0])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ base1 ])
            (if_then_else:SI (ne (zero_extract:SI (reg:SI 136 [ D.18490 ])
                        (const_int 1 [0x1])
                        (const_int 7 [0x7]))
                    (const_int 0 [0x0]))
                (const_int 1012 [0x3f4])
                (const_int 884 [0x374])))
        (set (reg:CC 24 cc)
            (compare:CC (zero_extract:SI (reg:SI 136 [ D.18490 ])
                    (const_int 1 [0x1])
                    (const_int 7 [0x7]))
                (const_int 0 [0x0])))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (zero_extract:SI (reg:SI 136 [ D.18490 ])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 141)
    (if_then_else:SI (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (const_int 497 [0x1f1])
        (const_int 369 [0x171])))
Successfully matched this instruction:
(set (reg:SI 3 r3)
    (ior:SI (reg/v:SI 134 [ base0 ])
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 26.
modifying insn i3    30 r3:SI=r134:SI|0x1
      REG_DEAD: r134:SI
deferring rescan insn with uid = 30.
Failed to match this instruction:
(set (reg:SI 3 r3)
    (if_then_else:SI (ne:SI (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (const_int 497 [0x1f1])
        (const_int 369 [0x171])))
Successfully matched this instruction:
(set (reg:SI 3 r3)
    (ior:SI (reg/v:SI 133 [ base1 ])
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 32.
modifying insn i3    36 r3:SI=r133:SI|0x1
      REG_DEAD: r133:SI
deferring rescan insn with uid = 36.
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
            (const_int 0 [0x0]))
        (set (reg:SI 143)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
            (const_int 0 [0x0]))
        (set (reg:SI 143)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 149)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
                (const_int 7 [0x7])))
        (set (reg:SI 135 [ D.18501 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 149)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
                (const_int 7 [0x7])))
        (set (reg:SI 135 [ D.18501 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 135 [ D.18501 ])
            (const_int 3 [0x3])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref:SI 90)
        (pc)))
deferring deletion of insn with uid = 55.
modifying other_insn    57 pc={(cc:CC_NOOV!=0x0)?L90:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x17d6
deferring rescan insn with uid = 57.
modifying insn i3    56 cc:CC_NOOV=cmp(zero_extract(r135:SI,0x3,0x0),0x0)
deferring rescan insn with uid = 56.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 28 [0x1c])) [0 <variable>.devfn+0 S1 A32])
                    (const_int 3 [0x3])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg:SI 135 [ D.18501 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 28 [0x1c])) [0 <variable>.devfn+0 S1 A32])
                    (const_int 3 [0x3])
                    (const_int 0 [0x0]))
                (const_int 0 [0x0])))
        (set (reg:SI 135 [ D.18501 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg:SI 135 [ D.18501 ])
                (const_int 3 [0x3])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref:SI 90)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 137 [ dev ])
                                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S1 A32])
                        (const_int 3 [0x3])
                        (const_int 0 [0x0]))
                    (const_int 0 [0x0]))
                (label_ref:SI 90)
                (pc)))
        (set (reg:SI 135 [ D.18501 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 137 [ dev ])
                                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S1 A32])
                        (const_int 3 [0x3])
                        (const_int 0 [0x0]))
                    (const_int 0 [0x0]))
                (label_ref:SI 90)
                (pc)))
        (set (reg:SI 135 [ D.18501 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 135 [ D.18501 ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
            (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 28 [0x1c])) [0 <variable>.devfn+0 S1 A32])
                (const_int 3 [0x3])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref:SI 90)
        (pc)))


pci_fixup_cy82c693

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={15d,8u} r1={15d,7u} r2={15d,7u} r3={15d,7u} r11={1d,6u} r12={8d} r13={1d,13u} r14={7d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={10d,4u} r25={1d,6u} r26={1d,5u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r133={1d,1u} r134={1d,1u} r135={1d,2u} r136={1d,2u} r137={1d,21u} r138={1d,1u,1d} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,6u} r149={1d,1u} 
;;    total ref usage 975{871d,103u,1e} in 55{48 regular + 7 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 138 139
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 138 139
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:208 (set (reg/v/f:SI 137 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/bios32.c:209 (set (reg:SI 136 [ D.18490 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(note 7 6 8 2 NOTE_INSN_DELETED)

(insn 8 7 9 2 arch/arm/kernel/bios32.c:209 (set (reg:SI 139)
        (const_int 257 [0x101])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:209 (set (reg:CC_SWP 24 cc)
        (compare:CC_SWP (lshiftrt:SI (reg:SI 136 [ D.18490 ])
                (const_int 8 [0x8]))
            (reg:SI 139))) 221 {*arm_cmpsi_shiftsi_swp} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(jump_insn 10 9 11 2 arch/arm/kernel/bios32.c:209 (set (pc)
        (if_then_else (ne (reg:CC_SWP 24 cc)
                (const_int 0 [0x0]))
            (label_ref 52)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 140 141 142 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 134 140 141 142 143
;; live  kill	 14 [lr]

;; Pred edge  2 [28.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/kernel/bios32.c:212 (set (reg:SI 140)
        (and:SI (reg:SI 136 [ D.18490 ])
            (const_int 128 [0x80]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.18490 ])
        (nil)))

(insn 13 12 95 3 arch/arm/kernel/bios32.c:212 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (nil)))

(insn 95 13 97 3 arch/arm/kernel/bios32.c:217 (set (reg/v:SI 133 [ base1 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 1012 [0x3f4])
            (const_int 884 [0x374]))) 240 {*movsicc_insn} (nil))

(insn 97 95 26 3 arch/arm/kernel/bios32.c:217 (set (reg/v:SI 134 [ base0 ])
        (if_then_else:SI (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (const_int 496 [0x1f0])
            (const_int 368 [0x170]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(note 26 97 27 3 NOTE_INSN_DELETED)

(insn 27 26 28 3 include/linux/pci.h:773 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 3 include/linux/pci.h:773 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 include/linux/pci.h:773 (set (reg:SI 2 r2)
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 3 include/linux/pci.h:773 (set (reg:SI 3 r3)
        (ior:SI (reg/v:SI 134 [ base0 ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 134 [ base0 ])
        (nil)))

(call_insn 31 30 32 3 include/linux/pci.h:773 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_dword") [flags 0x41] <function_decl 0x10f95880 pci_bus_write_config_dword>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 32 31 33 3 NOTE_INSN_DELETED)

(insn 33 32 34 3 include/linux/pci.h:773 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 3 include/linux/pci.h:773 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 3 include/linux/pci.h:773 (set (reg:SI 2 r2)
        (const_int 20 [0x14])) 167 {*arm_movsi_insn} (nil))

(insn 36 35 37 3 include/linux/pci.h:773 (set (reg:SI 3 r3)
        (ior:SI (reg/v:SI 133 [ base1 ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg/v:SI 133 [ base1 ])
        (nil)))

(call_insn 37 36 38 3 include/linux/pci.h:773 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_dword") [flags 0x41] <function_decl 0x10f95880 pci_bus_write_config_dword>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 38 37 39 3 arch/arm/kernel/bios32.c:225 (set (reg:SI 143)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 41 3 arch/arm/kernel/bios32.c:225 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 41 39 43 3 arch/arm/kernel/bios32.c:226 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 43 41 45 3 arch/arm/kernel/bios32.c:227 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 45 43 47 3 arch/arm/kernel/bios32.c:229 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 492 [0x1ec])) [0 <variable>.start+0 S4 A32])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 47 45 49 3 arch/arm/kernel/bios32.c:230 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 496 [0x1f0])) [0 <variable>.end+0 S4 A64])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 49 47 98 3 arch/arm/kernel/bios32.c:231 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 504 [0x1f8])) [0 <variable>.flags+0 S4 A64])
        (reg:SI 143)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (expr_list:REG_DEAD (reg/v/f:SI 137 [ dev ])
            (expr_list:REG_EQUAL (const_int 0 [0x0])
                (nil)))))

(jump_insn 98 49 99 3 (set (pc)
        (label_ref 90)) -1 (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  6 [100.0%] 

(barrier 99 98 52)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 135 149
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 24 [cc] 135 149
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 52 99 53 4 40 "" [1 uses])

(note 53 52 54 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 4 arch/arm/kernel/bios32.c:232 (set (reg:SI 135 [ D.18501 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 55 54 56 4 NOTE_INSN_DELETED)

(insn 56 55 57 4 arch/arm/kernel/bios32.c:232 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 135 [ D.18501 ])
                (const_int 3 [0x3])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 57 56 58 4 arch/arm/kernel/bios32.c:232 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137


;; Succ edge  5 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  4 [39.0%]  (fallthru)
(note 58 57 59 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 5 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 5 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (reg:SI 135 [ D.18501 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.18501 ])
        (nil)))

(insn 61 60 62 5 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 75 [0x4b])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 5 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 14 [0xe])) 167 {*arm_movsi_insn} (nil))

(call_insn 63 62 64 5 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 64 63 65 5 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 65 64 66 5 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 66 65 67 5 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 76 [0x4c])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 5 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 15 [0xf])) 167 {*arm_movsi_insn} (nil))

(call_insn 68 67 69 5 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 69 68 70 5 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 70 69 71 5 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 71 70 72 5 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 77 [0x4d])) 167 {*arm_movsi_insn} (nil))

(insn 72 71 73 5 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 65 [0x41])) 167 {*arm_movsi_insn} (nil))

(call_insn 73 72 74 5 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 74 73 75 5 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 5 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 5 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 68 [0x44])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 5 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 23 [0x17])) 167 {*arm_movsi_insn} (nil))

(call_insn 78 77 79 5 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 79 78 80 5 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 5 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ dev ])
        (nil)))

(insn 81 80 82 5 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 69 [0x45])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 5 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 3 [0x3])) 167 {*arm_movsi_insn} (nil))

(call_insn/j 83 82 84 5 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 84 83 90)

;; Start of basic block ( 4 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u96(11){ }u97(13){ }u98(25){ }u99(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [61.0%] 
;; Pred edge  3 [100.0%] 
(code_label 90 84 93 6 44 "" [2 uses])

(note 93 90 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 26.
deleting insn with uid = 32.
deleting insn with uid = 55.
rescanning insn with uid = 9.
deleting insn with uid = 9.
verify found no changes in insn with uid = 10.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 36.
deleting insn with uid = 36.
rescanning insn with uid = 56.
deleting insn with uid = 56.
verify found no changes in insn with uid = 57.
ending the processing of deferred insns

;; Function pci_fixup_83c553 (pci_fixup_83c553)[0:1045] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 0
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 0
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 0
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 37: 4
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 0
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 0
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 4
insn_cost 50: 4
insn_cost 51: 0
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 0
insn_cost 57: 0
insn_cost 58: 8
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 0
insn_cost 63: 0
insn_cost 66: 8
insn_cost 67: 4
insn_cost 70: 4
insn_cost 72: 4
insn_cost 73: 4
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
        (set (reg/v/f:SI 136 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
        (set (reg/v/f:SI 136 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(set (reg:SI 139)
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 138 [ <variable>.start ])))
Failed to match this instruction:
(set (reg:SI 139)
    (minus:SI (reg:SI 137 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])))
Failed to match this instruction:
(set (reg:SI 139)
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])))
Successfully matched this instruction:
(set (reg:SI 138 [ <variable>.start ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 139)
    (minus:SI (reg:SI 138 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (reg:SI 137 [ <variable>.end ])
        (reg:SI 138 [ <variable>.start ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 138 [ <variable>.start ])))
Successfully matched this instruction:
(set (reg:SI 139)
    (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (reg:SI 139)
        (reg:SI 138 [ <variable>.start ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (minus:SI (reg:SI 137 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])))
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
            (const_int 0 [0x0]))
        (set (reg:SI 140)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
            (const_int 0 [0x0]))
        (set (reg:SI 140)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (reg/f:SI 133 [ D.19037 ])
    (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)
                (const_int 24 [0x18]))) [0 outer_cache.sync+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                        (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.19037 ])
            (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                    (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                        (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.19037 ])
            (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                    (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)
                            (const_int 24 [0x18]))) [0 outer_cache.sync+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.19037 ])
            (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)
                        (const_int 24 [0x18]))) [0 outer_cache.sync+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)
                            (const_int 24 [0x18]))) [0 outer_cache.sync+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.19037 ])
            (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)
                        (const_int 24 [0x18]))) [0 outer_cache.sync+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg/f:SI 133 [ D.19037 ])
    (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)
                (const_int 24 [0x18]))) [0 outer_cache.sync+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 133 [ D.19037 ])
            (const_int 0 [0x0]))
        (label_ref 64)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                            (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 64)
                (pc)))
        (set (reg/f:SI 133 [ D.19037 ])
            (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                    (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                            (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 64)
                (pc)))
        (set (reg/f:SI 133 [ D.19037 ])
            (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                    (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 133 [ D.19037 ])
    (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
            (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                    (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 64)
        (pc)))
Failed to match this instruction:
(set (reg/f:SI 143 [ tegra_pcie_io_base ])
    (mem/f/c/i:SI (symbol_ref:SI ("tegra_pcie_io_base") [flags 0xc0] <var_decl 0x10ed5660 tegra_pcie_io_base>) [0 tegra_pcie_io_base+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (plus:SI (mem/f/c/i:SI (reg/f:SI 142) [0 tegra_pcie_io_base+0 S4 A32])
                    (const_int 1233 [0x4d1])) [0 S1 A8])
            (subreg:QI (reg:SI 145) 0))
        (set (reg/f:SI 143 [ tegra_pcie_io_base ])
            (mem/f/c/i:SI (reg/f:SI 142) [0 tegra_pcie_io_base+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (plus:SI (mem/f/c/i:SI (reg/f:SI 142) [0 tegra_pcie_io_base+0 S4 A32])
                    (const_int 1233 [0x4d1])) [0 S1 A8])
            (subreg:QI (reg:SI 145) 0))
        (set (reg/f:SI 143 [ tegra_pcie_io_base ])
            (mem/f/c/i:SI (reg/f:SI 142) [0 tegra_pcie_io_base+0 S4 A32]))
    ])
Failed to match this instruction:
(set (mem/v:QI (plus:SI (reg/f:SI 143 [ tegra_pcie_io_base ])
            (const_int 1233 [0x4d1])) [0 S1 A8])
    (const_int 8 [0x8]))
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (plus:SI (mem/f/c/i:SI (symbol_ref:SI ("tegra_pcie_io_base") [flags 0xc0] <var_decl 0x10ed5660 tegra_pcie_io_base>) [0 tegra_pcie_io_base+0 S4 A32])
                    (const_int 1233 [0x4d1])) [0 S1 A8])
            (subreg:QI (reg:SI 145) 0))
        (set (reg/f:SI 143 [ tegra_pcie_io_base ])
            (mem/f/c/i:SI (symbol_ref:SI ("tegra_pcie_io_base") [flags 0xc0] <var_decl 0x10ed5660 tegra_pcie_io_base>) [0 tegra_pcie_io_base+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (plus:SI (mem/f/c/i:SI (symbol_ref:SI ("tegra_pcie_io_base") [flags 0xc0] <var_decl 0x10ed5660 tegra_pcie_io_base>) [0 tegra_pcie_io_base+0 S4 A32])
                    (const_int 1233 [0x4d1])) [0 S1 A8])
            (subreg:QI (reg:SI 145) 0))
        (set (reg/f:SI 143 [ tegra_pcie_io_base ])
            (mem/f/c/i:SI (symbol_ref:SI ("tegra_pcie_io_base") [flags 0xc0] <var_decl 0x10ed5660 tegra_pcie_io_base>) [0 tegra_pcie_io_base+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (plus:SI (mem/f/c/i:SI (reg/f:SI 142) [0 tegra_pcie_io_base+0 S4 A32])
                    (const_int 1233 [0x4d1])) [0 S1 A8])
            (const_int 8 [0x8]))
        (set (reg/f:SI 143 [ tegra_pcie_io_base ])
            (mem/f/c/i:SI (reg/f:SI 142) [0 tegra_pcie_io_base+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/v:QI (plus:SI (mem/f/c/i:SI (reg/f:SI 142) [0 tegra_pcie_io_base+0 S4 A32])
                    (const_int 1233 [0x4d1])) [0 S1 A8])
            (const_int 8 [0x8]))
        (set (reg/f:SI 143 [ tegra_pcie_io_base ])
            (mem/f/c/i:SI (reg/f:SI 142) [0 tegra_pcie_io_base+0 S4 A32]))
    ])


pci_fixup_83c553

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={20d,10u} r1={20d,9u} r2={20d,9u} r3={20d,9u} r11={1d,4u} r12={11d} r13={1d,14u} r14={11d,1u} r15={10d} r16={10d} r17={10d} r18={10d} r19={10d} r20={10d} r21={10d} r22={10d} r23={10d} r24={11d,1u} r25={1d,4u} r26={1d,3u} r27={10d} r28={10d} r29={10d} r30={10d} r31={10d} r32={10d} r33={10d} r34={10d} r35={10d} r36={10d} r37={10d} r38={10d} r39={10d} r40={10d} r41={10d} r42={10d} r43={10d} r44={10d} r45={10d} r46={10d} r47={10d} r48={10d} r49={10d} r50={10d} r51={10d} r52={10d} r53={10d} r54={10d} r55={10d} r56={10d} r57={10d} r58={10d} r59={10d} r60={10d} r61={10d} r62={10d} r63={10d} r64={10d} r65={10d} r66={10d} r67={10d} r68={10d} r69={10d} r70={10d} r71={10d} r72={10d} r73={10d} r74={10d} r75={10d} r76={10d} r77={10d} r78={10d} r79={10d} r80={10d} r81={10d} r82={10d} r83={10d} r84={10d} r85={10d} r86={10d} r87={10d} r88={10d} r89={10d} r90={10d} r91={10d} r92={10d} r93={10d} r94={10d} r95={10d} r96={10d} r97={10d} r98={10d} r99={10d} r100={10d} r101={10d} r102={10d} r103={10d} r104={10d} r105={10d} r106={10d} r107={10d} r108={10d} r109={10d} r110={10d} r111={10d} r112={10d} r113={10d} r114={10d} r115={10d} r116={10d} r117={10d} r118={10d} r119={10d} r120={10d} r121={10d} r122={10d} r123={10d} r124={10d} r125={10d} r126={10d} r127={10d} r133={1d,2u} r136={1d,22u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r141={1d,1u} r142={1d,1u} r143={1d,2u} r145={1d,1u} r148={1d} 
;;    total ref usage 1326{1228d,98u,0e} in 63{53 regular + 10 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 136 137 138 139 140 141
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 136 137 138 139 140 141
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:82 (set (reg/v/f:SI 136 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 include/linux/pci.h:773 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 include/linux/pci.h:773 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 include/linux/pci.h:773 (set (reg:SI 2 r2)
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 include/linux/pci.h:773 (set (reg:SI 3 r3)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 include/linux/pci.h:773 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_dword") [flags 0x41] <function_decl 0x10f95880 pci_bus_write_config_dword>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 11 10 12 2 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 16 2 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 16 15 17 2 arch/arm/kernel/bios32.c:89 (set (reg:SI 137 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 2 arch/arm/kernel/bios32.c:89 (set (reg:SI 138 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 arch/arm/kernel/bios32.c:89 (set (reg:SI 139)
        (minus:SI (reg:SI 137 [ <variable>.end ])
            (reg:SI 138 [ <variable>.start ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 138 [ <variable>.start ])
        (expr_list:REG_DEAD (reg:SI 137 [ <variable>.end ])
            (nil))))

(insn 19 18 20 2 arch/arm/kernel/bios32.c:89 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (nil)))

(insn 20 19 21 2 arch/arm/kernel/bios32.c:90 (set (reg:SI 140)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 21 20 22 2 arch/arm/kernel/bios32.c:90 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A64])
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 22 21 23 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 23 22 24 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 72 [0x48])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 255 [0xff])) 167 {*arm_movsi_insn} (nil))

(call_insn 26 25 27 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 27 26 28 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 66 [0x42])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 31 30 32 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 32 31 33 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 64 [0x40])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 34 [0x22])) 167 {*arm_movsi_insn} (nil))

(call_insn 36 35 37 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 37 36 38 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 131 [0x83])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 2 [0x2])) 167 {*arm_movsi_insn} (nil))

(call_insn 41 40 42 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 42 41 43 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 44 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 128 [0x80])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 17 [0x11])) 167 {*arm_movsi_insn} (nil))

(call_insn 46 45 47 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 47 46 48 2 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 2 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 49 48 50 2 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 129 [0x81])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 2 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 51 50 52 2 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 52 51 53 2 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 53 52 54 2 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ dev ])
        (nil)))

(insn 54 53 55 2 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 68 [0x44])) 167 {*arm_movsi_insn} (nil))

(insn 55 54 56 2 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (const_int 45056 [0xb000])) 167 {*arm_movsi_insn} (nil))

(call_insn 56 55 57 2 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 57 56 58 2 arch/arm/kernel/bios32.c:129 (parallel [
            (asm_operands/v ("dsb") ("") 0 []
                 [] 8785836)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 58 57 59 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg/f:SI 141)
        (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 59 58 60 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg/f:SI 133 [ D.19037 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 141)
                (const_int 24 [0x18])) [0 outer_cache.sync+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_EQUAL (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("outer_cache") [flags 0xc0] <var_decl 0x512cf6c0 outer_cache>)
                        (const_int 24 [0x18]))) [0 outer_cache.sync+0 S4 A32])
            (nil))))

(insn 60 59 61 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.19037 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 61 60 62 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:94 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2165 [0x875])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133


;; Succ edge  3 [78.3%]  (fallthru)
;; Succ edge  4 [21.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u80(11){ }u81(13){ }u82(25){ }u83(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  2 [78.3%]  (fallthru)
(note 62 61 63 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 63 62 64 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/outercache.h:95 (parallel [
            (call (mem:SI (reg/f:SI 133 [ D.19037 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 133 [ D.19037 ])
        (nil))
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u86(11){ }u87(13){ }u88(25){ }u89(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 142 143 145 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 142 143 145 148
;; live  kill	

;; Pred edge  2 [21.6%] 
;; Pred edge  3 [100.0%]  (fallthru)
(code_label 64 63 65 4 46 "" [1 uses])

(note 65 64 66 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 66 65 67 4 arch/arm/kernel/bios32.c:129 (set (reg/f:SI 142)
        (symbol_ref:SI ("tegra_pcie_io_base") [flags 0xc0] <var_decl 0x10ed5660 tegra_pcie_io_base>)) 167 {*arm_movsi_insn} (nil))

(insn 67 66 70 4 arch/arm/kernel/bios32.c:129 (set (reg/f:SI 143 [ tegra_pcie_io_base ])
        (mem/f/c/i:SI (reg/f:SI 142) [0 tegra_pcie_io_base+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 142)
        (expr_list:REG_EQUAL (mem/f/c/i:SI (symbol_ref:SI ("tegra_pcie_io_base") [flags 0xc0] <var_decl 0x10ed5660 tegra_pcie_io_base>) [0 tegra_pcie_io_base+0 S4 A32])
            (nil))))

(insn 70 67 72 4 arch/arm/kernel/bios32.c:129 (set (reg:SI 145)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(insn 72 70 73 4 arch/arm/kernel/bios32.c:129 (set (mem/v:QI (plus:SI (reg/f:SI 143 [ tegra_pcie_io_base ])
                (const_int 1233 [0x4d1])) [0 S1 A8])
        (subreg:QI (reg:SI 145) 0)) 178 {*arm_movqi_insn} (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_EQUAL (const_int 8 [0x8])
            (nil))))

(insn 73 72 0 4 arch/arm/kernel/bios32.c:129 (set (reg:SI 148)
        (zero_extend:SI (mem/v:QI (plus:SI (reg/f:SI 143 [ tegra_pcie_io_base ])
                    (const_int 1233 [0x4d1])) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 143 [ tegra_pcie_io_base ])
        (expr_list:REG_UNUSED (reg:SI 148)
            (nil))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pci_mmap_page_range (pci_mmap_page_range)[0:1066]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 13: 4
insn_cost 68: 0
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 38: 4
insn_cost 39: 0
insn_cost 40: 4
insn_cost 41: 4
insn_cost 67: 20
insn_cost 56: 4
insn_cost 62: 0
Successfully matched this instruction:
(set (reg/f:SI 138 [ D.18871 ])
    (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64]))
deferring deletion of insn with uid = 2.
modifying insn i3     9 r138:SI=[r0:SI+0x10]
      REG_DEAD: r0:SI
deferring rescan insn with uid = 9.
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 2 r2 [ mmap_state ])
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 4.
modifying insn i3    10 cc:CC=cmp(r2:SI,0x0)
      REG_DEAD: r2:SI
deferring rescan insn with uid = 10.
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 2 r2 [ mmap_state ])
            (const_int 0 [0x0]))
        (label_ref 16)
        (pc)))
Failed to match this instruction:
(set (reg:SI 147)
    (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                (const_int 20 [0x14])) [0 <variable>.mem_offset+4 S4 A32])
        (const_int 20 [0x14])))
Failed to match this instruction:
(set (reg:SI 156)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])
        (const_int 12 [0xc])))
Successfully matched this instruction:
(set (reg:SI 156)
    (ior:SI (ashift:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
            (const_int 20 [0x14]))
        (reg:SI 156)))
deferring deletion of insn with uid = 20.
modifying insn i3    23 r156:SI=r148:SI<<0x14|r156:SI
      REG_DEAD: r148:SI
deferring rescan insn with uid = 23.
Failed to match this instruction:
(set (reg:SI 156)
    (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                    (const_int 20 [0x14])) [0 <variable>.mem_offset+4 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 156)))
Failed to match this instruction:
(set (reg:SI 156)
    (ior:SI (ashift:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
            (const_int 20 [0x14]))
        (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
            (const_int 12 [0xc]))))
Failed to match this instruction:
(set (reg:SI 156)
    (ior:SI (ashift:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
            (const_int 20 [0x14]))
        (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                    (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])
            (const_int 12 [0xc]))))
Failed to match this instruction:
(set (reg:SI 156)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])
        (const_int 12 [0xc])))
Failed to match this instruction:
(set (reg:SI 156)
    (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                    (const_int 20 [0x14])) [0 <variable>.mem_offset+4 S4 A32])
            (const_int 20 [0x14]))
        (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
            (const_int 12 [0xc]))))
Successfully matched this instruction:
(set (reg:SI 156)
    (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
        (const_int 12 [0xc])))
Failed to match this instruction:
(set (reg:SI 156)
    (ior:SI (ashift:SI (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                    (const_int 20 [0x14])) [0 <variable>.mem_offset+4 S4 A32])
            (const_int 20 [0x14]))
        (reg:SI 156)))
Failed to match this instruction:
(set (reg/v:SI 133 [ phys ])
    (plus:SI (ior:SI (mult:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 1048576 [0x100000]))
            (reg:SI 156))
        (reg:SI 151 [ <variable>.vm_pgoff ])))
Failed to match this instruction:
(set (reg/v:SI 133 [ phys ])
    (plus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 72 [0x48])) [0 <variable>.vm_pgoff+0 S4 A32])
        (reg:SI 156)))
Failed to match this instruction:
(set (reg/v:SI 133 [ phys ])
    (plus:SI (ior:SI (mult:SI (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                        (const_int 20 [0x14])) [0 <variable>.mem_offset+4 S4 A32])
                (const_int 1048576 [0x100000]))
            (reg:SI 156))
        (reg:SI 151 [ <variable>.vm_pgoff ])))
Failed to match this instruction:
(set (reg/v:SI 133 [ phys ])
    (plus:SI (ior:SI (mult:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 1048576 [0x100000]))
            (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
                (const_int 12 [0xc])))
        (reg:SI 151 [ <variable>.vm_pgoff ])))
Successfully matched this instruction:
(set (reg:SI 156)
    (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
        (const_int 12 [0xc])))
Failed to match this instruction:
(set (reg/v:SI 133 [ phys ])
    (plus:SI (ior:SI (mult:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 1048576 [0x100000]))
            (reg:SI 156))
        (reg:SI 151 [ <variable>.vm_pgoff ])))
Failed to match this instruction:
(set (reg/v:SI 133 [ phys ])
    (plus:SI (ior:SI (mult:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 1048576 [0x100000]))
            (reg:SI 156))
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 72 [0x48])) [0 <variable>.vm_pgoff+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 151 [ <variable>.vm_pgoff ])
    (ashift:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
        (const_int 20 [0x14])))
Failed to match this instruction:
(set (reg/v:SI 133 [ phys ])
    (plus:SI (ior:SI (reg:SI 151 [ <variable>.vm_pgoff ])
            (reg:SI 156))
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 72 [0x48])) [0 <variable>.vm_pgoff+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 136 [ D.18880 ])
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
        (const_int -61 [0xffffffffffffffc3])))
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                    (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
            (and:SI (reg:SI 152 [ <variable>.vm_page_prot ])
                (const_int -61 [0xffffffffffffffc3])))
        (set (reg:SI 136 [ D.18880 ])
            (and:SI (reg:SI 152 [ <variable>.vm_page_prot ])
                (const_int -61 [0xffffffffffffffc3])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                    (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
            (and:SI (reg:SI 152 [ <variable>.vm_page_prot ])
                (const_int -61 [0xffffffffffffffc3])))
        (set (reg:SI 136 [ D.18880 ])
            (and:SI (reg:SI 152 [ <variable>.vm_page_prot ])
                (const_int -61 [0xffffffffffffffc3])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                    (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                        (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
                (const_int -61 [0xffffffffffffffc3])))
        (set (reg:SI 136 [ D.18880 ])
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                        (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
                (const_int -61 [0xffffffffffffffc3])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                    (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                        (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
                (const_int -61 [0xffffffffffffffc3])))
        (set (reg:SI 136 [ D.18880 ])
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                        (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
                (const_int -61 [0xffffffffffffffc3])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 153)
            (minus:SI (reg:SI 154 [ <variable>.vm_end ])
                (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                        (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])))
        (set (reg:SI 135 [ D.18881 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                    (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 153)
            (minus:SI (reg:SI 154 [ <variable>.vm_end ])
                (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                        (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])))
        (set (reg:SI 135 [ D.18881 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                    (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg:SI 153)
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])
        (reg:SI 135 [ D.18881 ])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 153)
            (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                        (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])
                (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                        (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])))
        (set (reg:SI 135 [ D.18881 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                    (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 153)
            (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                        (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])
                (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                        (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])))
        (set (reg:SI 135 [ D.18881 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                    (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 135 [ D.18881 ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
            (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 153)
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])))
rejecting combination of insns 31, 32 and 33
original costs 4 + 4 + 4 = 12
replacement costs 4 + 12 = 16
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg:SI 151 [ <variable>.vm_pgoff ])
        (reg:SI 156)))
deferring deletion of insn with uid = 27.
modifying insn i3    37 r2:SI=r151:SI+r156:SI
      REG_DEAD: r151:SI
      REG_DEAD: r156:SI
deferring rescan insn with uid = 37.
Failed to match this instruction:
(set (reg:SI 2 r2)
    (plus:SI (ior:SI (mult:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 1048576 [0x100000]))
            (reg:SI 156))
        (reg:SI 151 [ <variable>.vm_pgoff ])))
Failed to match this instruction:
(set (reg:SI 2 r2)
    (plus:SI (ior:SI (mult:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 1048576 [0x100000]))
            (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
                (const_int 12 [0xc])))
        (reg:SI 151 [ <variable>.vm_pgoff ])))
Successfully matched this instruction:
(set (reg:SI 156)
    (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
        (const_int 12 [0xc])))
Failed to match this instruction:
(set (reg:SI 2 r2)
    (plus:SI (ior:SI (mult:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 1048576 [0x100000]))
            (reg:SI 156))
        (reg:SI 151 [ <variable>.vm_pgoff ])))
Successfully matched this instruction:
(set (reg:SI 3 r3)
    (minus:SI (reg:SI 154 [ <variable>.vm_end ])
        (reg:SI 135 [ D.18881 ])))
deferring deletion of insn with uid = 33.
modifying insn i3    38 r3:SI=r154:SI-r135:SI
      REG_DEAD: r135:SI
      REG_DEAD: r154:SI
deferring rescan insn with uid = 38.
Failed to match this instruction:
(set (reg:SI 2 r2)
    (plus:SI (ior:SI (mult:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 1048576 [0x100000]))
            (reg:SI 156))
        (reg:SI 151 [ <variable>.vm_pgoff ])))
Failed to match this instruction:
(set (reg:SI 2 r2)
    (plus:SI (ior:SI (mult:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 1048576 [0x100000]))
            (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
                (const_int 12 [0xc])))
        (reg:SI 151 [ <variable>.vm_pgoff ])))
Successfully matched this instruction:
(set (reg:SI 156)
    (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
        (const_int 12 [0xc])))
Failed to match this instruction:
(set (reg:SI 2 r2)
    (plus:SI (ior:SI (mult:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 1048576 [0x100000]))
            (reg:SI 156))
        (reg:SI 151 [ <variable>.vm_pgoff ])))
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg:SI 134 [ D.18884 ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg:SI 137 [ D.18874 ])
    (if_then_else:SI (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (reg:SI 134 [ D.18884 ])
        (const_int -11 [0xfffffffffffffff5])))
deferring deletion of insn with uid = 40.
modifying other_insn    67 r137:SI={(cc:CC==0x0)?r134:SI:0xfffffffffffffff5}
      REG_DEAD: r134:SI
      REG_DEAD: cc:CC
deferring rescan insn with uid = 67.
modifying insn i3    41 {cc:CC=cmp(r0:SI,0x0);r134:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 41.
Failed to match this instruction:
(set (reg:SI 137 [ D.18874 ])
    (if_then_else:SI (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (const_int -11 [0xfffffffffffffff5])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg:SI 0 r0)
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (use (reg:SI 137 [ D.18874 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 137 [ D.18874 ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 137 [ D.18874 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 137 [ D.18874 ]))
    ])


pci_mmap_page_range

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={4d,5u} r1={3d,2u} r2={3d,2u} r3={3d,1u} r11={1d,5u} r12={2d} r13={1d,7u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={3d,2u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,2u} r135={1d,2u} r136={1d,2u} r137={2d,1u} r138={1d,2u} r140={1d,1u} r141={1d,6u} r142={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r156={2d,2u} 
;;    total ref usage 214{153d,61u,0e} in 26{25 regular + 1 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 138 140 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 138 140 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 7 3 2 NOTE_INSN_DELETED)

(insn 3 2 4 2 arch/arm/kernel/bios32.c:660 (set (reg/v/f:SI 141 [ vma ])
        (reg:SI 1 r1 [ vma ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ vma ])
        (nil)))

(note 4 3 6 2 NOTE_INSN_DELETED)

(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 6 10 2 arch/arm/kernel/bios32.c:661 (set (reg/f:SI 138 [ D.18871 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:664 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 2 r2 [ mmap_state ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ mmap_state ])
        (nil)))

(jump_insn 11 10 12 2 arch/arm/kernel/bios32.c:664 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 167 [0xa7])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 141


;; Succ edge  3 [98.3%]  (fallthru)
;; Succ edge  4 [1.7%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 137
;; live  kill	

;; Pred edge  2 [98.3%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 68 3 arch/arm/kernel/bios32.c:665 (set (reg:SI 137 [ D.18874 ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))

(jump_insn 68 13 69 3 (set (pc)
        (label_ref 50)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137


;; Succ edge  5 [100.0%] 

(barrier 69 68 16)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 147 148 149 151 152 153 154 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 141
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 134 135 136 137 147 148 149 151 152 153 154 156
;; live  kill	 14 [lr]

;; Pred edge  2 [1.7%] 
(code_label 16 69 17 4 51 "" [1 uses])

(note 17 16 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 19 17 20 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 148 [ <variable>.mem_offset+4 ])
        (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                (const_int 20 [0x14])) [0 <variable>.mem_offset+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 20 19 21 4 NOTE_INSN_DELETED)

(insn 21 20 22 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 149 [ <variable>.mem_offset ])
        (mem/s/j:SI (plus:SI (reg/f:SI 138 [ D.18871 ])
                (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138 [ D.18871 ])
        (nil)))

(insn 22 21 23 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 156)
        (lshiftrt:SI (reg:SI 149 [ <variable>.mem_offset ])
            (const_int 12 [0xc]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 149 [ <variable>.mem_offset ])
        (nil)))

(insn 23 22 26 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 156)
        (ior:SI (ashift:SI (reg:SI 148 [ <variable>.mem_offset+4 ])
                (const_int 20 [0x14]))
            (reg:SI 156))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.mem_offset+4 ])
        (nil)))

(insn 26 23 27 4 arch/arm/kernel/bios32.c:667 (set (reg:SI 151 [ <variable>.vm_pgoff ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 72 [0x48])) [0 <variable>.vm_pgoff+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 27 26 28 4 NOTE_INSN_DELETED)

(insn 28 27 29 4 arch/arm/kernel/bios32.c:673 (set (reg:SI 152 [ <variable>.vm_page_prot ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 4 arch/arm/kernel/bios32.c:673 (set (reg:SI 136 [ D.18880 ])
        (and:SI (reg:SI 152 [ <variable>.vm_page_prot ])
            (const_int -61 [0xffffffffffffffc3]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 152 [ <variable>.vm_page_prot ])
        (nil)))

(insn 30 29 31 4 arch/arm/kernel/bios32.c:673 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 20 [0x14])) [0 <variable>.vm_page_prot+0 S4 A32])
        (reg:SI 136 [ D.18880 ])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 135 [ D.18881 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 154 [ <variable>.vm_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 141 [ vma ])
                (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 33 32 34 4 NOTE_INSN_DELETED)

(insn 34 33 35 4 arch/arm/kernel/bios32.c:675 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 136 [ D.18880 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.18880 ])
        (nil)))

(insn 35 34 36 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 0 r0)
        (reg/v/f:SI 141 [ vma ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 141 [ vma ])
        (nil)))

(insn 36 35 37 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 1 r1)
        (reg:SI 135 [ D.18881 ])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 2 r2)
        (plus:SI (reg:SI 151 [ <variable>.vm_pgoff ])
            (reg:SI 156))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 151 [ <variable>.vm_pgoff ])
        (expr_list:REG_DEAD (reg:SI 156)
            (nil))))

(insn 38 37 39 4 arch/arm/kernel/bios32.c:675 (set (reg:SI 3 r3)
        (minus:SI (reg:SI 154 [ <variable>.vm_end ])
            (reg:SI 135 [ D.18881 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 135 [ D.18881 ])
        (expr_list:REG_DEAD (reg:SI 154 [ <variable>.vm_end ])
            (nil))))

(call_insn 39 38 40 4 arch/arm/kernel/bios32.c:675 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("remap_pfn_range") [flags 0x41] <function_decl 0x1112fe80 remap_pfn_range>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 40 39 41 4 NOTE_INSN_DELETED)

(insn 41 40 67 4 arch/arm/kernel/bios32.c:675 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg:SI 134 [ D.18884 ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 67 41 50 4 arch/arm/kernel/bios32.c:680 (set (reg:SI 137 [ D.18874 ])
        (if_then_else:SI (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (reg:SI 134 [ D.18884 ])
            (const_int -11 [0xfffffffffffffff5]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:SI 134 [ D.18884 ])
        (expr_list:REG_DEAD (reg:CC 24 cc)
            (nil))))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u50(11){ }u51(13){ }u52(25){ }u53(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 50 67 51 5 52 "" [1 uses])

(note 51 50 56 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 56 51 62 5 arch/arm/kernel/bios32.c:681 (set (reg/i:SI 0 r0)
        (reg:SI 137 [ D.18874 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.18874 ])
        (nil)))

(insn 62 56 0 5 arch/arm/kernel/bios32.c:681 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 5 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 2.
deleting insn with uid = 4.
deleting insn with uid = 20.
deleting insn with uid = 27.
deleting insn with uid = 33.
deleting insn with uid = 40.
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 23.
deleting insn with uid = 23.
rescanning insn with uid = 37.
deleting insn with uid = 37.
rescanning insn with uid = 38.
deleting insn with uid = 38.
rescanning insn with uid = 41.
deleting insn with uid = 41.
verify found no changes in insn with uid = 67.
ending the processing of deferred insns

;; Function pcibios_map_irq (pcibios_map_irq)[0:1060]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 13: 4
insn_cost 60: 0
insn_cost 21: 0
insn_cost 22: 4
insn_cost 25: 8
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 0
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 0
insn_cost 34: 4
insn_cost 38: 4
insn_cost 39: 8
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 0
insn_cost 50: 4
insn_cost 56: 0
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 140 [ <variable>.sysdata ])
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 140 [ <variable>.sysdata ])
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(set (reg/f:SI 135 [ D.18723 ])
    (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
            (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 135 [ D.18723 ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                    (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 135 [ D.18723 ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                    (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
        (set (reg/v/f:SI 137 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 137 [ dev ])
    (reg:SI 0 r0 [ dev ]))
Failed to match this instruction:
(set (reg/f:SI 135 [ D.18723 ])
    (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
            (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                        (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])
                (const_int 0 [0x0])))
        (set (reg/f:SI 135 [ D.18723 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                    (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                        (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])
                (const_int 0 [0x0])))
        (set (reg/f:SI 135 [ D.18723 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                    (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                        (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])
                (const_int 0 [0x0])))
        (set (reg/f:SI 135 [ D.18723 ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                    (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                        (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])
                (const_int 0 [0x0])))
        (set (reg/f:SI 135 [ D.18723 ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                    (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
    ])
Failed to match this instruction:
(set (reg/f:SI 135 [ D.18723 ])
    (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
            (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 135 [ D.18723 ])
            (const_int 0 [0x0]))
        (label_ref 16)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                            (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])
                    (const_int 0 [0x0]))
                (label_ref 16)
                (pc)))
        (set (reg/f:SI 135 [ D.18723 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                    (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                            (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])
                    (const_int 0 [0x0]))
                (label_ref 16)
                (pc)))
        (set (reg/f:SI 135 [ D.18723 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                    (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 135 [ D.18723 ])
    (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
            (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                    (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])
            (const_int 0 [0x0]))
        (label_ref 16)
        (pc)))
Failed to match this instruction:
(set (reg:SI 142 [ debug_pci ])
    (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 141) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 142 [ debug_pci ])
    (high:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 142 [ debug_pci ])
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 142 [ debug_pci ])
            (const_int 0 [0x0]))
        (label_ref 44)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 141) [0 debug_pci+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 44)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 141) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.19046 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.19046 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 133 [ D.19046 ])
            (const_int 0 [0x0]))
        (label_ref 35)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 35)
                (pc)))
        (set (reg/f:SI 133 [ D.19046 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 35)
                (pc)))
        (set (reg/f:SI 133 [ D.19046 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 133 [ D.19046 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 35)
        (pc)))
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 134 [ irq ]))
        (set (reg/i:SI 0 r0)
            (reg/v:SI 134 [ irq ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg/v:SI 134 [ irq ]))
        (set (reg/i:SI 0 r0)
            (reg/v:SI 134 [ irq ]))
    ])


pcibios_map_irq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,6u} r1={4d,3u} r2={4d,3u} r3={4d,1u} r11={1d,9u} r12={3d} r13={1d,12u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,3u} r25={1d,9u} r26={1d,8u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,2u} r134={2d,2u} r135={1d,2u} r137={1d,3u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 332{263d,69u,0e} in 27{25 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 135 137 138 139 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 135 137 138 139 140
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/bios32.c:480 (set (reg/v/f:SI 137 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:480 (set (reg/v:SI 138 [ slot ])
        (reg:SI 1 r1 [ slot ])) 167 {*arm_movsi_insn} (nil))

(insn 4 3 5 2 arch/arm/kernel/bios32.c:480 (set (reg/v:SI 139 [ pin ])
        (reg:SI 2 r2 [ pin ])) 167 {*arm_movsi_insn} (nil))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/bios32.c:484 (set (reg/f:SI 140 [ <variable>.sysdata ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:484 (set (reg/f:SI 135 [ D.18723 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ <variable>.sysdata ])
                (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140 [ <variable>.sysdata ])
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:484 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 135 [ D.18723 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 12 2 arch/arm/kernel/bios32.c:484 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6983 [0x1b47])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 139
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 137 138 139


;; Succ edge  4 [69.8%] 
;; Succ edge  3 [30.2%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 138 139
;; live  gen 	 134
;; live  kill	

;; Pred edge  2 [30.2%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 60 3 arch/arm/kernel/bios32.c:482 (set (reg/v:SI 134 [ irq ])
        (const_int -1 [0xffffffffffffffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 60 13 61 3 (set (pc)
        (label_ref 23)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139


;; Succ edge  5 [100.0%] 

(barrier 61 60 16)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139
;; live  gen 	 0 [r0] 134
;; live  kill	 14 [lr]

;; Pred edge  2 [69.8%] 
(code_label 16 61 17 4 56 "" [1 uses])

(note 17 16 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 21 17 22 4 arch/arm/kernel/bios32.c:485 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 135 [ D.18723 ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 135 [ D.18723 ])
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 22 21 23 4 arch/arm/kernel/bios32.c:485 (set (reg/v:SI 134 [ irq ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 141 142
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 24 [cc] 141 142
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 23 22 24 5 57 "" [1 uses])

(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/bios32.c:487 (set (reg/f:SI 141)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/bios32.c:487 (set (reg:SI 142 [ debug_pci ])
        (mem/c/i:SI (reg/f:SI 141) [0 debug_pci+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
            (nil))))

(insn 27 26 28 5 arch/arm/kernel/bios32.c:487 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142 [ debug_pci ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 142 [ debug_pci ])
        (nil)))

(jump_insn 28 27 29 5 arch/arm/kernel/bios32.c:487 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 138 139


;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 24 [cc] 133
;; live  kill	

;; Pred edge  5 [0.0%]  (fallthru)
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 6 include/linux/device.h:620 (set (reg/f:SI 133 [ D.19046 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 6 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.19046 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 32 31 33 6 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 35)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 138 139


;; Succ edge  8 [85.0%] 
;; Succ edge  7 [15.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 138 139
;; live  gen 	 133
;; live  kill	

;; Pred edge  6 [15.0%]  (fallthru)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 7 include/linux/kobject.h:82 (set (reg/f:SI 133 [ D.19046 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ dev ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 138 139
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;; live  kill	 14 [lr]

;; Pred edge  6 [85.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 35 34 36 8 59 "" [1 uses])

(note 36 35 38 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 38 36 39 8 arch/arm/kernel/bios32.c:488 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 134 [ irq ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 8 arch/arm/kernel/bios32.c:488 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1138f690>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1138f690>)
        (nil)))

(insn 40 39 41 8 arch/arm/kernel/bios32.c:488 (set (reg:SI 1 r1)
        (reg/f:SI 133 [ D.19046 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ D.19046 ])
        (nil)))

(insn 41 40 42 8 arch/arm/kernel/bios32.c:488 (set (reg:SI 2 r2)
        (reg/v:SI 138 [ slot ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 138 [ slot ])
        (nil)))

(insn 42 41 43 8 arch/arm/kernel/bios32.c:488 (set (reg:SI 3 r3)
        (reg/v:SI 139 [ pin ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ pin ])
        (nil)))

(call_insn 43 42 44 8 arch/arm/kernel/bios32.c:488 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  5 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 44 43 45 9 58 "" [1 uses])

(note 45 44 50 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 50 45 56 9 arch/arm/kernel/bios32.c:492 (set (reg/i:SI 0 r0)
        (reg/v:SI 134 [ irq ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ irq ])
        (nil)))

(insn 56 50 0 9 arch/arm/kernel/bios32.c:492 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_swizzle (pcibios_swizzle)[0:1059] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 13: 4
insn_cost 64: 0
insn_cost 20: 0
insn_cost 21: 4
insn_cost 26: 8
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 0
insn_cost 35: 4
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 8
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 0
insn_cost 48: 4
insn_cost 49: 4
insn_cost 54: 4
insn_cost 60: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.18704 ])
            (zero_extend:SI (mem:QI (reg:SI 1 r1 [ pin ]) [0 S1 A8])))
        (set (reg/v/f:SI 140 [ pin ])
            (reg:SI 1 r1 [ pin ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ D.18704 ])
            (zero_extend:SI (mem:QI (reg:SI 1 r1 [ pin ]) [0 S1 A8])))
        (set (reg/v/f:SI 140 [ pin ])
            (reg:SI 1 r1 [ pin ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 141 [ <variable>.sysdata ])
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64]))
        (set (reg/v/f:SI 139 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 141 [ <variable>.sysdata ])
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64]))
        (set (reg/v/f:SI 139 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(set (reg/f:SI 136 [ D.18705 ])
    (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                    (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
            (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 136 [ D.18705 ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                    (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
        (set (reg/v/f:SI 139 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 136 [ D.18705 ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                    (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
        (set (reg/v/f:SI 139 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 139 [ dev ])
    (reg:SI 0 r0 [ dev ]))
Failed to match this instruction:
(set (reg/f:SI 136 [ D.18705 ])
    (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
            (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                        (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 136 [ D.18705 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                    (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                        (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 136 [ D.18705 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                    (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                        (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 136 [ D.18705 ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                    (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                        (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 136 [ D.18705 ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                            (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
                    (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg/f:SI 136 [ D.18705 ])
    (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                    (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])
            (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 136 [ D.18705 ])
            (const_int 0 [0x0]))
        (label_ref 16)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                            (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 16)
                (pc)))
        (set (reg/f:SI 136 [ D.18705 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                    (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                            (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 16)
                (pc)))
        (set (reg/f:SI 136 [ D.18705 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                    (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 136 [ D.18705 ])
    (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
            (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                    (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 16)
        (pc)))
Failed to match this instruction:
(set (reg:SI 144 [ debug_pci ])
    (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 143) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 144 [ debug_pci ])
    (high:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 144 [ debug_pci ])
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 144 [ debug_pci ])
            (const_int 0 [0x0]))
        (label_ref 46)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 143) [0 debug_pci+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 46)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 143) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.19052 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.19052 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 133 [ D.19052 ])
            (const_int 0 [0x0]))
        (label_ref 36)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 36)
                (pc)))
        (set (reg/f:SI 133 [ D.19052 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 36)
                (pc)))
        (set (reg/f:SI 133 [ D.19052 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 133 [ D.19052 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 36)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 148 [ slot ])
    (zero_extend:SI (subreg:QI (reg/v:SI 134 [ slot ]) 0)))
deferring deletion of insn with uid = 48.
modifying insn i3    49 r148:SI=zero_extend(r134:SI#0)
      REG_DEAD: r134:SI
deferring rescan insn with uid = 49.
Successfully matched this instruction:
(set (reg/i:SI 0 r0)
    (zero_extend:SI (subreg:QI (reg/v:SI 134 [ slot ]) 0)))
deferring deletion of insn with uid = 49.
modifying insn i3    54 r0:SI=zero_extend(r134:SI#0)
      REG_DEAD: r134:SI
deferring rescan insn with uid = 54.
Failed to match this instruction:
(parallel [
        (use (and:SI (reg/v:SI 134 [ slot ])
                (const_int 255 [0xff])))
        (set (reg/i:SI 0 r0)
            (zero_extend:SI (subreg:QI (reg/v:SI 134 [ slot ]) 0)))
    ])
Failed to match this instruction:
(parallel [
        (use (and:SI (reg/v:SI 134 [ slot ])
                (const_int 255 [0xff])))
        (set (reg/i:SI 0 r0)
            (zero_extend:SI (subreg:QI (reg/v:SI 134 [ slot ]) 0)))
    ])


pcibios_swizzle

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,6u} r1={4d,3u} r2={4d,1u} r3={4d,1u} r11={1d,9u} r12={3d} r13={1d,12u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,3u} r25={1d,9u} r26={1d,8u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,2u} r134={2d,2u} r136={1d,3u} r137={1d,1u} r139={1d,3u} r140={1d,2u} r141={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} 
;;    total ref usage 338{266d,72u,0e} in 28{26 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 136 137 139 140 141
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 136 137 139 140 141
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/bios32.c:462 (set (reg/v/f:SI 139 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:462 (set (reg/v/f:SI 140 [ pin ])
        (reg:SI 1 r1 [ pin ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/bios32.c:464 (set (reg:SI 137 [ D.18704 ])
        (zero_extend:SI (mem:QI (reg/v/f:SI 140 [ pin ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:466 (set (reg/f:SI 141 [ <variable>.sysdata ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                (const_int 16 [0x10])) [0 <variable>.sysdata+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:466 (set (reg/f:SI 136 [ D.18705 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 141 [ <variable>.sysdata ])
                (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141 [ <variable>.sysdata ])
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:466 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 136 [ D.18705 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 12 2 arch/arm/kernel/bios32.c:466 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6983 [0x1b47])
            (nil))))
;; End of basic block 2 -> ( 4 3)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140


;; Succ edge  4 [69.8%] 
;; Succ edge  3 [30.2%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 137 139 140
;; live  gen 	 134
;; live  kill	

;; Pred edge  2 [30.2%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 64 3 arch/arm/kernel/bios32.c:464 (set (reg/v:SI 134 [ slot ])
        (reg/f:SI 136 [ D.18705 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136 [ D.18705 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 64 13 65 3 (set (pc)
        (label_ref 24)) -1 (nil))
;; End of basic block 3 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140


;; Succ edge  5 [100.0%] 

(barrier 65 64 16)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 139 140
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 139 140
;; live  gen 	 0 [r0] 134
;; live  kill	 14 [lr]

;; Pred edge  2 [69.8%] 
(code_label 16 65 17 4 64 "" [1 uses])

(note 17 16 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 20 17 21 4 arch/arm/kernel/bios32.c:467 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/f:SI 136 [ D.18705 ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 136 [ D.18705 ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 21 20 24 4 arch/arm/kernel/bios32.c:467 (set (reg/v:SI 134 [ slot ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 143 144
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  gen 	 24 [cc] 143 144
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 24 21 25 5 65 "" [1 uses])

(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 5 arch/arm/kernel/bios32.c:469 (set (reg/f:SI 143)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 5 arch/arm/kernel/bios32.c:469 (set (reg:SI 144 [ debug_pci ])
        (mem/c/i:SI (reg/f:SI 143) [0 debug_pci+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 143)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
            (nil))))

(insn 28 27 29 5 arch/arm/kernel/bios32.c:469 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144 [ debug_pci ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 144 [ debug_pci ])
        (nil)))

(jump_insn 29 28 30 5 arch/arm/kernel/bios32.c:469 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 137 139 140


;; Succ edge  6 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; live  gen 	 24 [cc] 133
;; live  kill	

;; Pred edge  5 [0.0%]  (fallthru)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 6 include/linux/device.h:620 (set (reg/f:SI 133 [ D.19052 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 6 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.19052 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 33 32 34 6 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 139 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 139 140


;; Succ edge  8 [85.0%] 
;; Succ edge  7 [15.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u39(11){ }u40(13){ }u41(25){ }u42(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140
;; live  gen 	 133
;; live  kill	

;; Pred edge  6 [15.0%]  (fallthru)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 7 include/linux/kobject.h:82 (set (reg/f:SI 133 [ D.19052 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ dev ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 137 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 146
;; live  kill	 14 [lr]

;; Pred edge  6 [85.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 36 35 37 8 67 "" [1 uses])

(note 37 36 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 37 40 8 arch/arm/kernel/bios32.c:470 (set (reg:SI 146)
        (zero_extend:SI (mem:QI (reg/v/f:SI 140 [ pin ]) [0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/v/f:SI 140 [ pin ])
        (nil)))

(insn 40 39 41 8 arch/arm/kernel/bios32.c:470 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 134 [ slot ])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 8 arch/arm/kernel/bios32.c:470 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1138f820>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x1138f820>)
        (nil)))

(insn 42 41 43 8 arch/arm/kernel/bios32.c:470 (set (reg:SI 1 r1)
        (reg/f:SI 133 [ D.19052 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ D.19052 ])
        (nil)))

(insn 43 42 44 8 arch/arm/kernel/bios32.c:470 (set (reg:SI 2 r2)
        (reg:SI 137 [ D.18704 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ D.18704 ])
        (nil)))

(insn 44 43 45 8 arch/arm/kernel/bios32.c:470 (set (reg:SI 3 r3)
        (reg:SI 146)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146)
        (nil)))

(call_insn 45 44 46 8 arch/arm/kernel/bios32.c:470 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 5 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 147 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 147 148
;; live  kill	

;; Pred edge  5 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 46 45 47 9 66 "" [1 uses])

(note 47 46 48 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 48 47 49 9 NOTE_INSN_DELETED)

(note 49 48 54 9 NOTE_INSN_DELETED)

(insn 54 49 60 9 arch/arm/kernel/bios32.c:474 (set (reg/i:SI 0 r0)
        (zero_extend:SI (subreg:QI (reg/v:SI 134 [ slot ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/v:SI 134 [ slot ])
        (nil)))

(insn 60 54 0 9 arch/arm/kernel/bios32.c:474 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 9 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 48.
deleting insn with uid = 49.
rescanning insn with uid = 54.
deleting insn with uid = 54.
ending the processing of deferred insns

;; Function pcibios_update_irq (pcibios_update_irq)[0:1052] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 8
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 0
insn_cost 16: 4
insn_cost 20: 8
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 0
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 0
Failed to match this instruction:
(set (reg:SI 137 [ debug_pci ])
    (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 136) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 137 [ debug_pci ])
    (high:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 137 [ debug_pci ])
                (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 137 [ debug_pci ])
            (const_int 0 [0x0]))
        (label_ref 24)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 136) [0 debug_pci+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 24)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 136) [0 debug_pci+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.19058 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 133 [ D.19058 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 133 [ D.19058 ])
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 17)
                (pc)))
        (set (reg/f:SI 133 [ D.19058 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 17)
                (pc)))
        (set (reg/f:SI 133 [ D.19058 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 133 [ D.19058 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 3 r3)
    (zero_extend:SI (subreg:QI (reg/v:SI 135 [ irq ]) 0)))
deferring deletion of insn with uid = 26.
modifying insn i3    30 r3:SI=zero_extend(r135:SI#0)
      REG_DEAD: r135:SI
deferring rescan insn with uid = 30.


pcibios_update_irq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,2u} r3={4d,1u} r11={1d,6u} r12={3d} r13={1d,8u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r25={1d,6u} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={2d,2u} r134={1d,4u} r135={1d,2u} r136={1d,1u} r137={1d,1u} r139={1d,1u} 
;;    total ref usage 307{259d,48u,0e} in 19{17 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 134 135 136 137
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 134 135 136 137
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/bios32.c:277 (set (reg/v/f:SI 134 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:277 (set (reg/v:SI 135 [ irq ])
        (reg:SI 1 r1 [ irq ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ irq ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/bios32.c:278 (set (reg/f:SI 136)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:278 (set (reg:SI 137 [ debug_pci ])
        (mem/c/i:SI (reg/f:SI 136) [0 debug_pci+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
            (nil))))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:278 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ debug_pci ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ debug_pci ])
        (nil)))

(jump_insn 10 9 11 2 arch/arm/kernel/bios32.c:278 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 2 -> ( 3 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135


;; Succ edge  3 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 24 [cc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 24 [cc] 133
;; live  kill	

;; Pred edge  2 [0.0%]  (fallthru)
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 include/linux/device.h:620 (set (reg/f:SI 133 [ D.19058 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.19058 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 14 13 15 3 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 3 -> ( 5 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135


;; Succ edge  5 [85.0%] 
;; Succ edge  4 [15.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 133
;; live  kill	

;; Pred edge  3 [15.0%]  (fallthru)
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 include/linux/kobject.h:82 (set (reg/f:SI 133 [ D.19058 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  3 [85.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 17 16 18 5 73 "" [1 uses])

(note 18 17 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 20 18 21 5 arch/arm/kernel/bios32.c:279 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x113f96c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x113f96c0>)
        (nil)))

(insn 21 20 22 5 arch/arm/kernel/bios32.c:279 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ irq ])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 5 arch/arm/kernel/bios32.c:279 (set (reg:SI 2 r2)
        (reg/f:SI 133 [ D.19058 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ D.19058 ])
        (nil)))

(call_insn 23 22 24 5 arch/arm/kernel/bios32.c:279 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 2 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 139
;; live  kill	

;; Pred edge  2 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 24 23 25 6 72 "" [1 uses])

(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 26 25 27 6 NOTE_INSN_DELETED)

(insn 27 26 28 6 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 6 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ dev ])
        (nil)))

(insn 29 28 30 6 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 60 [0x3c])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 6 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (zero_extend:SI (subreg:QI (reg/v:SI 135 [ irq ]) 0))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/v:SI 135 [ irq ])
        (nil)))

(call_insn/j 31 30 32 6 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 6 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 32 31 0)

starting the processing of deferred insns
deleting insn with uid = 26.
rescanning insn with uid = 30.
deleting insn with uid = 30.
ending the processing of deferred insns

;; Function pcibios_enable_device (pcibios_enable_device)[0:1065]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 8
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 18: 5
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 0
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 0
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0
insn_cost 31: 4
insn_cost 32: 4
insn_cost 33: 0
insn_cost 35: 4
insn_cost 39: 8
insn_cost 40: 4
insn_cost 41: 0
insn_cost 42: 4
insn_cost 133: 0
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 4
insn_cost 50: 0
insn_cost 52: 4
insn_cost 54: 4
insn_cost 55: 4
insn_cost 58: 4
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 0
insn_cost 63: 4
insn_cost 65: 4
insn_cost 66: 4
insn_cost 69: 4
insn_cost 70: 4
insn_cost 72: 4
insn_cost 73: 0
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 4
insn_cost 78: 0
insn_cost 80: 4
insn_cost 82: 4
insn_cost 83: 4
insn_cost 86: 4
insn_cost 87: 4
insn_cost 88: 0
insn_cost 90: 4
insn_cost 135: 0
insn_cost 95: 4
insn_cost 96: 4
insn_cost 97: 0
insn_cost 99: 4
insn_cost 103: 8
insn_cost 104: 4
insn_cost 105: 4
insn_cost 106: 4
insn_cost 107: 0
insn_cost 108: 4
insn_cost 109: 4
insn_cost 110: 4
insn_cost 111: 4
insn_cost 112: 4
insn_cost 113: 0
insn_cost 114: 4
insn_cost 121: 4
insn_cost 127: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
        (set (reg/v/f:SI 142 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ dev ])
                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
        (set (reg/v/f:SI 142 [ dev ])
            (reg:SI 0 r0 [ dev ]))
    ])
Successfully matched this instruction:
(set (reg:SI 3 r3)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -2 [0xfffffffffffffffe])))
deferring deletion of insn with uid = 8.
modifying insn i3    12 r3:SI=sfp:SI-0x2
deferring rescan insn with uid = 12.
Failed to match this instruction:
(set (reg:SI 146)
    (zero_extract:SI (reg/v:SI 143 [ mask ])
        (const_int 1 [0x1])
        (reg/v:SI 138 [ idx ])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 145)
            (const_int 1 [0x1])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
deferring deletion of insn with uid = 19.
modifying other_insn    21 pc={(cc:CC_NOOV==0x0)?L67:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 21.
modifying insn i3    20 cc:CC_NOOV=cmp(zero_extract(r145:SI,0x1,0x0),0x0)
      REG_DEAD: r145:SI
deferring rescan insn with uid = 20.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 143 [ mask ])
            (const_int 1 [0x1])
            (reg/v:SI 138 [ idx ]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 145)
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 143 [ mask ])
                (const_int 1 [0x1])
                (reg/v:SI 138 [ idx ]))
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 147 [ <variable>.start ])
            (const_int 0 [0x0]))
        (label_ref 45)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 45)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 148 [ <variable>.end ])
            (const_int 0 [0x0]))
        (label_ref 45)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                    (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 45)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 137 [ D.19078 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 137 [ D.19078 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 137 [ D.19078 ])
            (const_int 0 [0x0]))
        (label_ref 36)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 36)
                (pc)))
        (set (reg/f:SI 137 [ D.19078 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 36)
                (pc)))
        (set (reg/f:SI 137 [ D.19078 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 137 [ D.19078 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 36)
        (pc)))
Failed to match this instruction:
(set (reg:SI 150)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])
        (const_int 256 [0x100])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 151 [ <variable>.flags ])
            (const_int 1 [0x1])
            (const_int 8 [0x8]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 56)
        (pc)))
deferring deletion of insn with uid = 48.
modifying other_insn    50 pc={(cc:CC_NOOV==0x0)?L56:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 50.
modifying insn i3    49 cc:CC_NOOV=cmp(zero_extract(r151:SI,0x1,0x8),0x0)
      REG_DEAD: r151:SI
deferring rescan insn with uid = 49.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                    (const_int 477 [0x1dd])) [0 <variable>.flags+1 S1 A8])
            (const_int 1 [0x1])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 151 [ <variable>.flags ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0x0]))
        (label_ref 56)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                        (const_int 477 [0x1dd])) [0 <variable>.flags+1 S1 A8])
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 56)
        (pc)))
Failed to match this instruction:
(set (reg:SI 154)
    (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 153 [ cmd ])
            (const_int 1 [0x1])) 0))
Failed to match this instruction:
(set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)
            (const_int 1 [0x1])) 0))
Successfully matched this instruction:
(set (reg:SI 154)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])))
Failed to match this instruction:
(set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 154)
            (const_int 1 [0x1])) 0))
Failed to match this instruction:
(set (reg:SI 155)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])
        (const_int 512 [0x200])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 156 [ <variable>.flags ])
            (const_int 1 [0x1])
            (const_int 9 [0x9]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
deferring deletion of insn with uid = 59.
modifying other_insn    61 pc={(cc:CC_NOOV==0x0)?L67:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 61.
modifying insn i3    60 cc:CC_NOOV=cmp(zero_extract(r156:SI,0x1,0x9),0x0)
      REG_DEAD: r156:SI
deferring rescan insn with uid = 60.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                    (const_int 477 [0x1dd])) [0 <variable>.flags+1 S1 A8])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 156 [ <variable>.flags ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                        (const_int 477 [0x1dd])) [0 <variable>.flags+1 S1 A8])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))
        (label_ref 67)
        (pc)))
Failed to match this instruction:
(set (reg:SI 159)
    (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)
        (const_int 2 [0x2])))
Failed to match this instruction:
(set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 158 [ cmd ])
            (const_int 2 [0x2])) 0))
Failed to match this instruction:
(set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)
            (const_int 2 [0x2])) 0))
Successfully matched this instruction:
(set (reg:SI 159)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])))
Failed to match this instruction:
(set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 159)
            (const_int 2 [0x2])) 0))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 138 [ idx ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 138 [ idx ])
            (plus:SI (reg/v:SI 138 [ idx ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 138 [ idx ])
                (const_int 5 [0x5])))
        (set (reg/v:SI 138 [ idx ])
            (plus:SI (reg/v:SI 138 [ idx ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 138 [ idx ])
            (const_int 6 [0x6]))
        (label_ref:SI 71)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 138 [ idx ])
                    (const_int 5 [0x5]))
                (label_ref:SI 71)
                (pc)))
        (set (reg/v:SI 138 [ idx ])
            (plus:SI (reg/v:SI 138 [ idx ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 138 [ idx ])
                    (const_int 5 [0x5]))
                (label_ref:SI 71)
                (pc)))
        (set (reg/v:SI 138 [ idx ])
            (plus:SI (reg/v:SI 138 [ idx ])
                (const_int 1 [0x1])))
    ])
Successfully matched this instruction:
(set (reg:SI 160)
    (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 42 [0x2a])) [0 <variable>.class+2 S2 A16])))
deferring deletion of insn with uid = 75.
modifying insn i3    76 r160:SI=zero_extend([r142:SI+0x2a])
      REG_DEAD: r142:SI
deferring rescan insn with uid = 76.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 42 [0x2a])) [0 <variable>.class+2 S2 A16]) 0)
        (const_int 6 [0x6])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 160)
            (const_int 6 [0x6]))
        (label_ref 84)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 142 [ dev ])
                        (const_int 42 [0x2a])) [0 <variable>.class+2 S2 A16]) 0)
            (const_int 6 [0x6]))
        (label_ref 84)
        (pc)))
Failed to match this instruction:
(set (reg:SI 164)
    (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)
        (const_int 3 [0x3])))
Failed to match this instruction:
(set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 163 [ cmd ])
            (const_int 3 [0x3])) 0))
Failed to match this instruction:
(set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)
            (const_int 3 [0x3])) 0))
Successfully matched this instruction:
(set (reg:SI 164)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])))
Failed to match this instruction:
(set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 164)
            (const_int 3 [0x3])) 0))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 139 [ old_cmd ])
                (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)))
        (set (reg:SI 134 [ cmd.723 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 139 [ old_cmd ])
                (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)))
        (set (reg:SI 134 [ cmd.723 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 134 [ cmd.723 ])
            (reg/v:SI 139 [ old_cmd ]))
        (label_ref 93)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 139 [ old_cmd ])
                    (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0))
                (label_ref 93)
                (pc)))
        (set (reg:SI 134 [ cmd.723 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 139 [ old_cmd ])
                    (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0))
                (label_ref 93)
                (pc)))
        (set (reg:SI 134 [ cmd.723 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])))
    ])
Successfully matched this instruction:
(set (reg:SI 134 [ cmd.723 ])
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 139 [ old_cmd ])
            (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0))
        (label_ref 93)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 136 [ D.19084 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 136 [ D.19084 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 136 [ D.19084 ])
            (const_int 0 [0x0]))
        (label_ref 100)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 100)
                (pc)))
        (set (reg/f:SI 136 [ D.19084 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 100)
                (pc)))
        (set (reg/f:SI 136 [ D.19084 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 136 [ D.19084 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 100)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 3 r3)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])))
deferring deletion of insn with uid = 108.
modifying insn i3   112 r3:SI=zero_extend([sfp:SI-0x2])
deferring rescan insn with uid = 112.
Failed to match this instruction:
(parallel [
        (use (reg:SI 140 [ D.18842 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 140 [ D.18842 ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 140 [ D.18842 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 140 [ D.18842 ]))
    ])


pcibios_enable_device

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={10d,7u} r1={9d,5u} r2={8d,3u} r3={8d,3u} r11={1d,21u} r12={5d} r13={1d,25u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={14d,10u} r25={1d,31u,1d} r26={1d,20u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r134={1d,2u} r135={2d,5u} r136={2d,2u} r137={2d,2u} r138={2d,3u} r139={1d,2u} r140={3d,1u} r142={1d,10u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r150={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r166={1d,1u} 
;;    total ref usage 709{536d,172u,1e} in 72{68 regular + 4 call} insns.
(note 2 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 138 139 142 143 144
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 135 138 139 142 143 144
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 2 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 6 4 2 arch/arm/kernel/bios32.c:620 (set (reg/v/f:SI 142 [ dev ])
        (reg:SI 0 r0 [ dev ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ dev ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/bios32.c:620 (set (reg/v:SI 143 [ mask ])
        (reg:SI 1 r1 [ mask ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ mask ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 9 2 NOTE_INSN_DELETED)

(insn 9 8 10 2 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 11 10 12 2 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(call_insn 13 12 14 2 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 14 13 15 2 arch/arm/kernel/bios32.c:626 (set (reg/v:SI 139 [ old_cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 15 14 16 2 arch/arm/kernel/bios32.c:626 (set (reg:SI 135 [ ivtmp.717 ])
        (reg/v/f:SI 142 [ dev ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 71 2 arch/arm/kernel/bios32.c:627 (set (reg/v:SI 138 [ idx ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 13 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143
;; lr  def 	 24 [cc] 145 146
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 145 146
;; live  kill	

;; Pred edge  13 [83.3%]  (dfs_back)
;; Pred edge  2 [100.0%]  (fallthru)
(code_label 71 16 17 3 83 "" [1 uses])

(note 17 71 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 3 arch/arm/kernel/bios32.c:629 (set (reg:SI 145)
        (ashiftrt:SI (reg/v:SI 143 [ mask ])
            (reg/v:SI 138 [ idx ]))) 117 {*arm_shiftsi3} (nil))

(note 19 18 20 3 NOTE_INSN_DELETED)

(insn 20 19 21 3 arch/arm/kernel/bios32.c:629 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 145)
                (const_int 1 [0x1])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 145)
        (nil)))

(jump_insn 21 20 22 3 arch/arm/kernel/bios32.c:629 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 13 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143


;; Succ edge  13 [50.0%] 
;; Succ edge  4 [50.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 147
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(note 22 21 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 4 arch/arm/kernel/bios32.c:633 (set (reg:SI 147 [ <variable>.start ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 4 arch/arm/kernel/bios32.c:633 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 147 [ <variable>.start ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 147 [ <variable>.start ])
        (nil)))

(jump_insn 25 24 26 4 arch/arm/kernel/bios32.c:633 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  9 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 148
;; live  kill	

;; Pred edge  4 [50.0%]  (fallthru)
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 28 5 arch/arm/kernel/bios32.c:633 discrim 1 (set (reg:SI 148 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 28 27 29 5 arch/arm/kernel/bios32.c:633 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148 [ <variable>.end ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148 [ <variable>.end ])
        (nil)))

(jump_insn 29 28 30 5 arch/arm/kernel/bios32.c:633 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 45)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143


;; Succ edge  6 [0.0%]  (fallthru,loop_exit)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u41(11){ }u42(13){ }u43(25){ }u44(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 24 [cc] 137
;; live  kill	

;; Pred edge  5 [0.0%]  (fallthru,loop_exit)
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 31 30 32 6 include/linux/device.h:620 (set (reg/f:SI 137 [ D.19078 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 32 31 33 6 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 137 [ D.19078 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 33 32 34 6 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 6 -> ( 8 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 142


;; Succ edge  8 [85.0%] 
;; Succ edge  7 [15.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u48(11){ }u49(13){ }u50(25){ }u51(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 137
;; live  kill	

;; Pred edge  6 [15.0%]  (fallthru)
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 7 include/linux/kobject.h:82 (set (reg/f:SI 137 [ D.19078 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u53(11){ }u54(13){ }u55(25){ }u56(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; live  gen 	 0 [r0] 1 [r1] 140
;; live  kill	 14 [lr]

;; Pred edge  6 [85.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 36 35 37 8 80 "" [1 uses])

(note 37 36 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 37 40 8 arch/arm/kernel/bios32.c:634 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11068d80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11068d80>)
        (nil)))

(insn 40 39 41 8 arch/arm/kernel/bios32.c:634 (set (reg:SI 1 r1)
        (reg/f:SI 137 [ D.19078 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137 [ D.19078 ])
        (nil)))

(call_insn 41 40 42 8 arch/arm/kernel/bios32.c:634 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 42 41 133 8 arch/arm/kernel/bios32.c:636 (set (reg:SI 140 [ D.18842 ])
        (const_int -22 [0xffffffffffffffea])) 167 {*arm_movsi_insn} (nil))

(jump_insn 133 42 134 8 arch/arm/kernel/bios32.c:636 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 8 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  21 [100.0%] 

(barrier 134 133 45)

;; Start of basic block ( 4 5) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u61(11){ }u62(13){ }u63(25){ }u64(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 150 151
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 150 151
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [100.0%] 
(code_label 45 134 46 9 79 "" [2 uses])

(note 46 45 47 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 47 46 48 9 arch/arm/kernel/bios32.c:638 (set (reg:SI 151 [ <variable>.flags ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 48 47 49 9 NOTE_INSN_DELETED)

(insn 49 48 50 9 arch/arm/kernel/bios32.c:638 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 151 [ <variable>.flags ])
                (const_int 1 [0x1])
                (const_int 8 [0x8]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 151 [ <variable>.flags ])
        (nil)))

(jump_insn 50 49 51 9 arch/arm/kernel/bios32.c:638 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 56)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 9 -> ( 10 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143


;; Succ edge  10 [50.0%]  (fallthru)
;; Succ edge  11 [50.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u69(11){ }u70(13){ }u71(25){ }u72(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 153 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 153 154
;; live  kill	

;; Pred edge  9 [50.0%]  (fallthru)
(note 51 50 52 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 52 51 54 10 arch/arm/kernel/bios32.c:639 (set (reg:SI 153 [ cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 54 52 55 10 arch/arm/kernel/bios32.c:639 (set (reg:SI 154)
        (ior:SI (reg:SI 153 [ cmd ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 153 [ cmd ])
        (nil)))

(insn 55 54 56 10 arch/arm/kernel/bios32.c:639 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
        (subreg:HI (reg:SI 154) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 9 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u77(11){ }u78(13){ }u79(25){ }u80(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 155 156
;; live  kill	

;; Pred edge  9 [50.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 56 55 57 11 82 "" [1 uses])

(note 57 56 58 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 58 57 59 11 arch/arm/kernel/bios32.c:640 (set (reg:SI 156 [ <variable>.flags ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.717 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 59 58 60 11 NOTE_INSN_DELETED)

(insn 60 59 61 11 arch/arm/kernel/bios32.c:640 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 156 [ <variable>.flags ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 156 [ <variable>.flags ])
        (nil)))

(jump_insn 61 60 62 11 arch/arm/kernel/bios32.c:640 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u85(11){ }u86(13){ }u87(25){ }u88(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 158 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 158 159
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 62 61 63 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 65 12 arch/arm/kernel/bios32.c:641 (set (reg:SI 158 [ cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 65 63 66 12 arch/arm/kernel/bios32.c:641 (set (reg:SI 159)
        (ior:SI (reg:SI 158 [ cmd ])
            (const_int 2 [0x2]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 158 [ cmd ])
        (nil)))

(insn 66 65 67 12 arch/arm/kernel/bios32.c:641 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
        (subreg:HI (reg:SI 159) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 3 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u93(11){ }u94(13){ }u95(25){ }u96(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138
;; lr  def 	 24 [cc] 135 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  gen 	 24 [cc] 135 138
;; live  kill	

;; Pred edge  3 [50.0%] 
;; Pred edge  11 [50.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 67 66 68 13 78 "" [2 uses])

(note 68 67 69 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 13 arch/arm/kernel/bios32.c:627 (set (reg/v:SI 138 [ idx ])
        (plus:SI (reg/v:SI 138 [ idx ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 70 69 72 13 arch/arm/kernel/bios32.c:627 (set (reg:SI 135 [ ivtmp.717 ])
        (plus:SI (reg:SI 135 [ ivtmp.717 ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 72 70 73 13 arch/arm/kernel/bios32.c:627 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 138 [ idx ])
            (const_int 6 [0x6]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 73 72 74 13 arch/arm/kernel/bios32.c:627 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 71)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8333 [0x208d])
            (nil))))
;; End of basic block 13 -> ( 3 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135 138 139 142 143
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 138 139 142 143


;; Succ edge  3 [83.3%]  (dfs_back)
;; Succ edge  14 [16.7%]  (fallthru,loop_exit)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; live  gen 	 24 [cc] 160 161
;; live  kill	

;; Pred edge  13 [16.7%]  (fallthru,loop_exit)
(note 74 73 75 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 75 74 76 14 NOTE_INSN_DELETED)

(insn 76 75 77 14 arch/arm/kernel/bios32.c:647 (set (reg:SI 160)
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 142 [ dev ])
                    (const_int 42 [0x2a])) [0 <variable>.class+2 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg/v/f:SI 142 [ dev ])
        (nil)))

(insn 77 76 78 14 arch/arm/kernel/bios32.c:647 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 6 [0x6]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160)
        (nil)))

(jump_insn 78 77 79 14 arch/arm/kernel/bios32.c:647 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 84)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142


;; Succ edge  15 [28.0%]  (fallthru)
;; Succ edge  16 [72.0%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u109(11){ }u110(13){ }u111(25){ }u112(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; live  gen 	 163 164
;; live  kill	

;; Pred edge  14 [28.0%]  (fallthru)
(note 79 78 80 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 82 15 arch/arm/kernel/bios32.c:648 (set (reg:SI 163 [ cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 82 80 83 15 arch/arm/kernel/bios32.c:648 (set (reg:SI 164)
        (ior:SI (reg:SI 163 [ cmd ])
            (const_int 3 [0x3]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 163 [ cmd ])
        (nil)))

(insn 83 82 84 15 arch/arm/kernel/bios32.c:648 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
        (subreg:HI (reg:SI 164) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 24 [cc] 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 142
;; live  gen 	 24 [cc] 134
;; live  kill	

;; Pred edge  14 [72.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 84 83 85 16 84 "" [1 uses])

(note 85 84 86 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 87 16 arch/arm/kernel/bios32.c:650 (set (reg:SI 134 [ cmd.723 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 87 86 88 16 arch/arm/kernel/bios32.c:650 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 134 [ cmd.723 ])
            (reg/v:SI 139 [ old_cmd ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 88 87 89 16 arch/arm/kernel/bios32.c:650 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 93)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 16 -> ( 18 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 134 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142


;; Succ edge  18 [0.0%] 
;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 140
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
(note 89 88 90 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 135 17 arch/arm/kernel/bios32.c:655 (set (reg:SI 140 [ D.18842 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 135 90 136 17 (set (pc)
        (label_ref 115)) -1 (nil))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  21 [100.0%] 

(barrier 136 135 93)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u129(11){ }u130(13){ }u131(25){ }u132(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; live  gen 	 24 [cc] 136
;; live  kill	

;; Pred edge  16 [0.0%] 
(code_label 93 136 94 18 85 "" [1 uses])

(note 94 93 95 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 18 include/linux/device.h:620 (set (reg/f:SI 136 [ D.19084 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 18 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 136 [ D.19084 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 97 96 98 18 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 100)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 18 -> ( 20 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142


;; Succ edge  20 [85.0%] 
;; Succ edge  19 [15.0%]  (fallthru)

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u136(11){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 139 142
;; live  gen 	 136
;; live  kill	

;; Pred edge  18 [15.0%]  (fallthru)
(note 98 97 99 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 99 98 100 19 include/linux/kobject.h:82 (set (reg/f:SI 136 [ D.19084 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142


;; Succ edge  20 [100.0%]  (fallthru)

;; Start of basic block ( 18 19) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u141(11){ }u142(13){ }u143(25){ }u144(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140 166
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 136 139 142
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 140 166
;; live  kill	 14 [lr]

;; Pred edge  18 [85.0%] 
;; Pred edge  19 [100.0%]  (fallthru)
(code_label 100 99 101 20 86 "" [1 uses])

(note 101 100 103 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 103 101 104 20 arch/arm/kernel/bios32.c:651 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1138fb40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1138fb40>)
        (nil)))

(insn 104 103 105 20 arch/arm/kernel/bios32.c:651 (set (reg:SI 1 r1)
        (reg/f:SI 136 [ D.19084 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136 [ D.19084 ])
        (nil)))

(insn 105 104 106 20 arch/arm/kernel/bios32.c:651 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ old_cmd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ old_cmd ])
        (nil)))

(insn 106 105 107 20 arch/arm/kernel/bios32.c:651 (set (reg:SI 3 r3)
        (reg:SI 134 [ cmd.723 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 134 [ cmd.723 ])
        (nil)))

(call_insn 107 106 108 20 arch/arm/kernel/bios32.c:651 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 108 107 109 20 NOTE_INSN_DELETED)

(insn 109 108 110 20 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 110 109 111 20 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ dev ])
        (nil)))

(insn 111 110 112 20 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 112 111 113 20 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(call_insn 113 112 114 20 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 114 113 115 20 arch/arm/kernel/bios32.c:655 (set (reg:SI 140 [ D.18842 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 8 20 17) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u162(11){ }u163(13){ }u164(25){ }u165(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  8 [100.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  17 [100.0%] 
(code_label 115 114 116 21 81 "" [2 uses])

(note 116 115 121 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 121 116 127 21 arch/arm/kernel/bios32.c:656 (set (reg/i:SI 0 r0)
        (reg:SI 140 [ D.18842 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140 [ D.18842 ])
        (nil)))

(insn 127 121 0 21 arch/arm/kernel/bios32.c:656 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 21 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 8.
deleting insn with uid = 19.
deleting insn with uid = 48.
deleting insn with uid = 59.
deleting insn with uid = 75.
deleting insn with uid = 108.
rescanning insn with uid = 12.
deleting insn with uid = 12.
rescanning insn with uid = 20.
deleting insn with uid = 20.
verify found no changes in insn with uid = 21.
rescanning insn with uid = 49.
deleting insn with uid = 49.
verify found no changes in insn with uid = 50.
rescanning insn with uid = 60.
deleting insn with uid = 60.
verify found no changes in insn with uid = 61.
rescanning insn with uid = 76.
deleting insn with uid = 76.
rescanning insn with uid = 112.
deleting insn with uid = 112.
ending the processing of deferred insns

;; Function pcibios_fixup_bus (pcibios_fixup_bus)[0:1056]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 0
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 283: 4
insn_cost 19: 4
insn_cost 21: 4
insn_cost 55: 8
insn_cost 70: 8
insn_cost 94: 8
insn_cost 78: 8
insn_cost 106: 8
insn_cost 109: 8
insn_cost 284: 0
insn_cost 25: 4
insn_cost 26: 4
insn_cost 27: 0
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 0
insn_cost 34: 4
insn_cost 286: 0
insn_cost 39: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 4
insn_cost 49: 4
insn_cost 50: 4
insn_cost 52: 4
insn_cost 53: 0
insn_cost 56: 4
insn_cost 57: 4
insn_cost 271: 4
insn_cost 59: 4
insn_cost 60: 0
insn_cost 61: 4
insn_cost 62: 4
insn_cost 63: 4
insn_cost 64: 0
insn_cost 67: 12
insn_cost 72: 4
insn_cost 74: 4
insn_cost 75: 0
insn_cost 77: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 84: 4
insn_cost 85: 4
insn_cost 87: 4
insn_cost 88: 4
insn_cost 89: 4
insn_cost 90: 4
insn_cost 91: 0
insn_cost 95: 4
insn_cost 96: 4
insn_cost 97: 0
insn_cost 101: 12
insn_cost 104: 4
insn_cost 105: 4
insn_cost 107: 4
insn_cost 108: 0
insn_cost 110: 4
insn_cost 111: 0
insn_cost 289: 0
insn_cost 117: 4
insn_cost 118: 4
insn_cost 277: 4
insn_cost 120: 4
insn_cost 121: 0
insn_cost 122: 4
insn_cost 124: 4
insn_cost 125: 4
insn_cost 127: 12
insn_cost 128: 4
insn_cost 129: 4
insn_cost 130: 4
insn_cost 278: 4
insn_cost 132: 4
insn_cost 133: 0
insn_cost 291: 0
insn_cost 139: 4
insn_cost 140: 4
insn_cost 281: 4
insn_cost 142: 4
insn_cost 143: 0
insn_cost 144: 4
insn_cost 146: 4
insn_cost 147: 4
insn_cost 148: 4
insn_cost 149: 4
insn_cost 150: 4
insn_cost 282: 4
insn_cost 152: 4
insn_cost 153: 0
insn_cost 156: 4
insn_cost 160: 4
insn_cost 161: 0
insn_cost 163: 4
insn_cost 269: 4
insn_cost 293: 0
insn_cost 169: 4
insn_cost 173: 8
insn_cost 295: 0
insn_cost 174: 4
insn_cost 175: 4
insn_cost 265: 4
insn_cost 177: 4
insn_cost 178: 0
insn_cost 179: 4
insn_cost 181: 4
insn_cost 182: 4
insn_cost 183: 4
insn_cost 184: 4
insn_cost 185: 4
insn_cost 266: 4
insn_cost 187: 4
insn_cost 188: 0
insn_cost 189: 4
insn_cost 190: 4
insn_cost 267: 4
insn_cost 268: 4
insn_cost 193: 0
insn_cost 194: 4
insn_cost 199: 4
insn_cost 200: 0
insn_cost 202: 4
insn_cost 203: 4
insn_cost 204: 0
insn_cost 206: 4
insn_cost 207: 4
insn_cost 208: 0
insn_cost 211: 4
insn_cost 212: 4
insn_cost 213: 0
insn_cost 215: 4
insn_cost 217: 4
insn_cost 218: 4
insn_cost 221: 4
insn_cost 222: 4
insn_cost 223: 0
insn_cost 225: 4
insn_cost 227: 4
insn_cost 228: 4
insn_cost 231: 4
insn_cost 232: 4
insn_cost 258: 8
insn_cost 259: 8
insn_cost 260: 4
insn_cost 261: 16
insn_cost 245: 8
insn_cost 246: 4
insn_cost 247: 4
insn_cost 248: 0
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 144 [ root ])
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ bus ])
                    (const_int 68 [0x44])) [0 <variable>.sysdata+0 S4 A32]))
        (set (reg/v/f:SI 152 [ bus ])
            (reg:SI 0 r0 [ bus ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 144 [ root ])
            (mem/s/f/j:SI (plus:SI (reg:SI 0 r0 [ bus ])
                    (const_int 68 [0x44])) [0 <variable>.sysdata+0 S4 A32]))
        (set (reg/v/f:SI 152 [ bus ])
            (reg:SI 0 r0 [ bus ]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 153 [ <variable>.self ])
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 17)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
            (const_int 40 [0x28])) [0 <variable>.resource+0 S4 A64])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
            (const_int 32 [0x20])) [0 <variable>.resource+0 S4 A64]))
Failed to match this instruction:
(set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
            (const_int 44 [0x2c])) [0 <variable>.resource+4 S4 A32])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
            (const_int 36 [0x24])) [0 <variable>.resource+4 S4 A32]))
Failed to match this instruction:
(set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
            (const_int 48 [0x30])) [0 <variable>.resource+8 S4 A64])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
            (const_int 40 [0x28])) [0 <variable>.resource+8 S4 A64]))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                        (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg:SI 137 [ D.19109 ])
            (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                        (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg:SI 137 [ D.19109 ])
            (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 137 [ D.19109 ])
            (const_int 0 [0x0]))
        (label_ref 47)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                            (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 47)
                (pc)))
        (set (reg:SI 137 [ D.19109 ])
            (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                            (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 47)
                (pc)))
        (set (reg:SI 137 [ D.19109 ])
            (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 137 [ D.19109 ])
    (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
            (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                    (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 47)
        (pc)))
Failed to match this instruction:
(set (reg:SI 157)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])
        (const_int 512 [0x200])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 158 [ <variable>.flags ])
            (const_int 1 [0x1])
            (const_int 9 [0x9]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 37)
        (pc)))
deferring deletion of insn with uid = 30.
modifying other_insn    32 pc={(cc:CC_NOOV==0x0)?L37:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 32.
modifying insn i3    31 cc:CC_NOOV=cmp(zero_extract(r158:SI,0x1,0x9),0x0)
      REG_DEAD: r158:SI
deferring rescan insn with uid = 31.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                    (const_int 477 [0x1dd])) [0 <variable>.flags+1 S1 A8])
            (const_int 1 [0x1])
            (const_int 1 [0x1]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 158 [ <variable>.flags ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (label_ref 37)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                        (const_int 477 [0x1dd])) [0 <variable>.flags+1 S1 A8])
                (const_int 1 [0x1])
                (const_int 1 [0x1]))
            (const_int 0 [0x0]))
        (label_ref 37)
        (pc)))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
            (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
    (plus:SI (reg/v:SI 138 [ offset ])
        (reg:SI 137 [ D.19109 ])))
Failed to match this instruction:
(set (reg:SI 161)
    (plus:SI (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg/v:SI 138 [ offset ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (plus:SI (reg:SI 160 [ <variable>.end ])
        (reg/v:SI 138 [ offset ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (plus:SI (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg/v:SI 138 [ offset ])))
Successfully matched this instruction:
(set (reg:SI 161)
    (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
            (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
    (plus:SI (reg:SI 161)
        (reg/v:SI 138 [ offset ])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 139 [ i ])
                (const_int 10 [0xa])))
        (set (reg/v:SI 139 [ i ])
            (plus:SI (reg/v:SI 139 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 139 [ i ])
                (const_int 10 [0xa])))
        (set (reg/v:SI 139 [ i ])
            (plus:SI (reg/v:SI 139 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 139 [ i ])
            (const_int 11 [0xb]))
        (label_ref:SI 51)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 139 [ i ])
                    (const_int 10 [0xa]))
                (label_ref:SI 51)
                (pc)))
        (set (reg/v:SI 139 [ i ])
            (plus:SI (reg/v:SI 139 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg/v:SI 139 [ i ])
                    (const_int 10 [0xa]))
                (label_ref:SI 51)
                (pc)))
        (set (reg/v:SI 139 [ i ])
            (plus:SI (reg/v:SI 139 [ i ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(set (reg:SI 164)
    (and:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
        (const_int 128 [0x80])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 163 [ status ])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 68)
        (pc)))
deferring deletion of insn with uid = 62.
modifying other_insn    64 pc={(cc:CC_NOOV!=0x0)?L68:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 64.
modifying insn i3    63 cc:CC_NOOV=cmp(zero_extract(r163:SI,0x1,0x7),0x0)
      REG_DEAD: r163:SI
deferring rescan insn with uid = 63.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/c/i:QI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S1 A16])
            (const_int 1 [0x1])
            (const_int 7 [0x7]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg:SI 163 [ status ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))
        (label_ref 68)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (lshiftrt:SI (subreg:SI (mem/c/i:QI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -2 [0xfffffffffffffffe])) [0 status+0 S1 A16]) 0)
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))
        (label_ref 68)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 221)
        (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                    (const_int 32 [0x20])) [0 <variable>.vendor+0 S2 A64]) 0)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 168 [ <variable>.vendor ])
            (reg:SI 221))
        (label_ref 92)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 221)
            (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 32 [0x20])) [0 <variable>.vendor+0 S2 A64]) 0))
        (label_ref 92)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 168 [ <variable>.vendor ])
            (const_int 4330 [0x10ea]))
        (label_ref 92)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 223)
                (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                            (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)))
        (set (reg:SI 136 [ D.19123 ])
            (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 223)
                (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                            (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)))
        (set (reg:SI 136 [ D.19123 ])
            (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16])))
    ])
Successfully matched this instruction:
(set (reg:SI 174)
    (eq:SI (reg:SI 136 [ D.19123 ])
        (reg:SI 223)))
deferring deletion of insn with uid = 81.
modifying insn i3    82 {r174:SI=r136:SI==r223:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 82.
Failed to match this instruction:
(parallel [
        (set (reg:SI 174)
            (eq:SI (reg:SI 223)
                (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                            (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)))
        (clobber (reg:CC 24 cc))
        (set (reg:SI 136 [ D.19123 ])
            (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 174)
            (eq:SI (reg:SI 223)
                (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                            (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)))
        (set (reg:SI 136 [ D.19123 ])
            (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16])))
    ])
Successfully matched this instruction:
(set (reg:SI 176)
    (eq:SI (reg:SI 136 [ D.19123 ])
        (const_int 8192 [0x2000])))
deferring deletion of insn with uid = 84.
modifying insn i3    85 {r176:SI=r136:SI==0x2000;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r136:SI
deferring rescan insn with uid = 85.
Successfully matched this instruction:
(set (reg:SI 177)
    (ior:SI (eq:SI (reg:SI 136 [ D.19123 ])
            (reg:SI 223))
        (reg:SI 176)))
deferring deletion of insn with uid = 82.
modifying insn i3    87 {r177:SI=r136:SI==r223:SI|r176:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r136:SI
      REG_DEAD: r176:SI
deferring rescan insn with uid = 87.
Failed to match this instruction:
(parallel [
        (set (reg:SI 176)
            (eq:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                            (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)
                (const_int 8192 [0x2000])))
        (clobber (reg:CC 24 cc))
        (set (reg:SI 136 [ D.19123 ])
            (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 176)
            (eq:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                            (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)
                (const_int 8192 [0x2000])))
        (set (reg:SI 136 [ D.19123 ])
            (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16])))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:SI 177)
            (ior:SI (eq:SI (reg:SI 136 [ D.19123 ])
                    (reg:SI 223))
                (eq:SI (reg:SI 136 [ D.19123 ])
                    (const_int 8192 [0x2000]))))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 85.
modifying insn i3    87 {r177:SI=r136:SI==r223:SI|r136:SI==0x2000;clobber cc:CC;}
      REG_DEAD: r136:SI
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 87.
Failed to match this instruction:
(parallel [
        (set (reg:SI 177)
            (ior:SI (eq:SI (reg:SI 223)
                    (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                                (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0))
                (eq:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                                (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)
                    (const_int 8192 [0x2000]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 177)
    (ior:SI (eq:SI (reg:SI 223)
            (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0))
        (eq:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)
            (const_int 8192 [0x2000]))))
Successfully matched this instruction:
(set (subreg:SI (reg:QI 178) 0)
    (ior:SI (eq:SI (reg:SI 136 [ D.19123 ])
            (reg:SI 223))
        (eq:SI (reg:SI 136 [ D.19123 ])
            (const_int 8192 [0x2000]))))
deferring deletion of insn with uid = 87.
modifying insn i3    88 {r178:QI#0=r136:SI==r223:SI|r136:SI==0x2000;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r136:SI
deferring rescan insn with uid = 88.
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 178) 0)
            (ior:SI (eq:SI (reg:SI 223)
                    (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                                (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0))
                (eq:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                                (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)
                    (const_int 8192 [0x2000]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (subreg:SI (reg:QI 178) 0)
    (ior:SI (eq:SI (reg:SI 223)
            (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0))
        (eq:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)
            (const_int 8192 [0x2000]))))
Successfully matched this instruction:
(set (reg:SI 179)
    (ior:SI (eq:SI (reg:SI 136 [ D.19123 ])
            (reg:SI 223))
        (eq:SI (reg:SI 136 [ D.19123 ])
            (const_int 8192 [0x2000]))))
deferring deletion of insn with uid = 88.
modifying insn i3    89 {r179:SI=r136:SI==r223:SI|r136:SI==0x2000;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r136:SI
deferring rescan insn with uid = 89.
Failed to match this instruction:
(parallel [
        (set (reg:SI 179)
            (ior:SI (eq:SI (reg:SI 223)
                    (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                                (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0))
                (eq:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                                (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)
                    (const_int 8192 [0x2000]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 179)
    (ior:SI (eq:SI (reg:SI 223)
            (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0))
        (eq:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)
            (const_int 8192 [0x2000]))))
Successfully matched this instruction:
(set (reg:CC_DEQ 24 cc)
    (compare:CC_DEQ (ior:SI (eq:SI (reg:SI 136 [ D.19123 ])
                (reg:SI 223))
            (eq:SI (reg:SI 136 [ D.19123 ])
                (const_int 8192 [0x2000])))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_DEQ 24 cc)
            (const_int 0 [0x0]))
        (label_ref 98)
        (pc)))
deferring deletion of insn with uid = 89.
modifying other_insn    91 pc={(cc:CC_DEQ!=0x0)?L98:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 91.
modifying insn i3    90 cc:CC_DEQ=cmp(r136:SI==r223:SI|r136:SI==0x2000,0x0)
      REG_DEAD: r136:SI
deferring rescan insn with uid = 90.
Failed to match this instruction:
(set (reg:CC_DEQ 24 cc)
    (compare:CC_DEQ (ior:SI (eq:SI (reg:SI 223)
                (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                            (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0))
            (eq:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                            (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)
                (const_int 8192 [0x2000])))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (ior:SI (eq:SI (reg:SI 136 [ D.19123 ])
                    (reg:SI 223))
                (eq:SI (reg:SI 136 [ D.19123 ])
                    (const_int 8192 [0x2000])))
            (const_int 0 [0x0]))
        (label_ref 98)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (ior:SI (eq:SI (reg:SI 223)
                    (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                                (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0))
                (eq:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                                (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]) 0)
                    (const_int 8192 [0x2000])))
            (const_int 0 [0x0]))
        (label_ref 98)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 32 [0x20])) [0 S4 A64])
        (reg:SI 222)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 181)
            (reg:SI 222))
        (label_ref 102)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                    (const_int 32 [0x20])) [0 S4 A64])
            (reg:SI 222))
        (label_ref 102)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/s:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 32 [0x20])) [0 S4 A64])
        (reg:SI 222)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 181)
            (const_int -2125327741 [0xffffffff81521283]))
        (label_ref 102)
        (pc)))
Failed to match this instruction:
(set (reg:SI 183)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
        (const_int 8 [0x8])))
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 24 cc)
            (compare:CC_SWP (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
                    (const_int 8 [0x8]))
                (reg:SI 224)))
        (set (reg:SI 183)
            (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 24 cc)
            (compare:CC_SWP (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
                    (const_int 8 [0x8]))
                (reg:SI 224)))
        (set (reg:SI 183)
            (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 24 cc)
            (compare:CC_SWP (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (reg:SI 224)))
        (set (reg:SI 183)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_SWP 24 cc)
            (compare:CC_SWP (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                            (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                    (const_int 8 [0x8]))
                (reg:SI 224)))
        (set (reg:SI 183)
            (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                        (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(set (reg:SI 183)
    (lshiftrt:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 183)
            (reg:SI 224))
        (label_ref 114)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
                        (const_int 8 [0x8]))
                    (reg:SI 224))
                (label_ref 114)
                (pc)))
        (set (reg:SI 183)
            (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
                (const_int 8 [0x8])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
                        (const_int 8 [0x8]))
                    (reg:SI 224))
                (label_ref 114)
                (pc)))
        (set (reg:SI 183)
            (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
                (const_int 8 [0x8])))
    ])
Successfully matched this instruction:
(set (reg:SI 183)
    (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
                (const_int 8 [0x8]))
            (reg:SI 224))
        (label_ref 114)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 183)
            (const_int 1540 [0x604]))
        (label_ref 114)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 183)
            (reg:SI 226))
        (label_ref:SI 154)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 183)
            (const_int 1543 [0x607]))
        (label_ref:SI 154)
        (pc)))
Failed to match this instruction:
(set (reg:SI 190)
    (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
        (const_int 33 [0x21])))
Successfully matched this instruction:
(set (reg:SI 191)
    (ior:SI (reg:SI 189 [ status ])
        (const_int 33 [0x21])))
deferring deletion of insn with uid = 124.
modifying insn i3   125 r191:SI=r189:SI|0x21
      REG_DEAD: r189:SI
deferring rescan insn with uid = 125.
Failed to match this instruction:
(set (reg:SI 191)
    (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
        (const_int 33 [0x21])))
Failed to match this instruction:
(set (reg:SI 151 [ status.302 ])
    (ior:SI (and:SI (reg:SI 189 [ status ])
            (const_int 65310 [0xff1e]))
        (const_int 33 [0x21])))
Failed to match this instruction:
(set (reg:SI 151 [ status.302 ])
    (ior:SI (and:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
            (const_int 65310 [0xff1e]))
        (const_int 33 [0x21])))
Failed to match this instruction:
(set (reg:SI 191)
    (and:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
        (const_int 65310 [0xff1e])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
            (subreg:HI (and:SI (reg:SI 191)
                    (const_int -193 [0xffffffffffffff3f])) 0))
        (set (reg:SI 151 [ status.302 ])
            (and:SI (reg:SI 191)
                (const_int 65343 [0xff3f])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
            (subreg:HI (and:SI (reg:SI 191)
                    (const_int -193 [0xffffffffffffff3f])) 0))
        (set (reg:SI 151 [ status.302 ])
            (and:SI (reg:SI 191)
                (const_int 65343 [0xff3f])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
            (subreg:HI (ior:SI (and:SI (reg:SI 189 [ status ])
                        (const_int -226 [0xffffffffffffff1e]))
                    (const_int 33 [0x21])) 0))
        (set (reg:SI 151 [ status.302 ])
            (ior:SI (and:SI (reg:SI 189 [ status ])
                    (const_int 65310 [0xff1e]))
                (const_int 33 [0x21])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
            (subreg:HI (ior:SI (and:SI (reg:SI 189 [ status ])
                        (const_int -226 [0xffffffffffffff1e]))
                    (const_int 33 [0x21])) 0))
        (set (reg:SI 151 [ status.302 ])
            (ior:SI (and:SI (reg:SI 189 [ status ])
                    (const_int 65310 [0xff1e]))
                (const_int 33 [0x21])))
    ])
Failed to match this instruction:
(set (reg:SI 151 [ status.302 ])
    (ior:SI (and:SI (reg:SI 189 [ status ])
            (const_int 65310 [0xff1e]))
        (const_int 33 [0x21])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
            (subreg:HI (and:SI (reg:SI 191)
                    (const_int -193 [0xffffffffffffff3f])) 0))
        (set (reg:SI 151 [ status.302 ])
            (and:SI (reg:SI 191)
                (const_int 65343 [0xff3f])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
            (subreg:HI (and:SI (reg:SI 191)
                    (const_int -193 [0xffffffffffffff3f])) 0))
        (set (reg:SI 151 [ status.302 ])
            (and:SI (reg:SI 191)
                (const_int 65343 [0xff3f])))
    ])
Failed to match this instruction:
(set (reg:SI 196)
    (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
        (const_int 33 [0x21])))
Successfully matched this instruction:
(set (reg:SI 133 [ status.767 ])
    (ior:SI (reg:SI 195 [ status ])
        (const_int 33 [0x21])))
deferring deletion of insn with uid = 146.
modifying insn i3   147 r133:SI=r195:SI|0x21
      REG_DEAD: r195:SI
deferring rescan insn with uid = 147.
Failed to match this instruction:
(set (reg:SI 133 [ status.767 ])
    (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
        (const_int 33 [0x21])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
            (subreg:HI (ior:SI (reg:SI 195 [ status ])
                    (const_int 33 [0x21])) 0))
        (set (reg:SI 133 [ status.767 ])
            (ior:SI (reg:SI 195 [ status ])
                (const_int 33 [0x21])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
            (subreg:HI (ior:SI (reg:SI 195 [ status ])
                    (const_int 33 [0x21])) 0))
        (set (reg:SI 133 [ status.767 ])
            (ior:SI (reg:SI 195 [ status ])
                (const_int 33 [0x21])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
            (subreg:HI (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
                    (const_int 33 [0x21])) 0))
        (set (reg:SI 133 [ status.767 ])
            (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
                (const_int 33 [0x21])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
            (subreg:HI (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
                    (const_int 33 [0x21])) 0))
        (set (reg:SI 133 [ status.767 ])
            (ior:SI (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)
                (const_int 33 [0x21])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:SI 143 [ dev ])
            (reg/f:SI 150 [ D.18622 ]))
        (label_ref 167)
        (pc)))
Failed to match this instruction:
(set (reg:SI 200)
    (ior:SI (reg/v:SI 142 [ features ])
        (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)))
Successfully matched this instruction:
(set (reg:SI 149 [ cmd.306 ])
    (ior:SI (reg/v:SI 142 [ features ])
        (reg:SI 199 [ cmd ])))
deferring deletion of insn with uid = 181.
modifying insn i3   182 r149:SI=r142:SI|r199:SI
      REG_DEAD: r199:SI
deferring rescan insn with uid = 182.
Failed to match this instruction:
(set (reg:SI 149 [ cmd.306 ])
    (ior:SI (reg/v:SI 142 [ features ])
        (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
            (subreg:HI (ior:SI (reg/v:SI 142 [ features ])
                    (reg:SI 199 [ cmd ])) 0))
        (set (reg:SI 149 [ cmd.306 ])
            (ior:SI (reg/v:SI 142 [ features ])
                (reg:SI 199 [ cmd ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
            (subreg:HI (ior:SI (reg/v:SI 142 [ features ])
                    (reg:SI 199 [ cmd ])) 0))
        (set (reg:SI 149 [ cmd.306 ])
            (ior:SI (reg/v:SI 142 [ features ])
                (reg:SI 199 [ cmd ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
            (subreg:HI (ior:SI (reg/v:SI 142 [ features ])
                    (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)) 0))
        (set (reg:SI 149 [ cmd.306 ])
            (ior:SI (reg/v:SI 142 [ features ])
                (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
            (subreg:HI (ior:SI (reg/v:SI 142 [ features ])
                    (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)) 0))
        (set (reg:SI 149 [ cmd.306 ])
            (ior:SI (reg/v:SI 142 [ features ])
                (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]) 0)))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 134 [ dev.764 ])
            (reg/f:SI 150 [ D.18622 ]))
        (label_ref 198)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                        (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 148 [ D.18625 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                        (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 148 [ D.18625 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 148 [ D.18625 ])
            (const_int 0 [0x0]))
        (label_ref 229)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                            (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 229)
                (pc)))
        (set (reg/f:SI 148 [ D.18625 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                            (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 229)
                (pc)))
        (set (reg/f:SI 148 [ D.18625 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 148 [ D.18625 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
            (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 229)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 148 [ D.18625 ])
                    (const_int 45 [0x2d])) [0 <variable>.hdr_type+0 S1 A8]) 0)
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 201 [ <variable>.hdr_type ])
            (const_int 1 [0x1]))
        (label_ref 229)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 148 [ D.18625 ])
                        (const_int 45 [0x2d])) [0 <variable>.hdr_type+0 S1 A8]) 0)
            (const_int 1 [0x1]))
        (label_ref 229)
        (pc)))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 142 [ features ])
            (const_int 1 [0x1])
            (const_int 9 [0x9]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 219)
        (pc)))
deferring deletion of insn with uid = 211.
modifying other_insn   213 pc={(cc:CC_NOOV==0x0)?L219:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 213.
modifying insn i3   212 cc:CC_NOOV=cmp(zero_extract(r142:SI,0x1,0x9),0x0)
deferring rescan insn with uid = 212.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (label_ref 219)
        (pc)))
Failed to match this instruction:
(set (reg:SI 205)
    (ior:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16]) 0)
        (const_int 128 [0x80])))
Failed to match this instruction:
(set (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
            (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 204 [ <variable>.bridge_ctl ])
            (const_int 128 [0x80])) 0))
Failed to match this instruction:
(set (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
            (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                        (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16]) 0)
            (const_int 128 [0x80])) 0))
Successfully matched this instruction:
(set (reg:SI 205)
    (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])))
Failed to match this instruction:
(set (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
            (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 205)
            (const_int 128 [0x80])) 0))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 142 [ features ])
            (const_int 1 [0x1])
            (const_int 6 [0x6]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 229)
        (pc)))
deferring deletion of insn with uid = 221.
modifying other_insn   223 pc={(cc:CC_NOOV==0x0)?L229:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 223.
modifying insn i3   222 cc:CC_NOOV=cmp(zero_extract(r142:SI,0x1,0x6),0x0)
deferring rescan insn with uid = 222.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 6 [0x6]))
            (const_int 0 [0x0]))
        (label_ref 229)
        (pc)))
Failed to match this instruction:
(set (reg:SI 209)
    (ior:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16]) 0)
        (const_int 1 [0x1])))
Failed to match this instruction:
(set (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
            (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 208 [ <variable>.bridge_ctl ])
            (const_int 1 [0x1])) 0))
Failed to match this instruction:
(set (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
            (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])
    (subreg:HI (ior:SI (subreg:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                        (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16]) 0)
            (const_int 1 [0x1])) 0))
Successfully matched this instruction:
(set (reg:SI 209)
    (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])))
Failed to match this instruction:
(set (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
            (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])
    (subreg:HI (ior:SI (reg:SI 209)
            (const_int 1 [0x1])) 0))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg/v:SI 142 [ features ])
            (const_int 1 [0x1])
            (const_int 9 [0x9]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg/f:SI 145 [ iftmp.308 ])
    (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (reg/f:SI 212)
        (reg/f:SI 213)))
deferring deletion of insn with uid = 232.
modifying other_insn   261 r145:SI={(cc:CC_NOOV!=0x0)?r212:SI:r213:SI}
      REG_DEAD: r213:SI
      REG_DEAD: r212:SI
      REG_DEAD: cc:CC
deferring rescan insn with uid = 261.
modifying insn i3   260 cc:CC_NOOV=cmp(zero_extract(r142:SI,0x1,0x9),0x0)
      REG_DEAD: r142:SI
deferring rescan insn with uid = 260.
Failed to match this instruction:
(set (reg/f:SI 145 [ iftmp.308 ])
    (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (reg/f:SI 213)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1141f460>)))
Failed to match this instruction:
(set (reg/f:SI 145 [ iftmp.308 ])
    (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (reg/f:SI 212)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1141f500>)))
Failed to match this instruction:
(set (reg/f:SI 145 [ iftmp.308 ])
    (if_then_else:SI (ne (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (reg/f:SI 212)
        (reg/f:SI 213)))
Failed to match this instruction:
(set (reg/f:SI 145 [ iftmp.308 ])
    (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1141f500>)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1141f460>)))
Failed to match this instruction:
(set (reg/f:SI 145 [ iftmp.308 ])
    (if_then_else:SI (eq (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (reg/f:SI 213)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1141f460>)))
Failed to match this instruction:
(set (reg/f:SI 145 [ iftmp.308 ])
    (if_then_else:SI (ne (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (reg/f:SI 212)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1141f500>)))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32])))
deferring deletion of insn with uid = 231.
modifying insn i3   246 r1:SI=zero_extend([r152:SI+0x4c])
      REG_DEAD: r152:SI
deferring rescan insn with uid = 246.
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (reg/f:SI 212)
        (reg/f:SI 213)))
deferring deletion of insn with uid = 261.
modifying insn i3   247 r2:SI={(cc:CC_NOOV!=0x0)?r212:SI:r213:SI}
      REG_DEAD: cc:CC
      REG_DEAD: r212:SI
      REG_DEAD: r213:SI
deferring rescan insn with uid = 247.
Failed to match this instruction:
(set (reg:SI 2 r2)
    (if_then_else:SI (ne (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (reg/f:SI 212)
        (reg/f:SI 213)))
Failed to match this instruction:
(set (reg:SI 2 r2)
    (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (reg/f:SI 212)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1141f500>)))
Failed to match this instruction:
(set (reg:SI 2 r2)
    (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (reg/f:SI 213)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1141f460>)))
Failed to match this instruction:
(set (reg:SI 2 r2)
    (if_then_else:SI (ne (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (reg/f:SI 212)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1141f500>)))
Failed to match this instruction:
(set (reg:SI 2 r2)
    (if_then_else:SI (eq (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))
        (reg/f:SI 213)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1141f460>)))
Failed to match this instruction:
(set (reg:SI 2 r2)
    (if_then_else:SI (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1141f500>)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1141f460>)))


pcibios_fixup_bus

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={19d,10u} r1={19d,9u} r2={19d,9u} r3={18d,8u} r11={1d,34u} r12={10d} r13={1d,43u} r14={10d,1u} r15={9d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={28d,19u} r25={1d,43u,4d} r26={1d,33u} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={9d} r38={9d} r39={9d} r40={9d} r41={9d} r42={9d} r43={9d} r44={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r53={9d} r54={9d} r55={9d} r56={9d} r57={9d} r58={9d} r59={9d} r60={9d} r61={9d} r62={9d} r63={9d} r64={9d} r65={9d} r66={9d} r67={9d} r68={9d} r69={9d} r70={9d} r71={9d} r72={9d} r73={9d} r74={9d} r75={9d} r76={9d} r77={9d} r78={9d} r79={9d} r80={9d} r81={9d} r82={9d} r83={9d} r84={9d} r85={9d} r86={9d} r87={9d} r88={9d} r89={9d} r90={9d} r91={9d} r92={9d} r93={9d} r94={9d} r95={9d} r96={9d} r97={9d} r98={9d} r99={9d} r100={9d} r101={9d} r102={9d} r103={9d} r104={9d} r105={9d} r106={9d} r107={9d} r108={9d} r109={9d} r110={9d} r111={9d} r112={9d} r113={9d} r114={9d} r115={9d} r116={9d} r117={9d} r118={9d} r119={9d} r120={9d} r121={9d} r122={9d} r123={9d} r124={9d} r125={9d} r126={9d} r127={9d} r133={1d,2u} r134={2d,8u} r135={2d,6u} r136={1d,2u,1d} r137={1d,2u} r138={2d,2u} r139={2d,2u} r142={3d,6u,2d} r143={2d,17u} r144={1d,5u} r145={1d,1u} r146={1d,1u} r148={1d,2u} r149={1d,2u} r150={2d,4u} r151={1d,2u} r152={1d,13u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r163={1d,1u} r164={1d,1u} r168={1d,1u,1d} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r181={1d,1u,1d} r183={1d,2u,2d} r184={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u,1d} r195={1d,1u} r196={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r219={1d,3u} r221={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} 
;;    total ref usage 1531{1186d,333u,12e} in 146{137 regular + 9 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 144 152 153
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 144 152 153
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:339 (set (reg/v/f:SI 152 [ bus ])
        (reg:SI 0 r0 [ bus ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ bus ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/bios32.c:340 (set (reg/v/f:SI 144 [ root ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 68 [0x44])) [0 <variable>.sysdata+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 7 6 8 2 arch/arm/kernel/bios32.c:322 (set (reg/f:SI 153 [ <variable>.self ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/bios32.c:322 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 153 [ <variable>.self ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 153 [ <variable>.self ])
        (nil)))

(jump_insn 9 8 10 2 arch/arm/kernel/bios32.c:322 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 17)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152


;; Succ edge  3 [15.0%]  (fallthru)
;; Succ edge  4 [85.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; lr  def 	 154 155 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  gen 	 154 155 156
;; live  kill	

;; Pred edge  2 [15.0%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 arch/arm/kernel/bios32.c:330 (set (reg/f:SI 154 [ <variable>.resource ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
                (const_int 32 [0x20])) [0 <variable>.resource+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 3 arch/arm/kernel/bios32.c:330 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 40 [0x28])) [0 <variable>.resource+0 S4 A64])
        (reg/f:SI 154 [ <variable>.resource ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 154 [ <variable>.resource ])
        (nil)))

(insn 13 12 14 3 arch/arm/kernel/bios32.c:330 (set (reg/f:SI 155 [ <variable>.resource+4 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
                (const_int 36 [0x24])) [0 <variable>.resource+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/bios32.c:330 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 44 [0x2c])) [0 <variable>.resource+4 S4 A32])
        (reg/f:SI 155 [ <variable>.resource+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 155 [ <variable>.resource+4 ])
        (nil)))

(insn 15 14 16 3 arch/arm/kernel/bios32.c:330 (set (reg/f:SI 156 [ <variable>.resource+8 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
                (const_int 40 [0x28])) [0 <variable>.resource+8 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/bios32.c:330 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 48 [0x30])) [0 <variable>.resource+8 S4 A64])
        (reg/f:SI 156 [ <variable>.resource+8 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 156 [ <variable>.resource+8 ])
        (nil)))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 142 143 150 219 221 222 223 224 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 152
;; live  gen 	 142 143 150 219 221 222 223 224 226
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [85.0%] 
(code_label 17 16 18 4 93 "" [1 uses])

(note 18 17 283 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 283 18 19 4 arch/arm/kernel/bios32.c:350 (set (reg/f:SI 150 [ D.18622 ])
        (reg/v/f:SI 152 [ bus ])) -1 (nil))

(insn 19 283 21 4 arch/arm/kernel/bios32.c:350 (set (reg/v/f:SI 143 [ dev ])
        (mem/s/f/j:SI (pre_modify:SI (reg/f:SI 150 [ D.18622 ])
                (plus:SI (reg/f:SI 150 [ D.18622 ])
                    (const_int 20 [0x14]))) [0 <variable>.devices.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 150 [ D.18622 ])
        (nil)))

(insn 21 19 55 4 arch/arm/kernel/bios32.c:342 (set (reg/v:SI 142 [ features ])
        (const_int 832 [0x340])) 167 {*arm_movsi_insn} (nil))

(insn 55 21 70 4 include/linux/pci.h:755 (set (reg/f:SI 219)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 70 55 94 4 arch/arm/kernel/bios32.c:289 (set (reg:SI 221)
        (const_int 4330 [0x10ea])) 167 {*arm_movsi_insn} (nil))

(insn 94 70 78 4 arch/arm/kernel/bios32.c:292 (set (reg:SI 222)
        (const_int -2125327741 [0xffffffff81521283])) 167 {*arm_movsi_insn} (nil))

(insn 78 94 106 4 arch/arm/kernel/bios32.c:289 discrim 1 (set (reg:SI 223)
        (const_int 8208 [0x2010])) 167 {*arm_movsi_insn} (nil))

(insn 106 78 109 4 arch/arm/kernel/bios32.c:369 (set (reg:SI 224)
        (const_int 1540 [0x604])) 167 {*arm_movsi_insn} (nil))

(insn 109 106 284 4 arch/arm/kernel/bios32.c:369 (set (reg:SI 226)
        (const_int 1543 [0x607])) 167 {*arm_movsi_insn} (nil))

(jump_insn 284 109 285 4 arch/arm/kernel/bios32.c:350 (set (pc)
        (label_ref 158)) -1 (nil))
;; End of basic block 4 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  23 [100.0%] 

(barrier 285 284 51)

;; Start of basic block ( 10 24) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 137
;; live  kill	

;; Pred edge  10 [91.7%]  (dfs_back)
;; Pred edge  24 [100.0%] 
(code_label 51 285 24 5 98 "" [2 uses])

(note 24 51 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 arch/arm/kernel/bios32.c:307 (set (reg:SI 137 [ D.19109 ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 26 25 27 5 arch/arm/kernel/bios32.c:307 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 137 [ D.19109 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 27 26 28 5 arch/arm/kernel/bios32.c:307 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 47)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 10 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  10 [50.0%] 
;; Succ edge  6 [50.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 24 [cc] 157 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 157 158
;; live  kill	

;; Pred edge  5 [50.0%]  (fallthru)
(note 28 27 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 28 30 6 arch/arm/kernel/bios32.c:309 (set (reg:SI 158 [ <variable>.flags ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 476 [0x1dc])) [0 <variable>.flags+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 30 29 31 6 NOTE_INSN_DELETED)

(insn 31 30 32 6 arch/arm/kernel/bios32.c:309 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 158 [ <variable>.flags ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 158 [ <variable>.flags ])
        (nil)))

(jump_insn 32 31 33 6 arch/arm/kernel/bios32.c:309 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 37)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u44(11){ }u45(13){ }u46(25){ }u47(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 138
;; live  kill	

;; Pred edge  6 [50.0%]  (fallthru)
(note 33 32 34 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 286 7 arch/arm/kernel/bios32.c:310 (set (reg/v:SI 138 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
                (const_int 16 [0x10])) [0 <variable>.mem_offset+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(jump_insn 286 34 287 7 (set (pc)
        (label_ref 40)) -1 (nil))
;; End of basic block 7 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  9 [100.0%] 

(barrier 287 286 37)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 138
;; live  kill	

;; Pred edge  6 [50.0%] 
(code_label 37 287 38 8 96 "" [1 uses])

(note 38 37 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 8 arch/arm/kernel/bios32.c:312 (set (reg/v:SI 138 [ offset ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ root ])
                (const_int 24 [0x18])) [0 <variable>.io_offset+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 8 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u54(11){ }u55(13){ }u56(25){ }u57(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138
;; lr  def 	 159 160 161
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 137 138 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 159 160 161
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru)
;; Pred edge  7 [100.0%] 
(code_label 40 39 41 9 97 "" [1 uses])

(note 41 40 42 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 9 arch/arm/kernel/bios32.c:314 (set (reg:SI 159)
        (plus:SI (reg/v:SI 138 [ offset ])
            (reg:SI 137 [ D.19109 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 137 [ D.19109 ])
        (nil)))

(insn 43 42 44 9 arch/arm/kernel/bios32.c:314 (set (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 464 [0x1d0])) [0 <variable>.start+0 S4 A32])
        (reg:SI 159)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 159)
        (nil)))

(insn 44 43 45 9 arch/arm/kernel/bios32.c:315 (set (reg:SI 160 [ <variable>.end ])
        (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 45 44 46 9 arch/arm/kernel/bios32.c:315 (set (reg:SI 161)
        (plus:SI (reg:SI 160 [ <variable>.end ])
            (reg/v:SI 138 [ offset ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 160 [ <variable>.end ])
        (expr_list:REG_DEAD (reg/v:SI 138 [ offset ])
            (nil))))

(insn 46 45 47 9 arch/arm/kernel/bios32.c:315 (set (mem/s/j:SI (plus:SI (reg:SI 135 [ ivtmp.761 ])
                (const_int 468 [0x1d4])) [0 <variable>.end+0 S4 A32])
        (reg:SI 161)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 5 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139
;; lr  def 	 24 [cc] 135 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 135 139
;; live  kill	

;; Pred edge  5 [50.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 47 46 48 10 95 "" [1 uses])

(note 48 47 49 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 10 arch/arm/kernel/bios32.c:306 (set (reg/v:SI 139 [ i ])
        (plus:SI (reg/v:SI 139 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 50 49 52 10 arch/arm/kernel/bios32.c:306 (set (reg:SI 135 [ ivtmp.761 ])
        (plus:SI (reg:SI 135 [ ivtmp.761 ])
            (const_int 28 [0x1c]))) 4 {*arm_addsi3} (nil))

(insn 52 50 53 10 arch/arm/kernel/bios32.c:306 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 139 [ i ])
            (const_int 11 [0xb]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 53 52 54 10 arch/arm/kernel/bios32.c:306 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 51)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9167 [0x23cf])
            (nil))))
;; End of basic block 10 -> ( 5 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  5 [91.7%]  (dfs_back)
;; Succ edge  11 [8.3%]  (fallthru,loop_exit)

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 163 164
;; live  kill	 14 [lr]

;; Pred edge  10 [8.3%]  (fallthru,loop_exit)
(note 54 53 56 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 56 54 57 11 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 271 11 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 271 57 59 11 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 59 271 60 11 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))

(call_insn 60 59 61 11 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 61 60 62 11 arch/arm/kernel/bios32.c:363 (set (reg:SI 163 [ status ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 62 61 63 11 NOTE_INSN_DELETED)

(insn 63 62 64 11 arch/arm/kernel/bios32.c:363 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 163 [ status ])
                (const_int 1 [0x1])
                (const_int 7 [0x7]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 163 [ status ])
        (nil)))

(jump_insn 64 63 65 11 arch/arm/kernel/bios32.c:363 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  12 [50.0%]  (fallthru)
;; Succ edge  13 [50.0%] 

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u92(11){ }u93(13){ }u94(25){ }u95(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 142
;; live  kill	

;; Pred edge  11 [50.0%]  (fallthru)
(note 65 64 67 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 68 12 arch/arm/kernel/bios32.c:364 (set (reg/v:SI 142 [ features ])
        (and:SI (reg/v:SI 142 [ features ])
            (const_int 65023 [0xfdff]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 142 [ features ])
            (const_int 65023 [0xfdff]))
        (nil)))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 11 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u98(11){ }u99(13){ }u100(25){ }u101(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 221
;; lr  def 	 24 [cc] 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 168
;; live  kill	

;; Pred edge  11 [50.0%] 
;; Pred edge  12 [100.0%]  (fallthru)
(code_label 68 67 69 13 99 "" [1 uses])

(note 69 68 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 72 69 74 13 arch/arm/kernel/bios32.c:289 (set (reg:SI 168 [ <variable>.vendor ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                    (const_int 32 [0x20])) [0 <variable>.vendor+0 S2 A64]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 74 72 75 13 arch/arm/kernel/bios32.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ <variable>.vendor ])
            (reg:SI 221))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ <variable>.vendor ])
        (expr_list:REG_EQUAL (compare:CC (reg:SI 168 [ <variable>.vendor ])
                (const_int 4330 [0x10ea]))
            (nil))))

(jump_insn 75 74 76 13 arch/arm/kernel/bios32.c:289 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 13 -> ( 14 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  14 [28.0%]  (fallthru)
;; Succ edge  15 [72.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u107(11){ }u108(13){ }u109(25){ }u110(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 223
;; lr  def 	 24 [cc] 136 174 176 177 178 179
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 136 174 176 177 178 179
;; live  kill	

;; Pred edge  13 [28.0%]  (fallthru)
(note 76 75 77 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 81 14 arch/arm/kernel/bios32.c:290 (set (reg:SI 136 [ D.19123 ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 143 [ dev ])
                    (const_int 34 [0x22])) [0 <variable>.device+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 81 77 82 14 NOTE_INSN_DELETED)

(note 82 81 84 14 NOTE_INSN_DELETED)

(note 84 82 85 14 NOTE_INSN_DELETED)

(note 85 84 87 14 NOTE_INSN_DELETED)

(note 87 85 88 14 NOTE_INSN_DELETED)

(note 88 87 89 14 NOTE_INSN_DELETED)

(note 89 88 90 14 NOTE_INSN_DELETED)

(insn 90 89 91 14 arch/arm/kernel/bios32.c:290 (set (reg:CC_DEQ 24 cc)
        (compare:CC_DEQ (ior:SI (eq:SI (reg:SI 136 [ D.19123 ])
                    (reg:SI 223))
                (eq:SI (reg:SI 136 [ D.19123 ])
                    (const_int 8192 [0x2000])))
            (const_int 0 [0x0]))) 285 {*cmp_ior} (expr_list:REG_DEAD (reg:SI 136 [ D.19123 ])
        (nil)))

(jump_insn 91 90 92 14 arch/arm/kernel/bios32.c:290 (set (pc)
        (if_then_else (ne (reg:CC_DEQ 24 cc)
                (const_int 0 [0x0]))
            (label_ref 98)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 14 -> ( 16 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  16 [50.0%] 
;; Succ edge  15 [50.0%]  (fallthru)

;; Start of basic block ( 13 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 222
;; lr  def 	 24 [cc] 181
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 181
;; live  kill	

;; Pred edge  13 [72.0%] 
;; Pred edge  14 [50.0%]  (fallthru)
(code_label 92 91 93 15 100 "" [1 uses])

(note 93 92 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 93 96 15 arch/arm/kernel/bios32.c:292 (set (reg:SI 181)
        (mem/s:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 32 [0x20])) [0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 15 arch/arm/kernel/bios32.c:292 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 181)
            (reg:SI 222))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 181)
                (const_int -2125327741 [0xffffffff81521283]))
            (nil))))

(jump_insn 97 96 98 15 arch/arm/kernel/bios32.c:292 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 15 -> ( 16 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  16 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u133(11){ }u134(13){ }u135(25){ }u136(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 142
;; live  kill	

;; Pred edge  14 [50.0%] 
;; Pred edge  15 [28.0%]  (fallthru)
(code_label 98 97 99 16 101 "" [1 uses])

(note 99 98 101 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 101 99 102 16 arch/arm/kernel/bios32.c:367 (set (reg/v:SI 142 [ features ])
        (and:SI (reg/v:SI 142 [ features ])
            (const_int 65215 [0xfebf]))) 67 {*arm_andsi3_insn} (expr_list:REG_EQUAL (and:SI (reg/v:SI 142 [ features ])
            (const_int 65215 [0xfebf]))
        (nil)))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 15 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u139(11){ }u140(13){ }u141(25){ }u142(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 224
;; lr  def 	 24 [cc] 183 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc] 183 184
;; live  kill	

;; Pred edge  15 [72.0%] 
;; Pred edge  16 [100.0%]  (fallthru)
(code_label 102 101 103 17 102 "" [1 uses])

(note 103 102 104 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 104 103 105 17 arch/arm/kernel/bios32.c:369 (set (reg:SI 184 [ <variable>.class ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 40 [0x28])) [0 <variable>.class+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 105 104 107 17 arch/arm/kernel/bios32.c:369 (set (reg:SI 183)
        (lshiftrt:SI (reg:SI 184 [ <variable>.class ])
            (const_int 8 [0x8]))) 117 {*arm_shiftsi3} (expr_list:REG_DEAD (reg:SI 184 [ <variable>.class ])
        (nil)))

(insn 107 105 108 17 arch/arm/kernel/bios32.c:369 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (reg:SI 224))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg:SI 183)
            (const_int 1540 [0x604]))
        (nil)))

(jump_insn 108 107 254 17 arch/arm/kernel/bios32.c:369 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 114)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 17 -> ( 20 18)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226


;; Succ edge  20 [29.0%] 
;; Succ edge  18 [71.0%]  (fallthru)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u149(11){ }u150(13){ }u151(25){ }u152(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 183 226
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 183 219 221 222 223 224 226
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  17 [71.0%]  (fallthru)
(note 254 108 110 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 110 254 111 18 arch/arm/kernel/bios32.c:369 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 183)
            (reg:SI 226))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 183)
        (expr_list:REG_EQUAL (compare:CC (reg:SI 183)
                (const_int 1543 [0x607]))
            (nil))))

(jump_insn 111 110 288 18 arch/arm/kernel/bios32.c:369 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 154)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 18 -> ( 19 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  19 [29.0%]  (fallthru)
;; Succ edge  22 [71.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(11){ }u-1(13){ }u-1(25){ }u-1(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	
;; live  kill	

;; Pred edge  18 [29.0%]  (fallthru)
(note 288 111 289 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn 289 288 290 19 (set (pc)
        (label_ref 136)) -1 (nil))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  21 [100.0%] 

(barrier 290 289 114)

;; Start of basic block ( 17) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u157(11){ }u158(13){ }u159(25){ }u160(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 151 189 190 191
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 151 189 190 191
;; live  kill	 14 [lr]

;; Pred edge  17 [29.0%] 
(code_label 114 290 115 20 104 "" [1 uses])

(note 115 114 117 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 117 115 118 20 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 118 117 277 20 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 277 118 120 20 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 62 [0x3e])) 167 {*arm_movsi_insn} (nil))

(insn 120 277 121 20 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))

(call_insn 121 120 122 20 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 122 121 124 20 arch/arm/kernel/bios32.c:373 (set (reg:SI 189 [ status ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 124 122 125 20 NOTE_INSN_DELETED)

(insn 125 124 127 20 arch/arm/kernel/bios32.c:373 (set (reg:SI 191)
        (ior:SI (reg:SI 189 [ status ])
            (const_int 33 [0x21]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 189 [ status ])
        (nil)))

(insn 127 125 128 20 arch/arm/kernel/bios32.c:373 (set (reg:SI 151 [ status.302 ])
        (and:SI (reg:SI 191)
            (const_int 65343 [0xff3f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 191)
        (expr_list:REG_EQUAL (and:SI (reg:SI 191)
                (const_int 65343 [0xff3f]))
            (nil))))

(insn 128 127 129 20 arch/arm/kernel/bios32.c:373 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
        (subreg/s/u:HI (reg:SI 151 [ status.302 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 129 128 130 20 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 130 129 278 20 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 278 130 132 20 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 62 [0x3e])) 167 {*arm_movsi_insn} (nil))

(insn 132 278 133 20 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (reg:SI 151 [ status.302 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151 [ status.302 ])
        (nil)))

(call_insn 133 132 291 20 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(jump_insn 291 133 292 20 arch/arm/kernel/bios32.c:375 (set (pc)
        (label_ref 154)) -1 (nil))
;; End of basic block 20 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  22 [100.0%] 

(barrier 292 291 136)

;; Start of basic block ( 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u185(11){ }u186(13){ }u187(25){ }u188(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 219
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 195 196
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 195 196
;; live  kill	 14 [lr]

;; Pred edge  19 [100.0%] 
(code_label 136 292 137 21 105 "" [1 uses])

(note 137 136 139 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 139 137 140 21 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 140 139 281 21 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 281 140 142 21 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 62 [0x3e])) 167 {*arm_movsi_insn} (nil))

(insn 142 281 143 21 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 219)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))

(call_insn 143 142 144 21 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 144 143 146 21 arch/arm/kernel/bios32.c:379 (set (reg:SI 195 [ status ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 146 144 147 21 NOTE_INSN_DELETED)

(insn 147 146 148 21 arch/arm/kernel/bios32.c:379 (set (reg:SI 133 [ status.767 ])
        (ior:SI (reg:SI 195 [ status ])
            (const_int 33 [0x21]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 195 [ status ])
        (nil)))

(insn 148 147 149 21 arch/arm/kernel/bios32.c:379 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])
        (subreg/s/u:HI (reg:SI 133 [ status.767 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 149 148 150 21 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 150 149 282 21 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 143 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 282 150 152 21 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 62 [0x3e])) 167 {*arm_movsi_insn} (nil))

(insn 152 282 153 21 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (reg:SI 133 [ status.767 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 133 [ status.767 ])
        (nil)))

(call_insn 153 152 154 21 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 21 -> ( 22)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  22 [100.0%]  (fallthru)

;; Start of basic block ( 18 21 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u211(11){ }u212(13){ }u213(25){ }u214(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 143
;; live  kill	

;; Pred edge  18 [71.0%] 
;; Pred edge  21 [100.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 154 153 155 22 103 "" [2 uses])

(note 155 154 156 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 156 155 158 22 arch/arm/kernel/bios32.c:350 (set (reg/v/f:SI 143 [ dev ])
        (mem/s/f/j:SI (reg/v/f:SI 143 [ dev ]) [0 <variable>.bus_list.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 22 -> ( 23)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  23 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 22 4) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u216(11){ }u217(13){ }u218(25){ }u219(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 150
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  22 [100.0%]  (fallthru,dfs_back)
;; Pred edge  4 [100.0%] 
(code_label 158 156 159 23 94 "" [1 uses])

(note 159 158 160 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 160 159 161 23 arch/arm/kernel/bios32.c:350 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 143 [ dev ])
            (reg/f:SI 150 [ D.18622 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 161 160 162 23 arch/arm/kernel/bios32.c:350 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 167)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 23 -> ( 24 25)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  24 [0.0%]  (fallthru)
;; Succ edge  25 [100.0%]  (loop_exit)

;; Start of basic block ( 23) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u223(11){ }u224(13){ }u225(25){ }u226(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143
;; lr  def 	 135 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 144 150 152 219 221 222 223 224 226
;; live  gen 	 135 139
;; live  kill	

;; Pred edge  23 [0.0%]  (fallthru)
(note 162 161 163 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 163 162 269 24 arch/arm/kernel/bios32.c:350 discrim 1 (set (reg:SI 135 [ ivtmp.761 ])
        (reg/v/f:SI 143 [ dev ])) 167 {*arm_movsi_insn} (nil))

(insn 269 163 293 24 arch/arm/kernel/bios32.c:350 discrim 1 (set (reg/v:SI 139 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 293 269 294 24 (set (pc)
        (label_ref 51)) -1 (nil))
;; End of basic block 24 -> ( 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 139 142 143 144 150 152 219 221 222 223 224 226


;; Succ edge  5 [100.0%] 

(barrier 294 293 167)

;; Start of basic block ( 23) -> 25
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u228(11){ }u229(13){ }u230(25){ }u231(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 134 214
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150 152
;; live  gen 	 134 214
;; live  kill	

;; Pred edge  23 [100.0%]  (loop_exit)
(code_label 167 294 168 25 106 "" [1 uses])

(note 168 167 169 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 169 168 173 25 arch/arm/kernel/bios32.c:388 (set (reg/v/f:SI 134 [ dev.764 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 20 [0x14])) [0 <variable>.devices.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 173 169 295 25 include/linux/pci.h:755 (set (reg/f:SI 214)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(jump_insn 295 173 296 25 arch/arm/kernel/bios32.c:388 (set (pc)
        (label_ref 196)) -1 (nil))
;; End of basic block 25 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214


;; Succ edge  27 [100.0%] 

(barrier 296 295 198)

;; Start of basic block ( 27) -> 26
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u234(11){ }u235(13){ }u236(25){ }u237(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 214
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 149 199 200
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 134 149 199 200
;; live  kill	 14 [lr]

;; Pred edge  27 [91.0%] 
(code_label 198 296 172 26 108 "" [1 uses])

(note 172 198 174 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 174 172 175 26 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 175 174 265 26 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 265 175 177 26 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 177 265 178 26 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 214)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))

(call_insn 178 177 179 26 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 179 178 181 26 arch/arm/kernel/bios32.c:392 (set (reg:SI 199 [ cmd ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(note 181 179 182 26 NOTE_INSN_DELETED)

(insn 182 181 183 26 arch/arm/kernel/bios32.c:392 (set (reg:SI 149 [ cmd.306 ])
        (ior:SI (reg/v:SI 142 [ features ])
            (reg:SI 199 [ cmd ]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 199 [ cmd ])
        (nil)))

(insn 183 182 184 26 arch/arm/kernel/bios32.c:392 (set (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 cmd+0 S2 A16])
        (subreg/s/u:HI (reg:SI 149 [ cmd.306 ]) 0)) 176 {*movhi_insn_arch4} (nil))

(insn 184 183 185 26 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 185 184 266 26 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 266 185 187 26 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 187 266 188 26 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (reg:SI 149 [ cmd.306 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149 [ cmd.306 ])
        (nil)))

(call_insn 188 187 189 26 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 189 188 190 26 include/linux/pci.h:764 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 190 189 267 26 include/linux/pci.h:764 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 134 [ dev.764 ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 267 190 268 26 include/linux/pci.h:764 (set (reg:SI 2 r2)
        (const_int 12 [0xc])) 167 {*arm_movsi_insn} (nil))

(insn 268 267 193 26 include/linux/pci.h:764 (set (reg:SI 3 r3)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (nil))

(call_insn 193 268 194 26 include/linux/pci.h:764 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_byte") [flags 0x41] <function_decl 0x10f95780 pci_bus_write_config_byte>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 194 193 196 26 arch/arm/kernel/bios32.c:388 discrim 2 (set (reg/v/f:SI 134 [ dev.764 ])
        (mem/s/f/j:SI (reg/v/f:SI 134 [ dev.764 ]) [0 <variable>.bus_list.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 26 -> ( 27)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214


;; Succ edge  27 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 26 25) -> 27
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u269(11){ }u270(13){ }u271(25){ }u272(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 150
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  26 [100.0%]  (fallthru,dfs_back)
;; Pred edge  25 [100.0%] 
(code_label 196 194 197 27 107 "" [1 uses])

(note 197 196 199 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 199 197 200 27 arch/arm/kernel/bios32.c:388 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 134 [ dev.764 ])
            (reg/f:SI 150 [ D.18622 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 200 199 201 27 arch/arm/kernel/bios32.c:388 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 198)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 27 -> ( 26 28)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 142 150 152 214


;; Succ edge  26 [91.0%] 
;; Succ edge  28 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 27) -> 28
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u276(11){ }u277(13){ }u278(25){ }u279(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 24 [cc] 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 24 [cc] 148
;; live  kill	

;; Pred edge  27 [9.0%]  (fallthru,loop_exit)
(note 201 200 202 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 202 201 203 28 arch/arm/kernel/bios32.c:402 (set (reg/f:SI 148 [ D.18625 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 28 [0x1c])) [0 <variable>.self+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 203 202 204 28 arch/arm/kernel/bios32.c:402 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 148 [ D.18625 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 204 203 205 28 arch/arm/kernel/bios32.c:402 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
            (nil))))
;; End of basic block 28 -> ( 29 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152


;; Succ edge  29 [85.0%]  (fallthru)
;; Succ edge  34 [15.0%] 

;; Start of basic block ( 28) -> 29
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u283(11){ }u284(13){ }u285(25){ }u286(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc] 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 148 152
;; live  gen 	 24 [cc] 201
;; live  kill	

;; Pred edge  28 [85.0%]  (fallthru)
(note 205 204 206 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 206 205 207 29 arch/arm/kernel/bios32.c:402 (set (reg:SI 201 [ <variable>.hdr_type ])
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 148 [ D.18625 ])
                    (const_int 45 [0x2d])) [0 <variable>.hdr_type+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 148 [ D.18625 ])
        (nil)))

(insn 207 206 208 29 arch/arm/kernel/bios32.c:402 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 201 [ <variable>.hdr_type ])
            (const_int 1 [0x1]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 201 [ <variable>.hdr_type ])
        (nil)))

(jump_insn 208 207 209 29 arch/arm/kernel/bios32.c:402 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 29 -> ( 30 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152


;; Succ edge  30 [28.0%]  (fallthru)
;; Succ edge  34 [72.0%] 

;; Start of basic block ( 29) -> 30
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u290(11){ }u291(13){ }u292(25){ }u293(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 202
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 24 [cc] 202
;; live  kill	

;; Pred edge  29 [28.0%]  (fallthru)
(note 209 208 211 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(note 211 209 212 30 NOTE_INSN_DELETED)

(insn 212 211 213 30 arch/arm/kernel/bios32.c:403 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 213 212 214 30 arch/arm/kernel/bios32.c:403 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 219)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 30 -> ( 31 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152


;; Succ edge  31 [50.0%]  (fallthru)
;; Succ edge  32 [50.0%] 

;; Start of basic block ( 30) -> 31
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u297(11){ }u298(13){ }u299(25){ }u300(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 204 205
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 204 205
;; live  kill	

;; Pred edge  30 [50.0%]  (fallthru)
(note 214 213 215 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 215 214 217 31 arch/arm/kernel/bios32.c:404 (set (reg:SI 204 [ <variable>.bridge_ctl ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 217 215 218 31 arch/arm/kernel/bios32.c:404 (set (reg:SI 205)
        (ior:SI (reg:SI 204 [ <variable>.bridge_ctl ])
            (const_int 128 [0x80]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 204 [ <variable>.bridge_ctl ])
        (nil)))

(insn 218 217 219 31 arch/arm/kernel/bios32.c:404 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])
        (subreg:HI (reg:SI 205) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 205)
        (nil)))
;; End of basic block 31 -> ( 32)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152


;; Succ edge  32 [100.0%]  (fallthru)

;; Start of basic block ( 30 31) -> 32
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u305(11){ }u306(13){ }u307(25){ }u308(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 24 [cc] 206
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 24 [cc] 206
;; live  kill	

;; Pred edge  30 [50.0%] 
;; Pred edge  31 [100.0%]  (fallthru)
(code_label 219 218 220 32 110 "" [1 uses])

(note 220 219 221 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(note 221 220 222 32 NOTE_INSN_DELETED)

(insn 222 221 223 32 arch/arm/kernel/bios32.c:405 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 6 [0x6]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (nil))

(jump_insn 223 222 224 32 arch/arm/kernel/bios32.c:405 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 229)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 32 -> ( 33 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152


;; Succ edge  33 [50.0%]  (fallthru)
;; Succ edge  34 [50.0%] 

;; Start of basic block ( 32) -> 33
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u312(11){ }u313(13){ }u314(25){ }u315(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 152
;; lr  def 	 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 208 209
;; live  kill	

;; Pred edge  32 [50.0%]  (fallthru)
(note 224 223 225 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 225 224 227 33 arch/arm/kernel/bios32.c:406 (set (reg:SI 208 [ <variable>.bridge_ctl ])
        (zero_extend:SI (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 227 225 228 33 arch/arm/kernel/bios32.c:406 (set (reg:SI 209)
        (ior:SI (reg:SI 208 [ <variable>.bridge_ctl ])
            (const_int 1 [0x1]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 208 [ <variable>.bridge_ctl ])
        (nil)))

(insn 228 227 229 33 arch/arm/kernel/bios32.c:406 (set (mem/s/j:HI (plus:SI (reg/v/f:SI 152 [ bus ])
                (const_int 130 [0x82])) [0 <variable>.bridge_ctl+0 S2 A16])
        (subreg:HI (reg:SI 209) 0)) 176 {*movhi_insn_arch4} (expr_list:REG_DEAD (reg:SI 209)
        (nil)))
;; End of basic block 33 -> ( 34)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152


;; Succ edge  34 [100.0%]  (fallthru)

;; Start of basic block ( 28 29 32 33) -> 34
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u320(11){ }u321(13){ }u322(25){ }u323(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 145 146 210 212 213
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 152
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 24 [cc] 145 146 210 212 213
;; live  kill	 14 [lr]

;; Pred edge  28 [15.0%] 
;; Pred edge  29 [72.0%] 
;; Pred edge  32 [50.0%] 
;; Pred edge  33 [100.0%]  (fallthru)
(code_label 229 228 230 34 109 "" [3 uses])

(note 230 229 231 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(note 231 230 232 34 NOTE_INSN_DELETED)

(note 232 231 258 34 NOTE_INSN_DELETED)

(insn 258 232 259 34 arch/arm/kernel/bios32.c:412 discrim 2 (set (reg/f:SI 212)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x1141f460>)) 167 {*arm_movsi_insn} (nil))

(insn 259 258 260 34 arch/arm/kernel/bios32.c:412 discrim 2 (set (reg/f:SI 213)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1141f500>)) 167 {*arm_movsi_insn} (nil))

(insn 260 259 261 34 arch/arm/kernel/bios32.c:412 discrim 2 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg/v:SI 142 [ features ])
                (const_int 1 [0x1])
                (const_int 9 [0x9]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg/v:SI 142 [ features ])
        (nil)))

(note 261 260 245 34 NOTE_INSN_DELETED)

(insn 245 261 246 34 arch/arm/kernel/bios32.c:412 discrim 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1138fc30>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1138fc30>)
        (nil)))

(insn 246 245 247 34 arch/arm/kernel/bios32.c:412 discrim 3 (set (reg:SI 1 r1)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 152 [ bus ])
                    (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/v/f:SI 152 [ bus ])
        (nil)))

(insn 247 246 248 34 arch/arm/kernel/bios32.c:412 discrim 3 (set (reg:SI 2 r2)
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (reg/f:SI 212)
            (reg/f:SI 213))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_DEAD (reg/f:SI 212)
            (expr_list:REG_DEAD (reg/f:SI 213)
                (nil)))))

(call_insn 248 247 0 34 arch/arm/kernel/bios32.c:412 discrim 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 34 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 30.
deleting insn with uid = 62.
deleting insn with uid = 81.
deleting insn with uid = 82.
deleting insn with uid = 84.
deleting insn with uid = 85.
deleting insn with uid = 87.
deleting insn with uid = 88.
deleting insn with uid = 89.
deleting insn with uid = 124.
deleting insn with uid = 146.
deleting insn with uid = 181.
deleting insn with uid = 211.
deleting insn with uid = 221.
deleting insn with uid = 231.
deleting insn with uid = 232.
deleting insn with uid = 261.
rescanning insn with uid = 31.
deleting insn with uid = 31.
verify found no changes in insn with uid = 32.
rescanning insn with uid = 63.
deleting insn with uid = 63.
verify found no changes in insn with uid = 64.
rescanning insn with uid = 90.
deleting insn with uid = 90.
verify found no changes in insn with uid = 91.
rescanning insn with uid = 125.
deleting insn with uid = 125.
rescanning insn with uid = 147.
deleting insn with uid = 147.
rescanning insn with uid = 182.
deleting insn with uid = 182.
rescanning insn with uid = 212.
deleting insn with uid = 212.
verify found no changes in insn with uid = 213.
rescanning insn with uid = 222.
deleting insn with uid = 222.
verify found no changes in insn with uid = 223.
rescanning insn with uid = 246.
deleting insn with uid = 246.
rescanning insn with uid = 247.
deleting insn with uid = 247.
rescanning insn with uid = 260.
deleting insn with uid = 260.
ending the processing of deferred insns

;; Function pcibios_bus_report_status (pcibios_bus_report_status)[0:1043]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 106: 4
insn_cost 8: 4
insn_cost 23: 8
insn_cost 30: 8
insn_cost 107: 0
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 0
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 0
insn_cost 24: 4
insn_cost 25: 4
insn_cost 102: 4
insn_cost 27: 4
insn_cost 28: 0
insn_cost 29: 4
insn_cost 31: 4
insn_cost 32: 0
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 4
insn_cost 104: 4
insn_cost 44: 4
insn_cost 45: 0
insn_cost 46: 4
insn_cost 47: 0
insn_cost 49: 4
insn_cost 50: 4
insn_cost 51: 0
insn_cost 53: 4
insn_cost 57: 4
insn_cost 105: 8
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 0
insn_cost 64: 4
insn_cost 69: 4
insn_cost 70: 0
insn_cost 72: 4
insn_cost 109: 0
insn_cost 76: 4
insn_cost 77: 4
insn_cost 78: 0
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 0
insn_cost 86: 4
insn_cost 91: 4
insn_cost 92: 0
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 139 [ D.18413 ])
            (reg:SI 0 r0 [ bus ]))
        (set (reg/v/f:SI 142 [ bus ])
            (reg:SI 0 r0 [ bus ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 139 [ D.18413 ])
            (reg:SI 0 r0 [ bus ]))
        (set (reg/v/f:SI 142 [ bus ])
            (reg:SI 0 r0 [ bus ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 145 [ <variable>.number ])
            (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])
                        (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32])))
        (set (reg/f:SI 141 [ D.18392 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 145 [ <variable>.number ])
            (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])
                        (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32])))
        (set (reg/f:SI 141 [ D.18392 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 141 [ D.18392 ])
                    (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32]) 0)
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])
                            (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32]) 0)
                (const_int 0 [0x0])))
        (set (reg/f:SI 141 [ D.18392 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (subreg:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])
                            (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32]) 0)
                (const_int 0 [0x0])))
        (set (reg/f:SI 141 [ D.18392 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 141 [ D.18392 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
            (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])
                    (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32]) 0)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 145 [ <variable>.number ])
            (const_int 0 [0x0]))
        (label_ref 21)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 141 [ D.18392 ])
                        (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32]) 0)
            (const_int 0 [0x0]))
        (label_ref 21)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 146 [ <variable>.devfn ])
            (const_int 0 [0x0]))
        (label_ref 62)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 62)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 157)
                (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)))
        (set (reg:SI 140 [ status.287 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 157)
                (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                            (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0)))
        (set (reg:SI 140 [ status.287 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 140 [ status.287 ])
            (reg:SI 157))
        (label_ref 62)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 157)
                    (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0))
                (label_ref 62)
                (pc)))
        (set (reg:SI 140 [ status.287 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 157)
                    (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                                (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0))
                (label_ref 62)
                (pc)))
        (set (reg:SI 140 [ status.287 ])
            (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])))
    ])
Successfully matched this instruction:
(set (reg:SI 140 [ status.287 ])
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 157)
            (subreg:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                        (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]) 0))
        (label_ref 62)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 140 [ status.287 ])
            (const_int 65535 [0xffff]))
        (label_ref 62)
        (pc)))
Successfully matched this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg/v:SI 143 [ status_mask ])
                    (reg:SI 140 [ status.287 ]))
                (const_int 0 [0x0])))
        (set (reg:SI 149)
            (and:SI (reg/v:SI 143 [ status_mask ])
                (reg:SI 140 [ status.287 ])))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 62)
        (pc)))
deferring deletion of insn with uid = 34.
modifying other_insn    36 pc={(cc:CC_NOOV==0x0)?L62:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1bbc
deferring rescan insn with uid = 36.
modifying insn i3    35 {cc:CC_NOOV=cmp(r143:SI&r140:SI,0x0);r149:SI=r143:SI&r140:SI;}
      REG_DEAD: r140:SI
deferring rescan insn with uid = 35.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (and:SI (reg/v:SI 143 [ status_mask ])
                        (reg:SI 140 [ status.287 ]))
                    (const_int 0 [0x0]))
                (label_ref 62)
                (pc)))
        (set (reg:SI 149)
            (and:SI (reg/v:SI 143 [ status_mask ])
                (reg:SI 140 [ status.287 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (and:SI (reg/v:SI 143 [ status_mask ])
                        (reg:SI 140 [ status.287 ]))
                    (const_int 0 [0x0]))
                (label_ref 62)
                (pc)))
        (set (reg:SI 149)
            (and:SI (reg/v:SI 143 [ status_mask ])
                (reg:SI 140 [ status.287 ])))
    ])
Successfully matched this instruction:
(set (reg:SI 149)
    (and:SI (reg/v:SI 143 [ status_mask ])
        (reg:SI 140 [ status.287 ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:SI (reg/v:SI 143 [ status_mask ])
                (reg:SI 140 [ status.287 ]))
            (const_int 0 [0x0]))
        (label_ref 62)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 3 r3)
    (reg:SI 149))
deferring deletion of insn with uid = 40.
modifying insn i3    44 r3:SI=r149:SI
      REG_DEAD: r149:SI
deferring rescan insn with uid = 44.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 144 [ warn ])
            (const_int 0 [0x0]))
        (label_ref 62)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 134 [ D.19194 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                        (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 134 [ D.19194 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 134 [ D.19194 ])
            (const_int 0 [0x0]))
        (label_ref 54)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 54)
                (pc)))
        (set (reg/f:SI 134 [ D.19194 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 54)
                (pc)))
        (set (reg/f:SI 134 [ D.19194 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 134 [ D.19194 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
            (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                    (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 54)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16])))
deferring deletion of insn with uid = 57.
modifying insn i3    60 r2:SI=zero_extend([sfp:SI-0x2])
deferring rescan insn with uid = 60.
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 137 [ dev ])
            (reg/f:SI 139 [ D.18413 ]))
        (label_ref 68)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                        (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 138 [ D.18414 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                    (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                        (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 138 [ D.18414 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                    (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 138 [ D.18414 ])
            (const_int 0 [0x0]))
        (label_ref 84)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                            (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 84)
                (pc)))
        (set (reg/f:SI 138 [ D.18414 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                    (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                            (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 84)
                (pc)))
        (set (reg/f:SI 138 [ D.18414 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                    (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 138 [ D.18414 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
            (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                    (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 84)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 133 [ dev.798 ])
            (reg/f:SI 139 [ D.18413 ]))
        (label_ref 90)
        (pc)))


pcibios_bus_report_status

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={9d,5u} r1={9d,5u} r2={9d,5u} r3={7d,2u} r11={1d,18u} r12={5d} r13={1d,22u} r14={5d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={13d,9u} r25={1d,21u,1d} r26={1d,17u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={2d,3u} r134={2d,2u} r137={2d,9u} r138={1d,2u} r139={2d,4u} r140={1d,2u,1d} r141={1d,2u} r142={1d,2u} r143={1d,2u} r144={1d,2u} r145={1d,1u} r146={1d,1u} r149={1d,2u} r152={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} 
;;    total ref usage 667{522d,143u,2e} in 55{51 regular + 4 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137 139 142 143 144 155 157
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 137 139 142 143 144 155 157
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/bios32.c:26 (set (reg/v/f:SI 142 [ bus ])
        (reg:SI 0 r0 [ bus ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ bus ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:26 (set (reg/v:SI 143 [ status_mask ])
        (reg:SI 1 r1 [ status_mask ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ status_mask ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/bios32.c:26 (set (reg/v:SI 144 [ warn ])
        (reg:SI 2 r2 [ warn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ warn ])
        (nil)))

(note 5 4 106 2 NOTE_INSN_FUNCTION_BEG)

(insn 106 5 8 2 arch/arm/kernel/bios32.c:29 (set (reg/f:SI 139 [ D.18413 ])
        (reg/v/f:SI 142 [ bus ])) -1 (nil))

(insn 8 106 23 2 arch/arm/kernel/bios32.c:29 (set (reg/v/f:SI 137 [ dev ])
        (mem/s/f/j:SI (pre_modify:SI (reg/f:SI 139 [ D.18413 ])
                (plus:SI (reg/f:SI 139 [ D.18413 ])
                    (const_int 20 [0x14]))) [0 <variable>.devices.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_INC (reg/f:SI 139 [ D.18413 ])
        (nil)))

(insn 23 8 30 2 include/linux/pci.h:755 (set (reg/f:SI 155)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))) 4 {*arm_addsi3} (nil))

(insn 30 23 107 2 arch/arm/kernel/bios32.c:40 (set (reg:SI 157)
        (const_int 65535 [0xffff])) 167 {*arm_movsi_insn} (nil))

(jump_insn 107 30 108 2 arch/arm/kernel/bios32.c:29 (set (pc)
        (label_ref 66)) -1 (nil))
;; End of basic block 2 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157


;; Succ edge  12 [100.0%] 

(barrier 108 107 68)

;; Start of basic block ( 12) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 141 145
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 24 [cc] 141 145
;; live  kill	

;; Pred edge  12 [91.0%] 
(code_label 68 108 12 3 125 "" [1 uses])

(note 12 68 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 3 arch/arm/kernel/bios32.c:36 (set (reg/f:SI 141 [ D.18392 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/bios32.c:36 (set (reg:SI 145 [ <variable>.number ])
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 141 [ D.18392 ])
                    (const_int 76 [0x4c])) [0 <variable>.number+0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (nil))

(insn 15 14 16 3 arch/arm/kernel/bios32.c:36 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145 [ <variable>.number ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 145 [ <variable>.number ])
        (nil)))

(jump_insn 16 15 17 3 arch/arm/kernel/bios32.c:36 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157


;; Succ edge  4 [71.0%]  (fallthru)
;; Succ edge  5 [29.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 146
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  gen 	 24 [cc] 146
;; live  kill	

;; Pred edge  3 [71.0%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 arch/arm/kernel/bios32.c:36 (set (reg:SI 146 [ <variable>.devfn ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/bios32.c:36 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ <variable>.devfn ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ <variable>.devfn ])
        (nil)))

(jump_insn 20 19 21 4 arch/arm/kernel/bios32.c:36 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 11 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157


;; Succ edge  11 [50.0%] 
;; Succ edge  5 [50.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(11){ }u26(13){ }u27(25){ }u28(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 155 157
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 141 142 143 144 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 140
;; live  kill	 14 [lr]

;; Pred edge  4 [50.0%]  (fallthru)
;; Pred edge  3 [29.0%] 
(code_label 21 20 22 5 122 "" [1 uses])

(note 22 21 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 22 25 5 include/linux/pci.h:755 (set (reg:SI 0 r0)
        (reg/f:SI 141 [ D.18392 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 141 [ D.18392 ])
        (nil)))

(insn 25 24 102 5 include/linux/pci.h:755 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 102 25 27 5 include/linux/pci.h:755 (set (reg:SI 2 r2)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 27 102 28 5 include/linux/pci.h:755 (set (reg:SI 3 r3)
        (reg/f:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))

(call_insn 28 27 29 5 include/linux/pci.h:755 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_read_config_word") [flags 0x41] <function_decl 0x10f95680 pci_bus_read_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 29 28 31 5 arch/arm/kernel/bios32.c:40 (set (reg:SI 140 [ status.287 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 31 29 32 5 arch/arm/kernel/bios32.c:40 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 140 [ status.287 ])
            (reg:SI 157))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg:SI 140 [ status.287 ])
            (const_int 65535 [0xffff]))
        (nil)))

(jump_insn 32 31 33 5 arch/arm/kernel/bios32.c:40 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2800 [0xaf0])
            (nil))))
;; End of basic block 5 -> ( 11 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157


;; Succ edge  11 [28.0%] 
;; Succ edge  6 [72.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u43(11){ }u44(13){ }u45(25){ }u46(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 140 143
;; lr  def 	 24 [cc] 149
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140 142 143 144 155 157
;; live  gen 	 24 [cc] 149
;; live  kill	

;; Pred edge  5 [72.0%]  (fallthru)
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 34 33 35 6 NOTE_INSN_DELETED)

(insn 35 34 36 6 arch/arm/kernel/bios32.c:43 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg/v:SI 143 [ status_mask ])
                        (reg:SI 140 [ status.287 ]))
                    (const_int 0 [0x0])))
            (set (reg:SI 149)
                (and:SI (reg/v:SI 143 [ status_mask ])
                    (reg:SI 140 [ status.287 ])))
        ]) 69 {*andsi3_compare0} (expr_list:REG_DEAD (reg:SI 140 [ status.287 ])
        (nil)))

(jump_insn 36 35 37 6 arch/arm/kernel/bios32.c:43 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 6 -> ( 11 7)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157


;; Succ edge  11 [71.0%] 
;; Succ edge  7 [29.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 144 149
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 152
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 149 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 152
;; live  kill	 14 [lr]

;; Pred edge  6 [29.0%]  (fallthru)
(note 37 36 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(note 40 37 41 7 NOTE_INSN_DELETED)

(insn 41 40 42 7 include/linux/pci.h:768 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 8 [0x8])) [0 <variable>.bus+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 104 7 include/linux/pci.h:768 (set (reg:SI 1 r1)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 28 [0x1c])) [0 <variable>.devfn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 104 42 44 7 include/linux/pci.h:768 (set (reg:SI 2 r2)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 44 104 45 7 include/linux/pci.h:768 (set (reg:SI 3 r3)
        (reg:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (nil)))

(call_insn 45 44 46 7 include/linux/pci.h:768 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pci_bus_write_config_word") [flags 0x41] <function_decl 0x10f95800 pci_bus_write_config_word>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 46 45 47 7 arch/arm/kernel/bios32.c:49 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ warn ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 47 46 48 7 arch/arm/kernel/bios32.c:49 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 62)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 7 -> ( 8 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157


;; Succ edge  8 [0.0%]  (fallthru)
;; Succ edge  11 [100.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u66(11){ }u67(13){ }u68(25){ }u69(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 24 [cc] 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 24 [cc] 134
;; live  kill	

;; Pred edge  7 [0.0%]  (fallthru)
(note 48 47 49 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 8 include/linux/device.h:620 (set (reg/f:SI 134 [ D.19194 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 140 [0x8c])) [0 <variable>.dev.init_name+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 8 include/linux/device.h:620 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 134 [ D.19194 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 51 50 52 8 include/linux/device.h:620 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
            (nil))))
;; End of basic block 8 -> ( 10 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157


;; Succ edge  10 [85.0%] 
;; Succ edge  9 [15.0%]  (fallthru)

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u73(11){ }u74(13){ }u75(25){ }u76(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 134
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 134
;; live  kill	

;; Pred edge  8 [15.0%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 include/linux/kobject.h:82 (set (reg/f:SI 134 [ D.19194 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 137 [ dev ])
                (const_int 104 [0x68])) [0 <variable>.dev.kobj.name+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 9 -> ( 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157


;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 8 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 142 143 144 155 157
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 154
;; live  kill	 14 [lr]

;; Pred edge  8 [85.0%] 
;; Pred edge  9 [100.0%]  (fallthru)
(code_label 54 53 55 10 124 "" [1 uses])

(note 55 54 57 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 57 55 105 10 NOTE_INSN_DELETED)

(insn 105 57 59 10 arch/arm/kernel/bios32.c:50 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x1143a9c0>)) 167 {*arm_movsi_insn} (nil))

(insn 59 105 60 10 arch/arm/kernel/bios32.c:50 (set (reg:SI 1 r1)
        (reg/f:SI 134 [ D.19194 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.19194 ])
        (nil)))

(insn 60 59 61 10 arch/arm/kernel/bios32.c:50 (set (reg:SI 2 r2)
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [0 status+0 S2 A16]))) 144 {*arm_zero_extendhisi2_v6} (nil))

(call_insn 61 60 62 10 arch/arm/kernel/bios32.c:50 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a57b00 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 6 7 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u89(11){ }u90(13){ }u91(25){ }u92(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 137
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  5 [28.0%] 
;; Pred edge  6 [71.0%] 
;; Pred edge  7 [100.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 62 61 63 11 123 "" [4 uses])

(note 63 62 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 64 63 66 11 arch/arm/kernel/bios32.c:29 (set (reg/v/f:SI 137 [ dev ])
        (mem/s/f/j:SI (reg/v/f:SI 137 [ dev ]) [0 <variable>.bus_list.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157


;; Succ edge  12 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 11 2) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u94(11){ }u95(13){ }u96(25){ }u97(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 66 64 67 12 121 "" [1 uses])

(note 67 66 69 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 69 67 70 12 arch/arm/kernel/bios32.c:29 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 137 [ dev ])
            (reg/f:SI 139 [ D.18413 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 70 69 71 12 arch/arm/kernel/bios32.c:29 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 68)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 12 -> ( 3 13)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 137 139 142 143 144 155 157


;; Succ edge  3 [91.0%] 
;; Succ edge  13 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139 142 143 144
;; live  gen 	 133
;; live  kill	

;; Pred edge  12 [9.0%]  (fallthru,loop_exit)
(note 71 70 72 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 109 13 arch/arm/kernel/bios32.c:53 (set (reg/v/f:SI 133 [ dev.798 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 142 [ bus ])
                (const_int 20 [0x14])) [0 <variable>.devices.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ bus ])
        (nil)))

(jump_insn 109 72 110 13 arch/arm/kernel/bios32.c:53 (set (pc)
        (label_ref 88)) -1 (nil))
;; End of basic block 13 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144


;; Succ edge  17 [100.0%] 

(barrier 110 109 90)

;; Start of basic block ( 17) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u106(11){ }u107(13){ }u108(25){ }u109(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  gen 	 24 [cc] 138
;; live  kill	

;; Pred edge  17 [91.0%] 
(code_label 90 110 75 14 128 "" [1 uses])

(note 75 90 76 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 76 75 77 14 arch/arm/kernel/bios32.c:54 (set (reg/f:SI 138 [ D.18414 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 133 [ dev.798 ])
                (const_int 12 [0xc])) [0 <variable>.subordinate+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 77 76 78 14 arch/arm/kernel/bios32.c:54 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 138 [ D.18414 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 78 77 79 14 arch/arm/kernel/bios32.c:54 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 84)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 138 139 143 144


;; Succ edge  15 [69.8%]  (fallthru)
;; Succ edge  16 [30.2%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u113(11){ }u114(13){ }u115(25){ }u116(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 143 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138 139 143 144
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  14 [69.8%]  (fallthru)
(note 79 78 80 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 80 79 81 15 arch/arm/kernel/bios32.c:55 (set (reg:SI 0 r0)
        (reg/f:SI 138 [ D.18414 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138 [ D.18414 ])
        (nil)))

(insn 81 80 82 15 arch/arm/kernel/bios32.c:55 (set (reg:SI 1 r1)
        (reg/v:SI 143 [ status_mask ])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 15 arch/arm/kernel/bios32.c:55 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ warn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 83 82 84 15 arch/arm/kernel/bios32.c:55 (parallel [
            (call (mem:SI (symbol_ref:SI ("pcibios_bus_report_status") [flags 0x3] <function_decl 0x111deb00 pcibios_bus_report_status>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 143 144


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u124(11){ }u125(13){ }u126(25){ }u127(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 133
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  gen 	 133
;; live  kill	

;; Pred edge  14 [30.2%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 84 83 85 16 127 "" [1 uses])

(note 85 84 86 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 86 85 88 16 arch/arm/kernel/bios32.c:53 (set (reg/v/f:SI 133 [ dev.798 ])
        (mem/s/f/j:SI (reg/v/f:SI 133 [ dev.798 ]) [0 <variable>.bus_list.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144


;; Succ edge  17 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 16 13) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u129(11){ }u130(13){ }u131(25){ }u132(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru,dfs_back)
;; Pred edge  13 [100.0%] 
(code_label 88 86 89 17 126 "" [1 uses])

(note 89 88 91 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 91 89 92 17 arch/arm/kernel/bios32.c:53 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ dev.798 ])
            (reg/f:SI 139 [ D.18413 ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 92 91 100 17 arch/arm/kernel/bios32.c:53 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 17 -> ( 14 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 139 143 144


;; Succ edge  14 [91.0%] 
;; Succ edge  18 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u136(11){ }u137(13){ }u138(25){ }u139(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  17 [9.0%]  (fallthru,loop_exit)
(note 100 92 0 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 18 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 34.
deleting insn with uid = 40.
deleting insn with uid = 57.
rescanning insn with uid = 35.
deleting insn with uid = 35.
verify found no changes in insn with uid = 36.
rescanning insn with uid = 44.
deleting insn with uid = 44.
rescanning insn with uid = 60.
deleting insn with uid = 60.
ending the processing of deferred insns

;; Function pcibios_report_status (pcibios_report_status)[0:1044]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 8
insn_cost 8: 4
insn_cost 20: 4
insn_cost 32: 0
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 0
insn_cost 16: 4
insn_cost 21: 4
insn_cost 22: 0
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ l ])
            (mem/s/f/j/c:SI (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>) [0 pci_root_buses.next+0 S4 A32]))
        (set (reg/f:SI 136)
            (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 133 [ l ])
            (mem/s/f/j/c:SI (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>) [0 pci_root_buses.next+0 S4 A32]))
        (set (reg/f:SI 136)
            (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 133 [ l ])
            (reg/f:SI 138))
        (label_ref 19)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 133 [ l ])
            (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>))
        (label_ref 19)
        (pc)))


pcibios_report_status

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,1u} r3={2d} r11={1d,5u} r12={2d} r13={1d,6u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={2d,1u} r25={1d,5u} r26={1d,4u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={2d,3u,1d} r134={1d,1u} r135={1d,1u} r136={1d,2u} r138={1d,1u} 
;;    total ref usage 173{137d,35u,1e} in 13{12 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 133 134 135 136 138
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 133 134 135 136 138
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/bios32.c:59 (set (reg/v:SI 134 [ status_mask ])
        (reg:SI 0 r0 [ status_mask ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ status_mask ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/bios32.c:59 (set (reg/v:SI 135 [ warn ])
        (reg:SI 1 r1 [ warn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ warn ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/bios32.c:62 (set (reg/f:SI 136)
        (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 20 2 arch/arm/kernel/bios32.c:62 (set (reg/v/f:SI 133 [ l ])
        (mem/s/f/j/c:SI (reg/f:SI 136) [0 pci_root_buses.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>) [0 pci_root_buses.next+0 S4 A32])
        (nil)))

(insn 20 8 32 2 arch/arm/kernel/bios32.c:62 (set (reg/f:SI 138)
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>)
            (nil))))

(jump_insn 32 20 33 2 arch/arm/kernel/bios32.c:62 (set (pc)
        (label_ref 17)) -1 (nil))
;; End of basic block 2 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138


;; Succ edge  4 [100.0%] 

(barrier 33 32 19)

;; Start of basic block ( 4) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(11){ }u9(13){ }u10(25){ }u11(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 138
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133
;; live  kill	 14 [lr]

;; Pred edge  4 [91.0%] 
(code_label 19 33 11 3 134 "" [1 uses])

(note 11 19 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 3 arch/arm/kernel/bios32.c:65 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ l ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 3 arch/arm/kernel/bios32.c:65 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ status_mask ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 arch/arm/kernel/bios32.c:65 (set (reg:SI 2 r2)
        (reg/v:SI 135 [ warn ])) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 16 3 arch/arm/kernel/bios32.c:65 (parallel [
            (call (mem:SI (symbol_ref:SI ("pcibios_bus_report_status") [flags 0x3] <function_decl 0x111deb00 pcibios_bus_report_status>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 16 15 17 3 arch/arm/kernel/bios32.c:62 discrim 2 (set (reg/v/f:SI 133 [ l ])
        (mem/s/f/j:SI (reg/v/f:SI 133 [ l ]) [0 <variable>.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135 138


;; Succ edge  4 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(11){ }u21(13){ }u22(25){ }u23(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 138
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 17 16 18 4 133 "" [1 uses])

(note 18 17 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 21 18 22 4 arch/arm/kernel/bios32.c:62 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 133 [ l ])
            (reg/f:SI 138))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 133 [ l ])
            (symbol_ref:SI ("pci_root_buses") [flags 0xc0] <var_decl 0x10f887e0 pci_root_buses>))
        (nil)))

(jump_insn 22 21 30 4 arch/arm/kernel/bios32.c:62 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 19)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 4 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 134 135 138


;; Succ edge  3 [91.0%] 
;; Succ edge  5 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [9.0%]  (fallthru,loop_exit)
(note 30 22 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function pcibios_setup (pcibios_setup)[0:1063] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 8: 8
insn_cost 9: 0
insn_cost 10: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 15: 8
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 52: 0
insn_cost 24: 4
insn_cost 25: 8
insn_cost 26: 0
insn_cost 27: 4
insn_cost 29: 4
insn_cost 30: 0
insn_cost 32: 8
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 42: 4
insn_cost 48: 0
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg:SI 138)
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 21)
        (pc)))
deferring deletion of insn with uid = 10.
modifying other_insn    13 pc={(cc:CC!=0x0)?L21:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x2328
deferring rescan insn with uid = 13.
modifying insn i3    12 {cc:CC=cmp(r0:SI,0x0);r138:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 12.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 21)
                (pc)))
        (set (reg:SI 138)
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 21)
                (pc)))
        (set (reg:SI 138)
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg:SI 138)
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 21)
        (pc)))
Failed to match this instruction:
(set (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
    (reg:SI 140))
Failed to match this instruction:
(set (mem/c/i:SI (reg/f:SI 139) [0 debug_pci+0 S4 A32])
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 debug_pci+0 S4 A32])
    (const_int 1 [0x1]))
Successfully matched this instruction:
(set (reg:SI 140)
    (high:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])))
Failed to match this instruction:
(set (mem/c/i:SI (lo_sum:SI (reg:SI 140)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [0 debug_pci+0 S4 A32])
    (const_int 1 [0x1]))
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg:SI 142)
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 36)
        (pc)))
deferring deletion of insn with uid = 27.
modifying other_insn    30 pc={(cc:CC!=0x0)?L36:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x2328
deferring rescan insn with uid = 30.
modifying insn i3    29 {cc:CC=cmp(r0:SI,0x0);r142:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 29.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 36)
                (pc)))
        (set (reg:SI 142)
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 36)
                (pc)))
        (set (reg:SI 142)
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg:SI 142)
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 36)
        (pc)))
Failed to match this instruction:
(set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4]))) [0 use_firmware+0 S4 A32])
    (reg:SI 144))
Failed to match this instruction:
(set (mem/c/i:SI (plus:SI (reg/f:SI 143)
            (const_int 4 [0x4])) [0 use_firmware+0 S4 A32])
    (const_int 1 [0x1]))
Failed to match this instruction:
(set (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4]))) [0 use_firmware+0 S4 A32])
    (const_int 1 [0x1]))
Successfully matched this instruction:
(set (reg:SI 144)
    (high:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))))
Failed to match this instruction:
(set (mem/c/i:SI (lo_sum:SI (reg:SI 144)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4])))) [0 use_firmware+0 S4 A32])
    (const_int 1 [0x1]))
Failed to match this instruction:
(parallel [
        (use (reg/v/f:SI 136 [ str ]))
        (set (reg/i:SI 0 r0)
            (reg/v/f:SI 136 [ str ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg/v/f:SI 136 [ str ]))
        (set (reg/i:SI 0 r0)
            (reg/v/f:SI 136 [ str ]))
    ])


pcibios_setup

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,7u} r1={5d,2u} r2={3d} r3={3d} r11={1d,6u} r12={3d} r13={1d,8u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r25={1d,6u} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r136={3d,2u} r138={1d,2u} r139={1d,1u} r140={1d,1u} r142={1d,2u} r143={1d,1u} r144={1d,1u} 
;;    total ref usage 306{259d,47u,0e} in 21{19 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 138
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136 138
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:576 (set (reg/v/f:SI 136 [ str ])
        (reg:SI 0 r0 [ str ])) 167 {*arm_movsi_insn} (nil))

(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 3 9 2 arch/arm/kernel/bios32.c:577 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1144a480>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x1144a480>)
        (nil)))

(call_insn/i 9 8 10 2 arch/arm/kernel/bios32.c:577 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 10 9 12 2 NOTE_INSN_DELETED)

(insn 12 10 13 2 arch/arm/kernel/bios32.c:577 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg:SI 138)
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 13 12 14 2 arch/arm/kernel/bios32.c:577 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 138
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 138


;; Succ edge  3 [10.0%]  (fallthru)
;; Succ edge  4 [90.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u11(11){ }u12(13){ }u13(25){ }u14(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 136 139 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; live  gen 	 136 139 140
;; live  kill	

;; Pred edge  2 [10.0%]  (fallthru)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 15 14 16 3 arch/arm/kernel/bios32.c:578 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 3 arch/arm/kernel/bios32.c:578 (set (reg:SI 140)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 18 3 arch/arm/kernel/bios32.c:578 (set (mem/c/i:SI (reg/f:SI 139) [0 debug_pci+0 S4 A32])
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg/f:SI 139)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))

(insn 18 17 52 3 arch/arm/kernel/bios32.c:579 (set (reg/v/f:SI 136 [ str ])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 52 18 53 3 arch/arm/kernel/bios32.c:579 (set (pc)
        (label_ref 36)) -1 (nil))
;; End of basic block 3 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  6 [100.0%] 

(barrier 53 52 21)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 142
;; live  kill	 14 [lr]

;; Pred edge  2 [90.0%] 
(code_label 21 53 22 4 139 "" [1 uses])

(note 22 21 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 24 22 25 4 arch/arm/kernel/bios32.c:580 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ str ])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 4 arch/arm/kernel/bios32.c:580 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1144b2d0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x1144b2d0>)
        (nil)))

(call_insn/i 26 25 27 4 arch/arm/kernel/bios32.c:580 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0x51157680 strcmp>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 27 26 29 4 NOTE_INSN_DELETED)

(insn 29 27 30 4 arch/arm/kernel/bios32.c:580 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg:SI 142)
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 30 29 31 4 arch/arm/kernel/bios32.c:580 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
            (nil))))
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 142
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 142


;; Succ edge  5 [10.0%]  (fallthru)
;; Succ edge  6 [90.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 136 143 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; live  gen 	 136 143 144
;; live  kill	

;; Pred edge  4 [10.0%]  (fallthru)
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 5 arch/arm/kernel/bios32.c:581 (set (reg/f:SI 143)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/kernel/bios32.c:581 (set (reg:SI 144)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 5 arch/arm/kernel/bios32.c:581 (set (mem/c/i:SI (plus:SI (reg/f:SI 143)
                (const_int 4 [0x4])) [0 use_firmware+0 S4 A32])
        (reg:SI 144)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg/f:SI 143)
            (expr_list:REG_EQUAL (const_int 1 [0x1])
                (nil)))))

(insn 35 34 36 5 arch/arm/kernel/bios32.c:582 (set (reg/v/f:SI 136 [ str ])
        (reg:SI 142)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5 3) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(11){ }u37(13){ }u38(25){ }u39(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  4 [90.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 36 35 37 6 140 "" [2 uses])

(note 37 36 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 42 37 48 6 arch/arm/kernel/bios32.c:585 (set (reg/i:SI 0 r0)
        (reg/v/f:SI 136 [ str ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ str ])
        (nil)))

(insn 48 42 0 6 arch/arm/kernel/bios32.c:585 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 10.
deleting insn with uid = 27.
rescanning insn with uid = 12.
deleting insn with uid = 12.
verify found no changes in insn with uid = 13.
rescanning insn with uid = 29.
deleting insn with uid = 29.
verify found no changes in insn with uid = 30.
ending the processing of deferred insns

;; Function pci_common_init (pci_common_init)[0:1062] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 13: 0
insn_cost 16: 4
insn_cost 17: 4
insn_cost 22: 8
insn_cost 44: 8
insn_cost 46: 8
insn_cost 149: 0
insn_cost 24: 4
insn_cost 146: 8
insn_cost 26: 0
insn_cost 27: 4
insn_cost 29: 4
insn_cost 30: 0
insn_cost 33: 8
insn_cost 34: 0
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 45: 4
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 4
insn_cost 50: 4
insn_cost 51: 0
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 0
insn_cost 56: 4
insn_cost 57: 4
insn_cost 58: 4
insn_cost 59: 0
insn_cost 60: 4
insn_cost 61: 4
insn_cost 62: 4
insn_cost 63: 0
insn_cost 66: 8
insn_cost 67: 0
insn_cost 71: 4
insn_cost 72: 4
insn_cost 74: 4
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 4
insn_cost 78: 4
insn_cost 151: 0
insn_cost 83: 4
insn_cost 84: 0
insn_cost 85: 4
insn_cost 86: 0
insn_cost 89: 4
insn_cost 92: 4
insn_cost 93: 4
insn_cost 94: 0
insn_cost 97: 4
insn_cost 98: 4
insn_cost 99: 0
insn_cost 101: 0
insn_cost 106: 8
insn_cost 107: 8
insn_cost 108: 0
insn_cost 109: 4
insn_cost 114: 8
insn_cost 153: 0
insn_cost 113: 4
insn_cost 115: 4
insn_cost 116: 4
insn_cost 117: 0
insn_cost 119: 4
insn_cost 120: 0
insn_cost 121: 4
insn_cost 122: 0
insn_cost 123: 4
insn_cost 124: 0
insn_cost 127: 4
insn_cost 128: 0
insn_cost 129: 4
insn_cost 134: 4
insn_cost 135: 0
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (reg:SI 0 r0 [ hw ]) [0 <variable>.buses.next+0 S4 A32])
            (reg:SI 0 r0 [ hw ]))
        (set (reg/v/f:SI 147 [ hw ])
            (reg:SI 0 r0 [ hw ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (reg:SI 0 r0 [ hw ]) [0 <variable>.buses.next+0 S4 A32])
            (reg:SI 0 r0 [ hw ]))
        (set (reg/v/f:SI 147 [ hw ])
            (reg:SI 0 r0 [ hw ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                        (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 145 [ D.18778 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                        (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 145 [ D.18778 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 145 [ D.18778 ])
            (const_int 0 [0x0]))
        (label_ref 14)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                            (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 14)
                (pc)))
        (set (reg/f:SI 145 [ D.18778 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                            (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 14)
                (pc)))
        (set (reg/f:SI 145 [ D.18778 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 145 [ D.18778 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
            (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 14)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ nr ])
            (const_int 0 [0x0]))
        (set (reg/v:SI 138 [ busnr ])
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 137 [ nr ])
            (const_int 0 [0x0]))
        (set (reg/v:SI 138 [ busnr ])
            (const_int 0 [0x0]))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 139 [ ret ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 36)
        (pc)))
deferring deletion of insn with uid = 27.
modifying other_insn    30 pc={(cc:CC!=0x0)?L36:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x270c
deferring rescan insn with uid = 30.
modifying insn i3    29 {cc:CC=cmp(r0:SI,0x0);r139:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 29.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 36)
                (pc)))
        (set (reg/v/f:SI 139 [ ret ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ne (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 36)
                (pc)))
        (set (reg/v/f:SI 139 [ ret ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 139 [ ret ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 36)
        (pc)))
Failed to match this instruction:
(set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
            (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
            (const_int 28 [0x1c])) [0 <variable>.swizzle+0 S4 A32]))
Failed to match this instruction:
(set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
            (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
            (const_int 32 [0x20])) [0 <variable>.map_irq+0 S4 A32]))
Successfully matched this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                            (const_int 12 [0xc])) [0 <variable>.setup+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 48.
modifying insn i3    51 r0:SI=call [[r147:SI+0xc]] argc:0x0
      REG_DEAD: r1:SI
deferring rescan insn with uid = 51.
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg/v:SI 136 [ ret ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (le (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 81)
        (pc)))
deferring deletion of insn with uid = 52.
modifying other_insn    54 pc={(cc:CC<=0x0)?L81:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xa8b
deferring rescan insn with uid = 54.
modifying insn i3    53 {cc:CC=cmp(r0:SI,0x0);r136:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 53.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 81)
                (pc)))
        (set (reg/v:SI 136 [ ret ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (le (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 81)
                (pc)))
        (set (reg/v:SI 136 [ ret ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v:SI 136 [ ret ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (le (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 81)
        (pc)))
Successfully matched this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                            (const_int 16 [0x10])) [0 <variable>.scan+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0])))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 56.
modifying insn i3    59 r0:SI=call [[r147:SI+0x10]] argc:0x0
      REG_DEAD: r1:SI
deferring rescan insn with uid = 59.
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                    (const_int 28 [0x1c])) [0 <variable>.bus+0 S4 A32])
            (reg:SI 0 r0))
        (set (reg/f:SI 133 [ D.19246 ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                    (const_int 28 [0x1c])) [0 <variable>.bus+0 S4 A32])
            (reg:SI 0 r0))
        (set (reg/f:SI 133 [ D.19246 ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/f:SI 133 [ D.19246 ])
            (const_int 0 [0x0]))
        (label_ref 69)
        (pc)))
Failed to match this instruction:
(set (reg/v:SI 138 [ busnr ])
    (plus:SI (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 133 [ D.19246 ])
                    (const_int 79 [0x4f])) [0 <variable>.subordinate+0 S1 A8]) 0)
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (reg/v/f:SI 139 [ ret ]))
        (set (reg/f:SI 140 [ D.19239 ])
            (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (reg/v/f:SI 139 [ ret ]))
        (set (reg/f:SI 140 [ D.19239 ])
            (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 136 [ ret ])
            (const_int 0 [0x0]))
        (label_ref 95)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v:SI 137 [ nr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 8 [0x8])) [0 <variable>.nr_controllers+0 S4 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg/v:SI 137 [ nr ])
            (reg:SI 159 [ <variable>.nr_controllers ]))
        (label_ref 20)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg/v:SI 137 [ nr ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 8 [0x8])) [0 <variable>.nr_controllers+0 S4 A32]))
        (label_ref 20)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (lt (reg/v:SI 137 [ nr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 8 [0x8])) [0 <variable>.nr_controllers+0 S4 A32])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                        (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 144 [ D.18781 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                        (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 144 [ D.18781 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 144 [ D.18781 ])
            (const_int 0 [0x0]))
        (label_ref 102)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                            (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 102)
                (pc)))
        (set (reg/f:SI 144 [ D.18781 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                            (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 102)
                (pc)))
        (set (reg/f:SI 144 [ D.18781 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 144 [ D.18781 ])
    (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
            (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                    (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 102)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (plus:SI (reg/f:SI 164)
                (const_int 4 [0x4])) [0 use_firmware+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 163 [ use_firmware ])
            (const_int 0 [0x0]))
        (label_ref 125)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (mem/c/i:SI (plus:SI (reg/f:SI 164)
                    (const_int 4 [0x4])) [0 use_firmware+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 125)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (mem/c/i:SI (plus:SI (reg/f:SI 164)
                (const_int 4 [0x4])) [0 use_firmware+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 143 [ sys ])
            (reg/v/f:SI 147 [ hw ]))
        (label_ref 133)
        (pc)))


pci_common_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={25d,15u} r1={18d,4u} r2={14d} r3={14d} r11={1d,21u} r12={14d} r13={1d,34u} r14={14d,1u} r15={13d} r16={13d} r17={13d} r18={13d} r19={13d} r20={13d} r21={13d} r22={13d} r23={13d} r24={22d,9u} r25={1d,21u} r26={1d,20u} r27={13d} r28={13d} r29={13d} r30={13d} r31={13d} r32={13d} r33={13d} r34={13d} r35={13d} r36={13d} r37={13d} r38={13d} r39={13d} r40={13d} r41={13d} r42={13d} r43={13d} r44={13d} r45={13d} r46={13d} r47={13d} r48={13d} r49={13d} r50={13d} r51={13d} r52={13d} r53={13d} r54={13d} r55={13d} r56={13d} r57={13d} r58={13d} r59={13d} r60={13d} r61={13d} r62={13d} r63={13d} r64={13d} r65={13d} r66={13d} r67={13d} r68={13d} r69={13d} r70={13d} r71={13d} r72={13d} r73={13d} r74={13d} r75={13d} r76={13d} r77={13d} r78={13d} r79={13d} r80={13d} r81={13d} r82={13d} r83={13d} r84={13d} r85={13d} r86={13d} r87={13d} r88={13d} r89={13d} r90={13d} r91={13d} r92={13d} r93={13d} r94={13d} r95={13d} r96={13d} r97={13d} r98={13d} r99={13d} r100={13d} r101={13d} r102={13d} r103={13d} r104={13d} r105={13d} r106={13d} r107={13d} r108={13d} r109={13d} r110={13d} r111={13d} r112={13d} r113={13d} r114={13d} r115={13d} r116={13d} r117={13d} r118={13d} r119={13d} r120={13d} r121={13d} r122={13d} r123={13d} r124={13d} r125={13d} r126={13d} r127={13d} r133={1d,3u} r136={1d,2u} r137={2d,4u} r138={2d,2u} r139={1d,15u} r140={1d,2u} r142={1d,4u} r143={2d,3u} r144={1d,2u} r145={1d,2u} r147={1d,17u} r151={1d,1u} r152={1d,1u} r155={1d,1u} r156={1d,1u} r158={1d,1u} r159={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r167={1d,1u} r168={1d,1u} 
;;    total ref usage 1772{1580d,192u,0e} in 83{70 regular + 13 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 145 147
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 145 147
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/bios32.c:535 (set (reg/v/f:SI 147 [ hw ])
        (reg:SI 0 r0 [ hw ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ hw ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 include/linux/list.h:26 (set (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32])
        (reg/v/f:SI 147 [ hw ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 include/linux/list.h:27 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 4 [0x4])) [0 <variable>.buses.prev+0 S4 A32])
        (reg/v/f:SI 147 [ hw ])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/bios32.c:540 (set (reg/f:SI 145 [ D.18778 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 20 [0x14])) [0 <variable>.preinit+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/bios32.c:540 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 145 [ D.18778 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 11 10 12 2 arch/arm/kernel/bios32.c:540 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 14)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147


;; Succ edge  3 [69.8%]  (fallthru)
;; Succ edge  4 [30.2%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 145 147
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  2 [69.8%]  (fallthru)
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 13 12 14 3 arch/arm/kernel/bios32.c:541 (parallel [
            (call (mem:SI (reg/f:SI 145 [ D.18778 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 145 [ D.18778 ])
        (nil))
    (nil))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 137 138 165 167 168
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 137 138 165 167 168
;; live  kill	

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [30.2%] 
(code_label 14 13 15 4 145 "" [1 uses])

(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 15 17 4 arch/arm/kernel/bios32.c:541 (set (reg/v:SI 138 [ busnr ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 17 16 22 4 arch/arm/kernel/bios32.c:541 (set (reg/v:SI 137 [ nr ])
        (reg/v:SI 138 [ busnr ])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 22 17 44 4 include/linux/slab_def.h:122 (set (reg/f:SI 165)
        (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x111d99c0 malloc_sizes>)) 167 {*arm_movsi_insn} (nil))

(insn 44 22 46 4 arch/arm/kernel/bios32.c:512 (set (reg/f:SI 167)
        (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e6a3c0 ioport_resource>)) 167 {*arm_movsi_insn} (nil))

(insn 46 44 149 4 arch/arm/kernel/bios32.c:513 (set (reg/f:SI 168)
        (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e6a360 iomem_resource>)) 167 {*arm_movsi_insn} (nil))

(jump_insn 149 46 150 4 (set (pc)
        (label_ref 90)) -1 (nil))
;; End of basic block 4 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168


;; Succ edge  13 [100.0%] 

(barrier 150 149 20)

;; Start of basic block ( 13) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u23(11){ }u24(13){ }u25(25){ }u26(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 165
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 139
;; live  kill	 14 [lr]

;; Pred edge  13 [97.8%] 
(code_label 20 150 21 5 147 ("found") [1 uses])

(note 21 20 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 21 146 5 include/linux/slab_def.h:122 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 165)
                (const_int 12 [0xc])) [0 <variable>.cs_cachep+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j:SI (const:SI (plus:SI (symbol_ref:SI ("malloc_sizes") [flags 0xc0] <var_decl 0x111d99c0 malloc_sizes>)
                    (const_int 12 [0xc]))) [0 <variable>.cs_cachep+0 S4 A32])
        (nil)))

(insn 146 24 26 5 include/linux/slab_def.h:122 (set (reg:SI 1 r1)
        (const_int 32976 [0x80d0])) 167 {*arm_movsi_insn} (nil))

(call_insn 26 146 27 5 include/linux/slab_def.h:122 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmem_cache_alloc") [flags 0x41] <function_decl 0x111cff00 kmem_cache_alloc>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 27 26 29 5 NOTE_INSN_DELETED)

(insn 29 27 30 5 arch/arm/kernel/bios32.c:502 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 139 [ ret ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 30 29 31 5 arch/arm/kernel/bios32.c:502 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 36)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168


;; Succ edge  6 [0.0%]  (fallthru,loop_exit)
;; Succ edge  7 [100.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(11){ }u35(13){ }u36(25){ }u37(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  5 [0.0%]  (fallthru,loop_exit)
(note 31 30 33 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 33 31 34 6 arch/arm/kernel/bios32.c:503 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x1144d800>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x1144d800>)
        (nil)))

(call_insn 34 33 35 6 arch/arm/kernel/bios32.c:503 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a67680 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 6 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 35 34 36)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 167 168
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136 151 152 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 139 147 165 167 168
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 136 151 152 155
;; live  kill	 14 [lr]

;; Pred edge  5 [100.0%] 
(code_label 36 35 37 7 148 "" [1 uses])

(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 7 arch/arm/kernel/bios32.c:508 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 52 [0x34])) [0 <variable>.hw+0 S4 A32])
        (reg/v/f:SI 147 [ hw ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 7 arch/arm/kernel/bios32.c:509 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 8 [0x8])) [0 <variable>.busnr+0 S4 A64])
        (reg/v:SI 138 [ busnr ])) 167 {*arm_movsi_insn} (nil))

(insn 40 39 41 7 arch/arm/kernel/bios32.c:510 (set (reg/f:SI 151 [ <variable>.swizzle ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 28 [0x1c])) [0 <variable>.swizzle+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 41 40 42 7 arch/arm/kernel/bios32.c:510 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 44 [0x2c])) [0 <variable>.swizzle+0 S4 A32])
        (reg/f:SI 151 [ <variable>.swizzle ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 151 [ <variable>.swizzle ])
        (nil)))

(insn 42 41 43 7 arch/arm/kernel/bios32.c:511 (set (reg/f:SI 152 [ <variable>.map_irq ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 32 [0x20])) [0 <variable>.map_irq+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 43 42 45 7 arch/arm/kernel/bios32.c:511 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 48 [0x30])) [0 <variable>.map_irq+0 S4 A64])
        (reg/f:SI 152 [ <variable>.map_irq ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 152 [ <variable>.map_irq ])
        (nil)))

(insn 45 43 47 7 arch/arm/kernel/bios32.c:512 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 32 [0x20])) [0 <variable>.resource+0 S4 A64])
        (reg/f:SI 167)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("ioport_resource") [flags 0xc0] <var_decl 0x10e6a3c0 ioport_resource>)
        (nil)))

(insn 47 45 48 7 arch/arm/kernel/bios32.c:513 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 36 [0x24])) [0 <variable>.resource+4 S4 A32])
        (reg/f:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("iomem_resource") [flags 0xc0] <var_decl 0x10e6a360 iomem_resource>)
        (nil)))

(note 48 47 49 7 NOTE_INSN_DELETED)

(insn 49 48 50 7 arch/arm/kernel/bios32.c:515 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ nr ])) 167 {*arm_movsi_insn} (nil))

(insn 50 49 51 7 arch/arm/kernel/bios32.c:515 (set (reg:SI 1 r1)
        (reg/v/f:SI 139 [ ret ])) 167 {*arm_movsi_insn} (nil))

(call_insn 51 50 52 7 arch/arm/kernel/bios32.c:515 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                                (const_int 12 [0xc])) [0 <variable>.setup+0 S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 52 51 53 7 NOTE_INSN_DELETED)

(insn 53 52 54 7 arch/arm/kernel/bios32.c:517 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v:SI 136 [ ret ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 54 53 55 7 arch/arm/kernel/bios32.c:517 (set (pc)
        (if_then_else (le (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 81)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 2699 [0xa8b])
            (nil))))
;; End of basic block 7 -> ( 8 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168


;; Succ edge  8 [73.0%]  (fallthru)
;; Succ edge  11 [27.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u68(11){ }u69(13){ }u70(25){ }u71(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 156
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 147 165 167 168
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 133 156
;; live  kill	 14 [lr]

;; Pred edge  7 [73.0%]  (fallthru)
(note 55 54 56 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(note 56 55 57 8 NOTE_INSN_DELETED)

(insn 57 56 58 8 arch/arm/kernel/bios32.c:518 (set (reg:SI 0 r0)
        (reg/v:SI 137 [ nr ])) 167 {*arm_movsi_insn} (nil))

(insn 58 57 59 8 arch/arm/kernel/bios32.c:518 (set (reg:SI 1 r1)
        (reg/v/f:SI 139 [ ret ])) 167 {*arm_movsi_insn} (nil))

(call_insn 59 58 60 8 arch/arm/kernel/bios32.c:518 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                                (const_int 16 [0x10])) [0 <variable>.scan+0 S4 A32]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 251 {*call_value_mem} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 60 59 61 8 arch/arm/kernel/bios32.c:518 (set (reg/f:SI 133 [ D.19246 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 61 60 62 8 arch/arm/kernel/bios32.c:518 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 28 [0x1c])) [0 <variable>.bus+0 S4 A32])
        (reg/f:SI 133 [ D.19246 ])) 167 {*arm_movsi_insn} (nil))

(insn 62 61 63 8 arch/arm/kernel/bios32.c:520 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 133 [ D.19246 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 63 62 64 8 arch/arm/kernel/bios32.c:520 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 69)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168


;; Succ edge  9 [0.0%]  (fallthru,loop_exit)
;; Succ edge  10 [100.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u84(11){ }u85(13){ }u86(25){ }u87(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  8 [0.0%]  (fallthru,loop_exit)
(note 64 63 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 66 64 67 9 arch/arm/kernel/bios32.c:521 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x1139b940>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x1139b940>)
        (nil)))

(call_insn 67 66 68 9 arch/arm/kernel/bios32.c:521 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10a67680 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 9 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 68 67 69)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 139 147
;; lr  def 	 138 140 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 137 139 147 165 167 168
;; live  gen 	 138 140 158
;; live  kill	

;; Pred edge  8 [100.0%] 
(code_label 69 68 70 10 150 "" [1 uses])

(note 70 69 71 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 71 70 72 10 arch/arm/kernel/bios32.c:523 (set (reg:SI 158 [ <variable>.subordinate ])
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 133 [ D.19246 ])
                    (const_int 79 [0x4f])) [0 <variable>.subordinate+0 S1 A8]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 133 [ D.19246 ])
        (nil)))

(insn 72 71 74 10 arch/arm/kernel/bios32.c:523 (set (reg/v:SI 138 [ busnr ])
        (plus:SI (reg:SI 158 [ <variable>.subordinate ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 158 [ <variable>.subordinate ])
        (nil)))

(insn 74 72 75 10 include/linux/list.h:62 (set (reg/f:SI 140 [ D.19239 ])
        (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 10 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 140 [ D.19239 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 139 [ ret ])) 167 {*arm_movsi_insn} (nil))

(insn 76 75 77 10 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 139 [ ret ]) [0 <variable>.node.next+0 S4 A64])
        (reg/f:SI 140 [ D.19239 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140 [ D.19239 ])
        (nil)))

(insn 77 76 78 10 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 139 [ ret ])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])
        (reg/v/f:SI 147 [ hw ])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 151 10 include/linux/list.h:44 (set (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32])
        (reg/v/f:SI 139 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ ret ])
        (nil)))

(jump_insn 151 78 152 10 (set (pc)
        (label_ref 87)) -1 (nil))
;; End of basic block 10 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168


;; Succ edge  12 [100.0%] 

(barrier 152 151 81)

;; Start of basic block ( 7) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u105(11){ }u106(13){ }u107(25){ }u108(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 138 139 147 165 167 168
;; live  gen 	 0 [r0] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  7 [27.0%] 
(code_label 81 152 82 11 149 "" [1 uses])

(note 82 81 83 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 83 82 84 11 arch/arm/kernel/bios32.c:527 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ ret ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 139 [ ret ])
        (nil)))

(call_insn 84 83 85 11 arch/arm/kernel/bios32.c:527 (parallel [
            (call (mem:SI (symbol_ref:SI ("kfree") [flags 0x41] <function_decl 0x10d75880 kfree>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 85 84 86 11 arch/arm/kernel/bios32.c:528 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 136 [ ret ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ ret ])
        (nil)))

(jump_insn 86 85 87 11 arch/arm/kernel/bios32.c:528 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 95)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 225 [0xe1])
            (nil))))
;; End of basic block 11 -> ( 14 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168


;; Succ edge  14 [2.2%]  (loop_exit)
;; Succ edge  12 [97.8%]  (fallthru)

;; Start of basic block ( 11 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  gen 	 137
;; live  kill	

;; Pred edge  11 [97.8%]  (fallthru)
;; Pred edge  10 [100.0%] 
(code_label 87 86 88 12 151 "" [1 uses])

(note 88 87 89 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 89 88 90 12 arch/arm/kernel/bios32.c:500 (set (reg/v:SI 137 [ nr ])
        (plus:SI (reg/v:SI 137 [ nr ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168


;; Succ edge  13 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 12 4) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u119(11){ }u120(13){ }u121(25){ }u122(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 147
;; lr  def 	 24 [cc] 159
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  gen 	 24 [cc] 159
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru,dfs_back)
;; Pred edge  4 [100.0%] 
(code_label 90 89 91 13 146 "" [1 uses])

(note 91 90 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 92 91 93 13 arch/arm/kernel/bios32.c:500 discrim 1 (set (reg:SI 159 [ <variable>.nr_controllers ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 8 [0x8])) [0 <variable>.nr_controllers+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 93 92 94 13 arch/arm/kernel/bios32.c:500 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 137 [ nr ])
            (reg:SI 159 [ <variable>.nr_controllers ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 159 [ <variable>.nr_controllers ])
        (nil)))

(jump_insn 94 93 95 13 arch/arm/kernel/bios32.c:500 discrim 1 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9775 [0x262f])
            (nil))))
;; End of basic block 13 -> ( 5 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 138 147 165 167 168


;; Succ edge  5 [97.8%] 
;; Succ edge  14 [2.2%]  (fallthru,loop_exit)

;; Start of basic block ( 13 11) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u127(11){ }u128(13){ }u129(25){ }u130(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc] 144
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 24 [cc] 144
;; live  kill	

;; Pred edge  13 [2.2%]  (fallthru,loop_exit)
;; Pred edge  11 [2.2%]  (loop_exit)
(code_label 95 94 96 14 152 "" [1 uses])

(note 96 95 97 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 97 96 98 14 arch/arm/kernel/bios32.c:543 (set (reg/f:SI 144 [ D.18781 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 147 [ hw ])
                (const_int 24 [0x18])) [0 <variable>.postinit+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 98 97 99 14 arch/arm/kernel/bios32.c:543 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 144 [ D.18781 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 99 98 100 14 arch/arm/kernel/bios32.c:543 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147


;; Succ edge  15 [69.8%]  (fallthru)
;; Succ edge  16 [30.2%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 147
;; live  gen 	
;; live  kill	 14 [lr]

;; Pred edge  14 [69.8%]  (fallthru)
(note 100 99 101 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(call_insn 101 100 102 15 arch/arm/kernel/bios32.c:544 (parallel [
            (call (mem:SI (reg/f:SI 144 [ D.18781 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 144 [ D.18781 ])
        (nil))
    (nil))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 14 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u140(11){ }u141(13){ }u142(25){ }u143(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0] 1 [r1] 143 164
;; live  kill	 14 [lr]

;; Pred edge  14 [30.2%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 102 101 103 16 153 "" [1 uses])

(note 103 102 106 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 106 103 107 16 arch/arm/kernel/bios32.c:546 (set (reg:SI 0 r0)
        (symbol_ref:SI ("pcibios_swizzle") [flags 0x3] <function_decl 0x1126cd00 pcibios_swizzle>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("pcibios_swizzle") [flags 0x3] <function_decl 0x1126cd00 pcibios_swizzle>)
        (nil)))

(insn 107 106 108 16 arch/arm/kernel/bios32.c:546 (set (reg:SI 1 r1)
        (symbol_ref:SI ("pcibios_map_irq") [flags 0x3] <function_decl 0x1126ce00 pcibios_map_irq>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("pcibios_map_irq") [flags 0x3] <function_decl 0x1126ce00 pcibios_map_irq>)
        (nil)))

(call_insn 108 107 109 16 arch/arm/kernel/bios32.c:546 (parallel [
            (call (mem:SI (symbol_ref:SI ("pci_fixup_irqs") [flags 0x41] <function_decl 0x10faa900 pci_fixup_irqs>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 109 108 114 16 arch/arm/kernel/bios32.c:548 (set (reg/v/f:SI 143 [ sys ])
        (mem/s/f/j:SI (reg/v/f:SI 147 [ hw ]) [0 <variable>.buses.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 114 109 153 16 arch/arm/kernel/bios32.c:551 (set (reg/f:SI 164)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(jump_insn 153 114 154 16 arch/arm/kernel/bios32.c:548 (set (pc)
        (label_ref 131)) -1 (nil))
;; End of basic block 16 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164


;; Succ edge  20 [100.0%] 

(barrier 154 153 133)

;; Start of basic block ( 20) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u148(11){ }u149(13){ }u150(25){ }u151(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 164
;; lr  def 	 24 [cc] 142 163
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; live  gen 	 24 [cc] 142 163
;; live  kill	

;; Pred edge  20 [91.0%] 
(code_label 133 154 112 17 156 "" [1 uses])

(note 112 133 113 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 115 17 arch/arm/kernel/bios32.c:549 (set (reg/v/f:SI 142 [ bus ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 143 [ sys ])
                (const_int 28 [0x1c])) [0 <variable>.bus+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 115 113 116 17 arch/arm/kernel/bios32.c:551 (set (reg:SI 163 [ use_firmware ])
        (mem/c/i:SI (plus:SI (reg/f:SI 164)
                (const_int 4 [0x4])) [0 use_firmware+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))) [0 use_firmware+0 S4 A32])
        (nil)))

(insn 116 115 117 17 arch/arm/kernel/bios32.c:551 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 163 [ use_firmware ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 163 [ use_firmware ])
        (nil)))

(jump_insn 117 116 118 17 arch/arm/kernel/bios32.c:551 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 125)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
            (nil))))
;; End of basic block 17 -> ( 18 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164


;; Succ edge  18 [29.0%]  (fallthru)
;; Succ edge  19 [71.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u156(11){ }u157(13){ }u158(25){ }u159(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  17 [29.0%]  (fallthru)
(note 118 117 119 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 119 118 120 18 arch/arm/kernel/bios32.c:555 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ bus ])) 167 {*arm_movsi_insn} (nil))

(call_insn 120 119 121 18 arch/arm/kernel/bios32.c:555 (parallel [
            (call (mem:SI (symbol_ref:SI ("pci_bus_size_bridges") [flags 0x41] <function_decl 0x10faa580 pci_bus_size_bridges>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 121 120 122 18 arch/arm/kernel/bios32.c:560 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ bus ])) 167 {*arm_movsi_insn} (nil))

(call_insn 122 121 123 18 arch/arm/kernel/bios32.c:560 (parallel [
            (call (mem:SI (symbol_ref:SI ("pci_bus_assign_resources") [flags 0x41] <function_decl 0x10faa500 pci_bus_assign_resources>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 123 122 124 18 arch/arm/kernel/bios32.c:565 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ bus ])) 167 {*arm_movsi_insn} (nil))

(call_insn 124 123 125 18 arch/arm/kernel/bios32.c:565 (parallel [
            (call (mem:SI (symbol_ref:SI ("pci_enable_bridges") [flags 0x41] <function_decl 0x10fb1000 pci_enable_bridges>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 18 -> ( 19)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164


;; Succ edge  19 [100.0%]  (fallthru)

;; Start of basic block ( 17 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u169(11){ }u170(13){ }u171(25){ }u172(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 143 147 164
;; live  gen 	 0 [r0] 143
;; live  kill	 14 [lr]

;; Pred edge  17 [71.0%] 
;; Pred edge  18 [100.0%]  (fallthru)
(code_label 125 124 126 19 155 "" [1 uses])

(note 126 125 127 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 127 126 128 19 arch/arm/kernel/bios32.c:571 (set (reg:SI 0 r0)
        (reg/v/f:SI 142 [ bus ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 142 [ bus ])
        (nil)))

(call_insn 128 127 129 19 arch/arm/kernel/bios32.c:571 (parallel [
            (call (mem:SI (symbol_ref:SI ("pci_bus_add_devices") [flags 0x41] <function_decl 0x10f8e080 pci_bus_add_devices>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 129 128 131 19 arch/arm/kernel/bios32.c:548 (set (reg/v/f:SI 143 [ sys ])
        (mem/s/f/j:SI (reg/v/f:SI 143 [ sys ]) [0 <variable>.node.next+0 S4 A64])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 19 -> ( 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164


;; Succ edge  20 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 19 16) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u177(11){ }u178(13){ }u179(25){ }u180(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  19 [100.0%]  (fallthru,dfs_back)
;; Pred edge  16 [100.0%] 
(code_label 131 129 132 20 154 "" [1 uses])

(note 132 131 134 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 134 132 135 20 arch/arm/kernel/bios32.c:548 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 143 [ sys ])
            (reg/v/f:SI 147 [ hw ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 135 134 143 20 arch/arm/kernel/bios32.c:548 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 133)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 20 -> ( 17 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 143 147 164
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 143 147 164


;; Succ edge  17 [91.0%] 
;; Succ edge  21 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  20 [9.0%]  (fallthru,loop_exit)
(note 143 135 0 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 21 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 27.
deleting insn with uid = 48.
deleting insn with uid = 52.
deleting insn with uid = 56.
rescanning insn with uid = 29.
deleting insn with uid = 29.
verify found no changes in insn with uid = 30.
rescanning insn with uid = 51.
deleting insn with uid = 51.
rescanning insn with uid = 53.
deleting insn with uid = 53.
verify found no changes in insn with uid = 54.
rescanning insn with uid = 59.
deleting insn with uid = 59.
ending the processing of deferred insns

;; Combiner totals: 946 attempts, 462 substitutions (148 requiring new space),
;; 57 successes.
