Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov 17 17:37:59 2019
| Host         : DESKTOP-A11CNTB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
| Design       : Stimulator
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.955        0.000                      0                  710        0.140        0.000                      0                  710        4.500        0.000                       0                   278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.955        0.000                      0                  710        0.140        0.000                      0                  710        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 2.578ns (55.934%)  route 2.031ns (44.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.594     5.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[7]
                         net (fo=1, estimated)        1.092     8.692    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_24
    SLICE_X58Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.816 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_6/O
                         net (fo=1, estimated)        0.939     9.755    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_15
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.527    14.904    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 2.578ns (56.227%)  route 2.007ns (43.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.594     5.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[2]
                         net (fo=1, estimated)        1.027     8.627    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_29
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.751 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_11/O
                         net (fo=1, estimated)        0.980     9.731    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_20
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.527    14.904    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 2.578ns (56.448%)  route 1.989ns (43.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.594     5.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[6]
                         net (fo=1, estimated)        1.018     8.618    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_25
    SLICE_X58Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.742 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_7/O
                         net (fo=1, estimated)        0.971     9.713    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_16
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.527    14.904    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.001ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 2.578ns (56.498%)  route 1.985ns (43.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.594     5.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[5]
                         net (fo=1, estimated)        1.020     8.620    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_26
    SLICE_X58Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.744 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_8/O
                         net (fo=1, estimated)        0.965     9.709    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_17
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.527    14.904    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  5.001    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.967ns (44.786%)  route 2.425ns (55.214%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.555     5.107    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.478     5.585 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/Q
                         net (fo=9, estimated)        1.067     6.652    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[2]
    SLICE_X58Y91         LUT4 (Prop_lut4_I0_O)        0.295     6.947 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.947    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_i_7__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry/CO[3]
                         net (fo=1, estimated)        0.000     7.497    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.768 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry__0/CO[0]
                         net (fo=1, estimated)        0.680     8.448    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt00_in
    SLICE_X56Y90         LUT6 (Prop_lut6_I5_O)        0.373     8.821 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[1]_i_1__1/O
                         net (fo=10, estimated)       0.678     9.499    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[1]_i_1__1_n_0
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.437    14.815    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]/C
                         clock pessimism              0.267    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X56Y90         FDRE (Setup_fdre_C_R)       -0.524    14.523    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.967ns (44.786%)  route 2.425ns (55.214%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.555     5.107    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.478     5.585 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/Q
                         net (fo=9, estimated)        1.067     6.652    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[2]
    SLICE_X58Y91         LUT4 (Prop_lut4_I0_O)        0.295     6.947 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.947    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_i_7__0_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.497 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry/CO[3]
                         net (fo=1, estimated)        0.000     7.497    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.768 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt0_carry__0/CO[0]
                         net (fo=1, estimated)        0.680     8.448    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt00_in
    SLICE_X56Y90         LUT6 (Prop_lut6_I5_O)        0.373     8.821 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[1]_i_1__1/O
                         net (fo=10, estimated)       0.678     9.499    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[1]_i_1__1_n_0
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.437    14.815    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]/C
                         clock pessimism              0.267    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X56Y90         FDRE (Setup_fdre_C_R)       -0.524    14.523    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 2.578ns (56.872%)  route 1.955ns (43.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.594     5.146    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[4]
                         net (fo=1, estimated)        1.017     8.617    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg_n_27
    SLICE_X58Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.741 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_9/O
                         net (fo=1, estimated)        0.938     9.679    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_18
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.527    14.904    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/C_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 2.578ns (56.985%)  route 1.946ns (43.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.597     5.149    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y37         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y37         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.603 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[3]
                         net (fo=1, estimated)        1.037     8.640    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg_n_28
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.124     8.764 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/C_reg_i_10__0/O
                         net (fo=1, estimated)        0.909     9.673    ChannelArray[1].ChannelX/MemArray[1].MemoryX_n_18
    DSP48_X1Y37          DSP48E1                                      r  ChannelArray[1].ChannelX/C_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.528    14.905    ChannelArray[1].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  ChannelArray[1].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.159    
                         clock uncertainty           -0.035    15.124    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -0.413    14.711    ChannelArray[1].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/C_reg/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 2.578ns (57.251%)  route 1.925ns (42.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.594     5.146    ChannelArray[0].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y34         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.600 r  ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/DOBDO[3]
                         net (fo=1, estimated)        0.988     8.588    ChannelArray[0].ChannelX/MemArray[1].MemoryX/DOBDO[3]
    SLICE_X59Y88         LUT3 (Prop_lut3_I1_O)        0.124     8.712 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/C_reg_i_10/O
                         net (fo=1, estimated)        0.937     9.649    ChannelArray[0].ChannelX/MemArray[1].MemoryX_n_19
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.527    14.904    ChannelArray[0].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  ChannelArray[0].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -0.413    14.710    ChannelArray[0].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/C_reg/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 2.578ns (57.583%)  route 1.899ns (42.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.967     3.456    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.552 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.597     5.149    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y37         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y37         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.603 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/DOBDO[6]
                         net (fo=1, estimated)        1.230     8.833    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg_n_25
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.124     8.957 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/C_reg_i_7__0/O
                         net (fo=1, estimated)        0.669     9.626    ChannelArray[1].ChannelX/MemArray[1].MemoryX_n_15
    DSP48_X1Y37          DSP48E1                                      r  ChannelArray[1].ChannelX/C_reg/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        1.869    13.287    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      1.528    14.905    ChannelArray[1].ChannelX/CLK_IBUF_BUFG
    DSP48_X1Y37          DSP48E1                                      r  ChannelArray[1].ChannelX/C_reg/CLK
                         clock pessimism              0.254    15.159    
                         clock uncertainty           -0.035    15.124    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -0.413    14.711    ChannelArray[1].ChannelX/C_reg
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  5.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.826%)  route 0.264ns (65.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.557     1.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X55Y86         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[8]/Q
                         net (fo=7, estimated)        0.264     2.074    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[8]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.872     2.219    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.469     1.750    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.933    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.681%)  route 0.266ns (65.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.557     1.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X55Y86         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[5]/Q
                         net (fo=7, estimated)        0.266     2.075    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[5]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.872     2.219    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.469     1.750    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.933    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.574%)  route 0.267ns (65.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.557     1.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[8]/Q
                         net (fo=6, estimated)        0.267     2.077    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[8]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.869     2.216    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                         clock pessimism             -0.469     1.747    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.930    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.221%)  route 0.248ns (63.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.588     1.700    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt_reg[1]/Q
                         net (fo=10, estimated)       0.248     2.089    ChannelArray[1].ChannelX/MemArray[1].MemoryX/rdcnt[1]
    RAMB18_X2Y37         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.873     2.220    ChannelArray[1].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y37         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                         clock pessimism             -0.469     1.751    
    RAMB18_X2Y37         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.934    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.557     1.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt_reg[5]/Q
                         net (fo=6, estimated)        0.280     2.090    ChannelArray[0].ChannelX/MemArray[1].MemoryX/rdcnt[5]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.869     2.216    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
                         clock pessimism             -0.469     1.747    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.930    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.361%)  route 0.269ns (65.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.562     1.674    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg[1]/Q
                         net (fo=13, estimated)       0.269     2.084    ChannelArray[1].ChannelX/MemArray[0].MemoryX/WRCNT_loc_reg_n_0_[1]
    RAMB18_X2Y36         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.874     2.221    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.488     1.733    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.916    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.771%)  route 0.270ns (62.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.557     1.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[0]/Q
                         net (fo=14, estimated)       0.270     2.103    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[0]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.872     2.219    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.469     1.750    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.933    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.372%)  route 0.275ns (62.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.557     1.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[1]/Q
                         net (fo=13, estimated)       0.275     2.108    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[1]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.872     2.219    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.469     1.750    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.933    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.291%)  route 0.288ns (63.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.557     1.669    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    SLICE_X54Y86         FDRE                                         r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg[6]/Q
                         net (fo=10, estimated)       0.288     2.121    ChannelArray[0].ChannelX/MemArray[1].MemoryX/WRCNT_loc_reg_n_0_[6]
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.872     2.219    ChannelArray[0].ChannelX/MemArray[1].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
                         clock pessimism             -0.469     1.750    
    RAMB18_X2Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.933    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.141%)  route 0.266ns (61.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.829     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.112 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.562     1.674    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.838 r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt_reg[1]/Q
                         net (fo=10, estimated)       0.266     2.104    ChannelArray[1].ChannelX/MemArray[0].MemoryX/rdcnt[1]
    RAMB18_X2Y36         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, estimated)        0.873     1.317    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.346 r  CLK_IBUF_BUFG_inst/O
                         net (fo=279, estimated)      0.873     2.220    ChannelArray[1].ChannelX/MemArray[0].MemoryX/CLK_IBUF_BUFG
    RAMB18_X2Y36         RAMB18E1                                     r  ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
                         clock pessimism             -0.488     1.732    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.915    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34    ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y36    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y37    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34    ChannelArray[0].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36    ChannelArray[1].ChannelX/MemArray[0].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35    ChannelArray[0].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y37    ChannelArray[1].ChannelX/MemArray[1].MemoryX/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y61    ChanAddressReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y92    ChannelArray[0].ChannelX/Dout_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y91    ChannelArray[0].ChannelX/Dout_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y92    ChannelArray[0].ChannelX/Dout_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y92    ChannelArray[0].ChannelX/Dout_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y92    ChannelArray[0].ChannelX/Dout_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X54Y92    ChannelArray[0].ChannelX/Dout_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y92    ChannelArray[0].ChannelX/Dout_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y91    ChannelArray[0].ChannelX/Dout_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y92    ChannelArray[0].ChannelX/Dout_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y92    ChannelArray[0].ChannelX/Dout_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y92    ChannelArray[0].ChannelX/Dout_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X54Y92    ChannelArray[0].ChannelX/Dout_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y90    ChannelArray[0].ChannelX/Dout_reg[3]/C



