Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: computer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "computer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "computer"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : computer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\ALU.vhd" into library work
Parsing entity <alu>.
Parsing architecture <alu_arch> of entity <alu>.
Parsing VHDL file "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\rom_32733x16_sync.vhd" into library work
Parsing entity <rom_32767x16_sync>.
Parsing architecture <rom_32767x16_sync_arch> of entity <rom_32767x16_sync>.
Parsing VHDL file "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\ram_32767x16_sync.vhd" into library work
Parsing entity <ram_32733x16_sync>.
Parsing architecture <ram_32733x16_sync_arch> of entity <ram_32733x16_sync>.
Parsing VHDL file "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\data_path.vhd" into library work
Parsing entity <data_path>.
Parsing architecture <data_path_arch> of entity <data_path>.
Parsing VHDL file "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <control_unit_arch> of entity <control_unit>.
Parsing VHDL file "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\memory.vhd" into library work
Parsing entity <memory>.
Parsing architecture <memory_arch> of entity <memory>.
Parsing VHDL file "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\cpu.vhd" into library work
Parsing entity <cpu>.
Parsing architecture <cpu_arch> of entity <cpu>.
Parsing VHDL file "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\computer.vhd" into library work
Parsing entity <computer>.
Parsing architecture <computer_arch> of entity <computer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <computer> (architecture <computer_arch>) from library <work>.

Elaborating entity <cpu> (architecture <cpu_arch>) from library <work>.

Elaborating entity <control_unit> (architecture <control_unit_arch>) from library <work>.

Elaborating entity <data_path> (architecture <data_path_arch>) from library <work>.

Elaborating entity <alu> (architecture <alu_arch>) from library <work>.

Elaborating entity <memory> (architecture <memory_arch>) from library <work>.

Elaborating entity <rom_32767x16_sync> (architecture <rom_32767x16_sync_arch>) from library <work>.

Elaborating entity <ram_32733x16_sync> (architecture <ram_32733x16_sync_arch>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <computer>.
    Related source file is "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\computer.vhd".
INFO:Xst:3210 - "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\computer.vhd" line 118: Output port <port_out_16> of the instance <MEMORY_MAP> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <computer> synthesized.

Synthesizing Unit <cpu>.
    Related source file is "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\cpu.vhd".
    Summary:
	no macro.
Unit <cpu> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\control_unit.vhd".
    Found 7-bit register for signal <current_state>.
    Found 128x15-bit Read Only RAM for signal <_n0969>
    Found 64x2-bit Read Only RAM for signal <_n1034>
WARNING:Xst:737 - Found 1-bit latch for signal <WE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
	inferred   7 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred  93 Multiplexer(s).
Unit <control_unit> synthesized.

Synthesizing Unit <data_path>.
    Related source file is "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\data_path.vhd".
    Found 16-bit register for signal <MAR_out>.
    Found 16-bit register for signal <A_out>.
    Found 16-bit register for signal <B_out>.
    Found 16-bit register for signal <PC_uns>.
    Found 16-bit register for signal <IR>.
    Found 4-bit register for signal <CCR_Result>.
    Found 16-bit adder for signal <PC_uns[15]_GND_17_o_add_14_OUT> created at line 1241.
    Found 16-bit 4-to-1 multiplexer for signal <BUS1> created at line 66.
    Found 16-bit 4-to-1 multiplexer for signal <BUS2> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <data_path> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\ALU.vhd".
    Found 17-bit adder for signal <GND_19_o_GND_19_o_add_0_OUT> created at line 31.
    Found 17-bit subtractor for signal <GND_19_o_GND_19_o_sub_2_OUT<16:0>> created at line 34.
    Found 17-bit subtractor for signal <GND_19_o_GND_19_o_sub_3_OUT<16:0>> created at line 37.
    Found 16x16-bit multiplier for signal <n0061> created at line 40.
    Found 17-bit 12-to-1 multiplexer for signal <n0056> created at line 29.
    Found 16-bit 12-to-1 multiplexer for signal <Result> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[16]_Mux_12_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[15]_Mux_14_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[14]_Mux_16_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[13]_Mux_18_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[12]_Mux_20_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[11]_Mux_22_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[10]_Mux_24_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[9]_Mux_26_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[8]_Mux_28_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[7]_Mux_30_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[6]_Mux_32_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[5]_Mux_34_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[4]_Mux_36_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[3]_Mux_38_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[2]_Mux_40_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[1]_Mux_42_o> created at line 29.
    Found 1-bit 9-to-1 multiplexer for signal <ALU_Sel[3]_Sum_sign[0]_Mux_44_o> created at line 29.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Sum_sign<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  17 Latch(s).
	inferred  19 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <div_16s_16s>.
    Related source file is "".
    Found 16-bit subtractor for signal <a[15]_unary_minus_1_OUT> created at line 0.
    Found 16-bit subtractor for signal <b[15]_unary_minus_3_OUT> created at line 0.
    Found 32-bit adder for signal <n1002> created at line 0.
    Found 32-bit adder for signal <GND_21_o_b[15]_add_5_OUT> created at line 0.
    Found 31-bit adder for signal <n1006> created at line 0.
    Found 31-bit adder for signal <GND_21_o_b[15]_add_7_OUT> created at line 0.
    Found 30-bit adder for signal <n1010> created at line 0.
    Found 30-bit adder for signal <GND_21_o_b[15]_add_9_OUT> created at line 0.
    Found 29-bit adder for signal <n1014> created at line 0.
    Found 29-bit adder for signal <GND_21_o_b[15]_add_11_OUT> created at line 0.
    Found 28-bit adder for signal <n1018> created at line 0.
    Found 28-bit adder for signal <GND_21_o_b[15]_add_13_OUT> created at line 0.
    Found 27-bit adder for signal <n1022> created at line 0.
    Found 27-bit adder for signal <GND_21_o_b[15]_add_15_OUT> created at line 0.
    Found 26-bit adder for signal <n1026> created at line 0.
    Found 26-bit adder for signal <GND_21_o_b[15]_add_17_OUT> created at line 0.
    Found 25-bit adder for signal <n1030> created at line 0.
    Found 25-bit adder for signal <GND_21_o_b[15]_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <n1034> created at line 0.
    Found 24-bit adder for signal <GND_21_o_b[15]_add_21_OUT> created at line 0.
    Found 23-bit adder for signal <n1038> created at line 0.
    Found 23-bit adder for signal <GND_21_o_b[15]_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <n1042> created at line 0.
    Found 22-bit adder for signal <GND_21_o_b[15]_add_25_OUT> created at line 0.
    Found 21-bit adder for signal <n1046> created at line 0.
    Found 21-bit adder for signal <GND_21_o_b[15]_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <n1050> created at line 0.
    Found 20-bit adder for signal <GND_21_o_b[15]_add_29_OUT> created at line 0.
    Found 19-bit adder for signal <n1054> created at line 0.
    Found 19-bit adder for signal <GND_21_o_b[15]_add_31_OUT> created at line 0.
    Found 18-bit adder for signal <n1058> created at line 0.
    Found 18-bit adder for signal <GND_21_o_b[15]_add_33_OUT> created at line 0.
    Found 17-bit adder for signal <n1062> created at line 0.
    Found 17-bit adder for signal <GND_21_o_b[15]_add_35_OUT> created at line 0.
    Found 17-bit adder for signal <GND_21_o_BUS_0001_add_38_OUT[16:0]> created at line 0.
    Found 32-bit comparator greater for signal <BUS_0001_INV_529_o> created at line 0
    Found 31-bit comparator greater for signal <BUS_0002_INV_528_o> created at line 0
    Found 30-bit comparator greater for signal <BUS_0003_INV_527_o> created at line 0
    Found 29-bit comparator greater for signal <BUS_0004_INV_526_o> created at line 0
    Found 28-bit comparator greater for signal <BUS_0005_INV_525_o> created at line 0
    Found 27-bit comparator greater for signal <BUS_0006_INV_524_o> created at line 0
    Found 26-bit comparator greater for signal <BUS_0007_INV_523_o> created at line 0
    Found 25-bit comparator greater for signal <BUS_0008_INV_522_o> created at line 0
    Found 24-bit comparator greater for signal <BUS_0009_INV_521_o> created at line 0
    Found 23-bit comparator greater for signal <BUS_0010_INV_520_o> created at line 0
    Found 22-bit comparator greater for signal <BUS_0011_INV_519_o> created at line 0
    Found 21-bit comparator greater for signal <BUS_0012_INV_518_o> created at line 0
    Found 20-bit comparator greater for signal <BUS_0013_INV_517_o> created at line 0
    Found 19-bit comparator greater for signal <BUS_0014_INV_516_o> created at line 0
    Found 18-bit comparator greater for signal <BUS_0015_INV_515_o> created at line 0
    Found 17-bit comparator greater for signal <BUS_0016_INV_514_o> created at line 0
    Found 16-bit comparator greater for signal <BUS_0017_INV_513_o> created at line 0
    Summary:
	inferred  35 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 244 Multiplexer(s).
Unit <div_16s_16s> synthesized.

Synthesizing Unit <memory>.
    Related source file is "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\memory.vhd".
WARNING:Xst:653 - Signal <port_out_16> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 16-bit register for signal <port_out_01>.
    Found 16-bit register for signal <port_out_02>.
    Found 16-bit register for signal <port_out_03>.
    Found 16-bit register for signal <port_out_04>.
    Found 16-bit register for signal <port_out_05>.
    Found 16-bit register for signal <port_out_06>.
    Found 16-bit register for signal <port_out_07>.
    Found 16-bit register for signal <port_out_08>.
    Found 16-bit register for signal <port_out_09>.
    Found 16-bit register for signal <port_out_10>.
    Found 16-bit register for signal <port_out_11>.
    Found 16-bit register for signal <port_out_12>.
    Found 16-bit register for signal <port_out_13>.
    Found 16-bit register for signal <port_out_14>.
    Found 16-bit register for signal <port_out_15>.
    Found 16-bit register for signal <port_out_00>.
    Found 16-bit comparator lessequal for signal <n0064> created at line 279
    Found 16-bit comparator lessequal for signal <n0066> created at line 281
    Found 16-bit comparator lessequal for signal <n0068> created at line 281
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <memory> synthesized.

Synthesizing Unit <rom_32767x16_sync>.
    Related source file is "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\rom_32733x16_sync.vhd".
    Found 16-bit register for signal <data_out>.
    Found 16-bit comparator greater for signal <n0000> created at line 63
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <rom_32767x16_sync> synthesized.

Synthesizing Unit <ram_32733x16_sync>.
    Related source file is "C:\Users\bjark\Documents\Uni\Semesterprojekter\P4 - Design af Digitale Systemer\P4git\Vocoder-p4-EIT\Projektet\CPU\ram_32767x16_sync.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <RAM>, simulation mismatch.
    Found 65504x16-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 16-bit register for signal <data_out>.
    Found 16-bit comparator lessequal for signal <n0000> created at line 34
    Found 16-bit comparator lessequal for signal <n0002> created at line 34
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ram_32733x16_sync> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 128x15-bit single-port Read Only RAM                  : 1
 64x2-bit single-port Read Only RAM                    : 1
 65504x16-bit single-port RAM                          : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 74
 16-bit adder                                          : 1
 16-bit subtractor                                     : 4
 17-bit adder                                          : 7
 17-bit subtractor                                     : 2
 18-bit adder                                          : 4
 19-bit adder                                          : 4
 20-bit adder                                          : 4
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 4
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 4
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 4
# Registers                                            : 25
 16-bit register                                       : 23
 4-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 25
 1-bit latch                                           : 25
# Comparators                                          : 40
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 5
 17-bit comparator greater                             : 2
 18-bit comparator greater                             : 2
 19-bit comparator greater                             : 2
 20-bit comparator greater                             : 2
 21-bit comparator greater                             : 2
 22-bit comparator greater                             : 2
 23-bit comparator greater                             : 2
 24-bit comparator greater                             : 2
 25-bit comparator greater                             : 2
 26-bit comparator greater                             : 2
 27-bit comparator greater                             : 2
 28-bit comparator greater                             : 2
 29-bit comparator greater                             : 2
 30-bit comparator greater                             : 2
 31-bit comparator greater                             : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 622
 1-bit 2-to-1 multiplexer                              : 546
 1-bit 9-to-1 multiplexer                              : 17
 16-bit 12-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 25
 16-bit 4-to-1 multiplexer                             : 2
 17-bit 12-to-1 multiplexer                            : 1
 17-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 28
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_9> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_11> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_12> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_13> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <ROM>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <control_unit>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0969> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 15-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1034> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state<5:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control_unit> synthesized (advanced).

Synthesizing (advanced) Unit <data_path>.
The following registers are absorbed into counter <PC_uns>: 1 register on signal <PC_uns>.
Unit <data_path> synthesized (advanced).

Synthesizing (advanced) Unit <ram_32733x16_sync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 65504-word x 16-bit                 |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <data_in>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram_32733x16_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 128x15-bit single-port distributed Read Only RAM      : 1
 64x2-bit single-port distributed Read Only RAM        : 1
 65504x16-bit single-port distributed RAM              : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 41
 16-bit adder carry in                                 : 32
 16-bit subtractor                                     : 4
 17-bit adder                                          : 3
 17-bit subtractor                                     : 2
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 363
 Flip-Flops                                            : 363
# Comparators                                          : 40
 16-bit comparator greater                             : 3
 16-bit comparator lessequal                           : 5
 17-bit comparator greater                             : 2
 18-bit comparator greater                             : 2
 19-bit comparator greater                             : 2
 20-bit comparator greater                             : 2
 21-bit comparator greater                             : 2
 22-bit comparator greater                             : 2
 23-bit comparator greater                             : 2
 24-bit comparator greater                             : 2
 25-bit comparator greater                             : 2
 26-bit comparator greater                             : 2
 27-bit comparator greater                             : 2
 28-bit comparator greater                             : 2
 29-bit comparator greater                             : 2
 30-bit comparator greater                             : 2
 31-bit comparator greater                             : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 635
 1-bit 2-to-1 multiplexer                              : 545
 1-bit 4-to-1 multiplexer                              : 16
 1-bit 9-to-1 multiplexer                              : 17
 16-bit 12-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 24
 16-bit 4-to-1 multiplexer                             : 1
 17-bit 12-to-1 multiplexer                            : 1
 17-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 28
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_out_0> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_1> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_2> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_3> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_4> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_5> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_7> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_8> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_9> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_10> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_11> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_12> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_13> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_14> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_15> (without init value) has a constant value of 0 in block <rom_32767x16_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    next_state_0 in unit <control_unit>
    next_state_1 in unit <control_unit>


Optimizing unit <computer> ...

Optimizing unit <memory> ...

Optimizing unit <ram_32733x16_sync> ...

Optimizing unit <data_path> ...

Optimizing unit <alu> ...

Optimizing unit <control_unit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block computer, actual ratio is 89.
FlipFlop CPU_MAP/DP/A_out_0 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/A_out_1 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/A_out_10 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/A_out_11 has been replicated 2 time(s)
FlipFlop CPU_MAP/DP/A_out_12 has been replicated 2 time(s)
FlipFlop CPU_MAP/DP/A_out_13 has been replicated 2 time(s)
FlipFlop CPU_MAP/DP/A_out_14 has been replicated 2 time(s)
FlipFlop CPU_MAP/DP/A_out_15 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/A_out_2 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/A_out_3 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/A_out_4 has been replicated 2 time(s)
FlipFlop CPU_MAP/DP/A_out_5 has been replicated 2 time(s)
FlipFlop CPU_MAP/DP/A_out_6 has been replicated 2 time(s)
FlipFlop CPU_MAP/DP/A_out_7 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/A_out_8 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/A_out_9 has been replicated 4 time(s)
FlipFlop CPU_MAP/DP/B_out_0 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/B_out_1 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/B_out_10 has been replicated 1 time(s)
FlipFlop CPU_MAP/DP/B_out_11 has been replicated 1 time(s)
FlipFlop CPU_MAP/DP/B_out_12 has been replicated 1 time(s)
FlipFlop CPU_MAP/DP/B_out_13 has been replicated 1 time(s)
FlipFlop CPU_MAP/DP/B_out_14 has been replicated 1 time(s)
FlipFlop CPU_MAP/DP/B_out_15 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/B_out_2 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/B_out_3 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/B_out_4 has been replicated 2 time(s)
FlipFlop CPU_MAP/DP/B_out_5 has been replicated 1 time(s)
FlipFlop CPU_MAP/DP/B_out_6 has been replicated 2 time(s)
FlipFlop CPU_MAP/DP/B_out_7 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/B_out_8 has been replicated 3 time(s)
FlipFlop CPU_MAP/DP/B_out_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 437
 Flip-Flops                                            : 437

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : computer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5118
#      GND                         : 1
#      INV                         : 90
#      LUT1                        : 2
#      LUT2                        : 123
#      LUT3                        : 235
#      LUT4                        : 618
#      LUT5                        : 314
#      LUT6                        : 2013
#      MUXCY                       : 513
#      MUXF7                       : 562
#      MUXF8                       : 272
#      VCC                         : 1
#      XORCY                       : 374
# FlipFlops/Latches                : 462
#      FDC                         : 7
#      FDCE                        : 414
#      FDE                         : 16
#      LD                          : 20
#      LDC                         : 5
# RAMS                             : 4096
#      RAM256X1S                   : 4096
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 513
#      IBUF                        : 257
#      OBUF                        : 256
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             462  out of  11440     4%  
 Number of Slice LUTs:                19779  out of   5720   345% (*) 
    Number used as Logic:              3395  out of   5720    59%  
    Number used as Memory:            16384  out of   1440   1137% (*) 
       Number used as RAM:            16384

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  20047
   Number with an unused Flip Flop:   19585  out of  20047    97%  
   Number with an unused LUT:           268  out of  20047     1%  
   Number of fully used LUT-FF pairs:   194  out of  20047     0%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                         514
 Number of bonded IOBs:                 514  out of    102   503% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                                                       | Clock buffer(FF name)                 | Load  |
---------------------------------------------------------------------------------------------------+---------------------------------------+-------+
CLK                                                                                                | BUFGP                                 | 4533  |
CPU_MAP/DP/ALU_MAP/ALU_Sel[3]_GND_24_o_Mux_15_o(CPU_MAP/DP/ALU_MAP/ALU_Sel[3]_GND_24_o_Mux_15_o1:O)| NONE(*)(CPU_MAP/DP/ALU_MAP/Sum_sign_0)| 17    |
CPU_MAP/CU/_n0969<14>(CPU_MAP/CU_Mram__n0969141:O)                                                 | NONE(*)(CPU_MAP/CU/WE)                | 1     |
CPU_MAP/CU/GND_8_o_GND_8_o_OR_91_o(CPU_MAP/CU/GND_8_o_GND_8_o_OR_91_o:O)                           | NONE(*)(CPU_MAP/CU/next_state_2)      | 5     |
CPU_MAP/CU/next_state_0_G(CPU_MAP/CU/next_state_0_G:O)                                             | NONE(*)(CPU_MAP/CU/next_state_0)      | 2     |
---------------------------------------------------------------------------------------------------+---------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 50.455ns (Maximum Frequency: 19.819MHz)
   Minimum input arrival time before clock: 11.362ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 50.455ns (frequency: 19.819MHz)
  Total number of paths / destination ports: 372229730363817370000000 / 41580
-------------------------------------------------------------------------
Delay:               50.455ns (Levels of Logic = 127)
  Source:            CPU_MAP/DP/B_out_5 (FF)
  Destination:       CPU_MAP/DP/CCR_Result_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CPU_MAP/DP/B_out_5 to CPU_MAP/DP/CCR_Result_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.447   1.071  CPU_MAP/DP/B_out_5 (CPU_MAP/DP/B_out_5)
     INV:I->O              1   0.206   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_lut<5>_INV_0 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_lut<5>)
     MUXCY:S->O            1   0.172   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_cy<6> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_cy<7> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_cy<8> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_cy<9> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_cy<9>)
     XORCY:CI->O           3   0.180   0.755  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Msub_b[15]_unary_minus_3_OUT_xor<10> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/b[15]_unary_minus_3_OUT<10>)
     LUT6:I4->O            1   0.203   0.580  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/BUS_0002_INV_528_o21_SW0_SW0 (N331)
     LUT6:I5->O            1   0.205   0.684  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/BUS_0002_INV_528_o21_SW0 (N254)
     LUT6:I4->O            7   0.203   0.878  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mmux_a[15]_GND_21_o_MUX_821_o11 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_821_o)
     LUT6:I4->O            3   0.203   0.879  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Madd_GND_21_o_b[15]_add_11_OUT_Madd_Madd_lut<14>1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Madd_GND_21_o_b[15]_add_11_OUT_Madd_Madd_lut<14>)
     LUT4:I1->O            4   0.205   0.931  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mmux_a[15]_GND_21_o_MUX_939_o111 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_940_o)
     LUT5:I1->O            1   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0005_INV_525_o_lut<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0005_INV_525_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0005_INV_525_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0005_INV_525_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0005_INV_525_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0005_INV_525_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0005_INV_525_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0005_INV_525_o_cy<3>)
     MUXCY:CI->O          11   0.213   0.883  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0005_INV_525_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0005_INV_525_o_cy<4>)
     LUT5:I4->O            8   0.205   1.031  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mmux_a[15]_GND_21_o_MUX_1000_o1131 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_997_o)
     LUT4:I1->O            1   0.205   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0006_INV_524_o_lut<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0006_INV_524_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0006_INV_524_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0006_INV_524_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0006_INV_524_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0006_INV_524_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0006_INV_524_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0006_INV_524_o_cy<3>)
     MUXCY:CI->O          15   0.213   0.982  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0006_INV_524_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0006_INV_524_o_cy<4>)
     LUT6:I5->O            6   0.205   0.973  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mmux_a[15]_GND_21_o_MUX_1049_o131 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1052_o)
     LUT4:I1->O            1   0.205   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0007_INV_523_o_lut<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0007_INV_523_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0007_INV_523_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0007_INV_523_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0007_INV_523_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0007_INV_523_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0007_INV_523_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0007_INV_523_o_cy<3>)
     MUXCY:CI->O          25   0.213   1.193  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0007_INV_523_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0007_INV_523_o_cy<4>)
     LUT5:I4->O            6   0.205   0.992  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1106_o1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1156_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_lutdi (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<4>)
     MUXCY:CI->O          25   0.213   1.193  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0008_INV_522_o_cy<5>)
     LUT5:I4->O            6   0.205   0.992  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1157_o1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1205_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_lutdi (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<4>)
     MUXCY:CI->O          30   0.213   1.264  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0009_INV_521_o_cy<5>)
     LUT5:I4->O            6   0.205   0.992  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1206_o1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1252_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_lutdi (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<4>)
     MUXCY:CI->O          31   0.213   1.278  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0010_INV_520_o_cy<5>)
     LUT5:I4->O            6   0.205   0.992  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1253_o1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1297_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_lutdi (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<4>)
     MUXCY:CI->O          36   0.213   1.349  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0011_INV_519_o_cy<5>)
     LUT5:I4->O            6   0.205   0.992  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1298_o1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1340_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_lutdi (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<5>)
     MUXCY:CI->O          37   0.213   1.363  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<6> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0012_INV_518_o_cy<6>)
     LUT5:I4->O            6   0.205   0.992  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1341_o1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1381_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_lutdi (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<5>)
     MUXCY:CI->O          43   0.213   1.449  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<6> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0013_INV_517_o_cy<6>)
     LUT5:I4->O            6   0.205   0.992  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1382_o1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1420_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_lutdi (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<5>)
     MUXCY:CI->O          45   0.213   1.477  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<6> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0014_INV_516_o_cy<6>)
     LUT5:I4->O            5   0.205   0.962  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1421_o1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1457_o_bdd0)
     LUT4:I0->O            0   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_lutdi (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<6> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<6>)
     MUXCY:CI->O          45   0.213   1.477  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<7> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0015_INV_515_o_cy<7>)
     LUT5:I4->O            2   0.205   0.864  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1458_o1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/a[15]_GND_21_o_MUX_1458_o)
     LUT4:I0->O            0   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_lutdi (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<6> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<6>)
     MUXCY:CI->O          18   0.213   1.050  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<7> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0016_INV_514_o_cy<7>)
     LUT5:I4->O            2   0.205   0.864  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/n0995<1>1 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/n0995<1>)
     LUT4:I0->O            0   0.203   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_lutdi (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_lutdi)
     MUXCY:DI->O           1   0.145   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<3> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<4> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<5> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<6> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<6>)
     MUXCY:CI->O           3   0.213   0.651  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<7> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mcompar_BUS_0017_INV_513_o_cy<7>)
     LUT1:I0->O            1   0.205   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<0> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<1> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_cy<1>)
     XORCY:CI->O           2   0.180   0.617  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Madd_GND_21_o_BUS_0001_add_38_OUT[16:0]_xor<2> (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/GND_21_o_BUS_0001_add_38_OUT[16:0]<2>)
     LUT4:I3->O            1   0.205   0.580  CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4/Mmux_o101 (CPU_MAP/DP/ALU_MAP/A[15]_B[15]_div_4_OUT<2>)
     LUT6:I5->O            1   0.205   0.000  CPU_MAP/DP/ALU_MAP/ALU_Sel<3>_67 (CPU_MAP/DP/ALU_MAP/ALU_Sel<3>_67)
     MUXF7:I1->O           1   0.140   0.808  CPU_MAP/DP/ALU_MAP/ALU_Sel<3>_5_f7_6 (CPU_MAP/DP/ALU_MAP/ALU_Sel<3>_5_f77)
     LUT6:I3->O            1   0.205   0.808  CPU_MAP/DP/ALU_MAP/NZVC<2><15>9_SW0_SW0 (N363)
     LUT6:I3->O            1   0.205   0.000  CPU_MAP/DP/ALU_MAP/NZVC<2><15>11 (CPU_MAP/DP/NZVC_sig<2>)
     FDCE:D                    0.102          CPU_MAP/DP/CCR_Result_2
    ----------------------------------------
    Total                     50.455ns (14.621ns logic, 35.834ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 11333 / 575
-------------------------------------------------------------------------
Offset:              11.362ns (Levels of Logic = 26)
  Source:            port_in_13<0> (PAD)
  Destination:       CPU_MAP/DP/PC_uns_15 (FF)
  Destination Clock: CLK rising

  Data Path: port_in_13<0> to CPU_MAP/DP/PC_uns_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  port_in_13_0_IBUF (port_in_13_0_IBUF)
     LUT6:I4->O            1   0.203   0.944  CPU_MAP/DP/Mmux_BUS2114_SW0 (N399)
     LUT6:I0->O            1   0.203   0.924  CPU_MAP/DP/Mmux_BUS2114 (CPU_MAP/DP/Mmux_BUS217)
     LUT5:I0->O            1   0.203   0.827  CPU_MAP/DP/Mmux_BUS2115 (CPU_MAP/DP/Mmux_BUS218)
     LUT4:I0->O            1   0.203   0.944  CPU_MAP/DP/Mmux_BUS2117_SW0 (N365)
     LUT6:I0->O            1   0.203   0.827  CPU_MAP/DP/Mmux_BUS2117 (CPU_MAP/DP/Mmux_BUS2110)
     LUT6:I2->O            3   0.203   0.651  CPU_MAP/DP/Mmux_BUS2119 (CPU_MAP/DP/Mmux_BUS2112)
     LUT4:I3->O            2   0.205   0.981  CPU_MAP/DP/Mmux_BUS2121_SW0 (N46)
     LUT6:I0->O            1   0.203   0.808  CPU_MAP/DP/Mmux_BUS2120_SW0 (N283)
     LUT6:I3->O            1   0.205   0.000  CPU_MAP/DP/Mcount_PC_uns_lut<0> (CPU_MAP/DP/Mcount_PC_uns_lut<0>)
     MUXCY:S->O            1   0.172   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<0> (CPU_MAP/DP/Mcount_PC_uns_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<1> (CPU_MAP/DP/Mcount_PC_uns_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<2> (CPU_MAP/DP/Mcount_PC_uns_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<3> (CPU_MAP/DP/Mcount_PC_uns_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<4> (CPU_MAP/DP/Mcount_PC_uns_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<5> (CPU_MAP/DP/Mcount_PC_uns_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<6> (CPU_MAP/DP/Mcount_PC_uns_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<7> (CPU_MAP/DP/Mcount_PC_uns_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<8> (CPU_MAP/DP/Mcount_PC_uns_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<9> (CPU_MAP/DP/Mcount_PC_uns_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<10> (CPU_MAP/DP/Mcount_PC_uns_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<11> (CPU_MAP/DP/Mcount_PC_uns_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<12> (CPU_MAP/DP/Mcount_PC_uns_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<13> (CPU_MAP/DP/Mcount_PC_uns_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  CPU_MAP/DP/Mcount_PC_uns_cy<14> (CPU_MAP/DP/Mcount_PC_uns_cy<14>)
     XORCY:CI->O           1   0.180   0.000  CPU_MAP/DP/Mcount_PC_uns_xor<15> (CPU_MAP/DP/Mcount_PC_uns15)
     FDCE:D                    0.102          CPU_MAP/DP/PC_uns_15
    ----------------------------------------
    Total                     11.362ns (3.773ns logic, 7.589ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 256 / 256
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            MEMORY_MAP/port_out_00_15 (FF)
  Destination:       port_out_00<15> (PAD)
  Source Clock:      CLK rising

  Data Path: MEMORY_MAP/port_out_00_15 to port_out_00<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.579  MEMORY_MAP/port_out_00_15 (MEMORY_MAP/port_out_00_15)
     OBUF:I->O                 2.571          port_out_00_15_OBUF (port_out_00<15>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |   50.455|         |         |         |
CPU_MAP/CU/GND_8_o_GND_8_o_OR_91_o             |         |    1.179|         |         |
CPU_MAP/CU/_n0969<14>                          |         |    5.187|         |         |
CPU_MAP/CU/next_state_0_G                      |         |    1.179|         |         |
CPU_MAP/DP/ALU_MAP/ALU_Sel[3]_GND_24_o_Mux_15_o|         |    6.314|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CPU_MAP/CU/GND_8_o_GND_8_o_OR_91_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    7.850|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CPU_MAP/CU/_n0969<14>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.181|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CPU_MAP/CU/next_state_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   10.139|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CPU_MAP/DP/ALU_MAP/ALU_Sel[3]_GND_24_o_Mux_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |   49.532|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 39.00 secs
Total CPU time to Xst completion: 38.85 secs
 
--> 

Total memory usage is 4952760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   61 (   0 filtered)
Number of infos    :    5 (   0 filtered)

