#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  3 21:21:13 2025
# Process ID: 22376
# Current directory: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13460 D:\FPGA_Learning_Journey\Pro\ETH_ARP___\project1\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 921.043 ; gain = 218.988
add_files -norecurse {D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send.v D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_tb.v D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test.v D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/gmii_to_rgmii.v D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_rgmii.v D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_rgmii_tb.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_rgmii_tb.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_rgmii_tb.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_tb.v] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name pll -dir d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pll} CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {35} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7} CONFIG.CLKOUT1_JITTER {238.699} CONFIG.CLKOUT1_PHASE_ERROR {254.101}] [get_ips pll]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pll' to 'pll' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll'...
generate_target all [get_files  d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll'...
catch { config_ip_cache -export [get_ips -all pll] }
export_ip_user_files -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xci]
launch_runs -jobs 12 pll_synth_1
[Mon Mar  3 22:21:17 2025] Launched pll_synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/pll_synth_1/runme.log
export_simulation -of_objects [get_files d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xci] -directory D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 12
[Mon Mar  3 22:23:07 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: eth_send_test_rgmii
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1586.305 ; gain = 208.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eth_send_test_rgmii' [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'pll' [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/.Xil/Vivado-22376-DESKTOP-I8GGJRG/realtime/pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/.Xil/Vivado-22376-DESKTOP-I8GGJRG/realtime/pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'eth_send_test' [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test.v:3]
	Parameter CRC bound to: -1099162437 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_send' [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send.v:3]
WARNING: [Synth 8-3848] Net gmii_tx_er in module/entity eth_send does not have driver. [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send.v:21]
INFO: [Synth 8-6155] done synthesizing module 'eth_send' (2#1) [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send.v:3]
INFO: [Synth 8-6155] done synthesizing module 'eth_send_test' (3#1) [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/gmii_to_rgmii.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (4#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (5#1) [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/gmii_to_rgmii.v:1]
WARNING: [Synth 8-3848] Net gmii_tx_clk in module/entity eth_send_test_rgmii does not have driver. [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_rgmii.v:37]
INFO: [Synth 8-6155] done synthesizing module 'eth_send_test_rgmii' (6#1) [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_rgmii.v:2]
WARNING: [Synth 8-3331] design eth_send has unconnected port gmii_tx_er
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.453 ; gain = 257.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.453 ; gain = 257.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.453 ; gain = 257.609
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1635.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 7 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eth_send_test_rgmii_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eth_send_test_rgmii_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1770.113 ; gain = 392.270
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1770.113 ; gain = 568.004
place_ports {rgmii_tx_data[0]} AB21
place_ports {rgmii_tx_data[1]} AA20
place_ports {rgmii_tx_data[2]} AB20
place_ports {rgmii_tx_data[3]} AA19
place_ports clk R4
place_ports phy_rst_n T21
place_ports rgmii_tx_clk AA21
place_ports rgmii_tx_en AB22
place_ports rst_n U2
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list phy_rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rgmii_tx_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rgmii_tx_en]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgmii_tx_data[3]} {rgmii_tx_data[2]} {rgmii_tx_data[1]} {rgmii_tx_data[0]}]]
file mkdir D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/constrs_1/new
close [ open D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/constrs_1/new/eth_arp.xdc w ]
add_files -fileset constrs_1 D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/constrs_1/new/eth_arp.xdc
set_property target_constrs_file D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/constrs_1/new/eth_arp.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar  3 22:26:56 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/synth_1/runme.log
[Mon Mar  3 22:26:56 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1788.949 ; gain = 3.039
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/impl_1/eth_send_test_rgmii.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/impl_1/eth_send_test_rgmii.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/impl_1/eth_send_test_rgmii.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar  3 22:31:41 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/synth_1/runme.log
[Mon Mar  3 22:31:41 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299847714
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3143.094 ; gain = 83.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eth_send_test_rgmii' [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'pll' [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/.Xil/Vivado-22376-DESKTOP-I8GGJRG/realtime/pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/.Xil/Vivado-22376-DESKTOP-I8GGJRG/realtime/pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'eth_send_test' [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test.v:3]
	Parameter CRC bound to: -1099162437 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_send' [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send.v:3]
WARNING: [Synth 8-3848] Net gmii_tx_er in module/entity eth_send does not have driver. [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send.v:21]
INFO: [Synth 8-6155] done synthesizing module 'eth_send' (2#1) [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send.v:3]
INFO: [Synth 8-6155] done synthesizing module 'eth_send_test' (3#1) [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/gmii_to_rgmii.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (4#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (5#1) [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/gmii_to_rgmii.v:1]
INFO: [Synth 8-6155] done synthesizing module 'eth_send_test_rgmii' (6#1) [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/src/arp_send_rgmii/eth_send_test_rgmii.v:2]
WARNING: [Synth 8-3331] design eth_send has unconnected port gmii_tx_er
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3171.020 ; gain = 111.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3194.914 ; gain = 135.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3194.914 ; gain = 135.410
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3201.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 7 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/sources_1/ip/pll/pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eth_send_test_rgmii_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eth_send_test_rgmii_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/constrs_1/new/eth_arp.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.srcs/constrs_1/new/eth_arp.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3411.719 ; gain = 352.215
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/impl_1/eth_send_test_rgmii.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Mar  3 22:38:34 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/synth_1/runme.log
[Mon Mar  3 22:38:34 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/ETH_ARP___/project1/project.runs/impl_1/eth_send_test_rgmii.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299847714
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 22:59:04 2025...
