\newacro{CGRA}{Coarse-Grain Reconfigurable Array}
\newacro{CPU}{Central Processing Unit}
\newacro{ISA}{Instruction Set Architecture}
% \newacro{UART}{Universal Asynchronous Receiver-Transmitter}
% \newacro{LED}{Light Emitting Diode}
\newacro{CM}{Configuration Module}
\newacro{DE}{Data Engine}
\newacro{FU}{Functional Units}
\newacro{AGU}{Address Generation Unit}
% \newacro{LUT}{Lookup Tables}
\newacro{FPGA}{Field-Programmable Gate Array}
\newacro{ASIC}{Application-Specific Integrated Circuit}
% \newacro{CPI}{Cycles Per Instruction}
\newacro{CNN}{Convolutional Neural Network}
% \newacro{HDL}{Hardware Description Language}
% \newacro{RTL}{Register-Transfer Level}
% \newacro{UUT}{Unit Under Test}
% \newacro{VPI}{Verilog Procedural Interface}
\newacro{API}{Application Programming Interface}
% \newacro{DMA}{Direct Memory Access}
% \newacro{VCD}{Value Change Dump}
% \newacro{BRAM}{Block Random Access Memories}
\newacro{DSP}{Digital Signal Processor}
\newacro{NPU}{Neural Processing Unit}
\newacro{ALU}{Arithmetic Logic Unit}
\newacro{DAG}{Directed Acyclic Graph}
\newacro{SDF}{Synchronous Data Flow}
\newacro{HLS}{High Level Synthesis}
\newacro{NN}{Neural Network}
\newacro{FP32}{Floating Point 32 bit}
\newacro{MLP}{Multilayer Perceptrons}
\newacro{GPP}{General Purpose Processor}
\newacro{RAM}{Random Access Memory}
\newacro{MAC}{Multiplier and Accumulator}
\newacro{IP}{Intellectual Property}
\newacro{SIMD}{Single Instruction Multiple Data}
\newacro{VI}{Versat Input Memory}
\newacro{VO}{Versat Output Memory}