
*** Running vivado
    with args -log design_1_xil_isp_lite_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xil_isp_lite_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_xil_isp_lite_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Work/fpga/zynq_camera_vdma_lcd/xil_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_xil_isp_lite_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12672 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 408.090 ; gain = 101.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xil_isp_lite_0_0' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ip/design_1_xil_isp_lite_0_0/synth/design_1_xil_isp_lite_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'xil_isp_lite_v1_0' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/xil_isp_lite_v1_0.v:4]
	Parameter IO_BITS bound to: 8 - type: integer 
	Parameter EXT_BITS bound to: 1 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter BAYER bound to: 3 - type: integer 
	Parameter STAT_BITS bound to: 32 - type: integer 
	Parameter FEATURE_FULL bound to: 1'b1 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xil_isp_lite_v1_0_S00_AXI' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/xil_isp_lite_v1_0_S00_AXI.v:4]
	Parameter IO_BITS bound to: 8 - type: integer 
	Parameter EXT_BITS bound to: 1 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter BAYER bound to: 3 - type: integer 
	Parameter STAT_BITS bound to: 32 - type: integer 
	Parameter FEATURE_FULL bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter BITS bound to: 9 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 6 - type: integer 
	Parameter REG_RESET bound to: 0 - type: integer 
	Parameter REG_TOP_EN bound to: 1 - type: integer 
	Parameter REG_DPC_THRESHOLD bound to: 2 - type: integer 
	Parameter REG_BLC_R bound to: 3 - type: integer 
	Parameter REG_BLC_GR bound to: 4 - type: integer 
	Parameter REG_BLC_GB bound to: 5 - type: integer 
	Parameter REG_BLC_B bound to: 6 - type: integer 
	Parameter REG_NR_LEVEL bound to: 7 - type: integer 
	Parameter REG_DGAIN_GAIN bound to: 8 - type: integer 
	Parameter REG_DGAIN_OFFSET bound to: 9 - type: integer 
	Parameter REG_WB_RGAIN bound to: 10 - type: integer 
	Parameter REG_WB_GGAIN bound to: 11 - type: integer 
	Parameter REG_WB_BGAIN bound to: 12 - type: integer 
	Parameter REG_CCM_RR bound to: 13 - type: integer 
	Parameter REG_CCM_RG bound to: 14 - type: integer 
	Parameter REG_CCM_RB bound to: 15 - type: integer 
	Parameter REG_CCM_GR bound to: 16 - type: integer 
	Parameter REG_CCM_GG bound to: 17 - type: integer 
	Parameter REG_CCM_GB bound to: 18 - type: integer 
	Parameter REG_CCM_BR bound to: 19 - type: integer 
	Parameter REG_CCM_BG bound to: 20 - type: integer 
	Parameter REG_CCM_BB bound to: 21 - type: integer 
	Parameter REG_STAT_AE_RECT_X bound to: 22 - type: integer 
	Parameter REG_STAT_AE_RECT_Y bound to: 23 - type: integer 
	Parameter REG_STAT_AE_RECT_W bound to: 24 - type: integer 
	Parameter REG_STAT_AE_RECT_H bound to: 25 - type: integer 
	Parameter REG_STAT_AE_PIX_CNT_L bound to: 26 - type: integer 
	Parameter REG_STAT_AE_PIX_CNT_H bound to: 27 - type: integer 
	Parameter REG_STAT_AE_SUM_L bound to: 28 - type: integer 
	Parameter REG_STAT_AE_SUM_H bound to: 29 - type: integer 
	Parameter REG_STAT_AWB_MIN bound to: 30 - type: integer 
	Parameter REG_STAT_AWB_MAX bound to: 31 - type: integer 
	Parameter REG_STAT_AWB_PIX_CNT_L bound to: 32 - type: integer 
	Parameter REG_STAT_AWB_PIX_CNT_H bound to: 33 - type: integer 
	Parameter REG_STAT_AWB_SUM_R_L bound to: 34 - type: integer 
	Parameter REG_STAT_AWB_SUM_R_H bound to: 35 - type: integer 
	Parameter REG_STAT_AWB_SUM_G_L bound to: 36 - type: integer 
	Parameter REG_STAT_AWB_SUM_G_H bound to: 37 - type: integer 
	Parameter REG_STAT_AWB_SUM_B_L bound to: 38 - type: integer 
	Parameter REG_STAT_AWB_SUM_B_H bound to: 39 - type: integer 
	Parameter REG_INT_STATUS bound to: 40 - type: integer 
	Parameter REG_INT_MASK bound to: 41 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'isp_top' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_top.v:9]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter BAYER bound to: 3 - type: integer 
	Parameter STAT_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vid_mux' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_top.v:247]
	Parameter BITS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vid_mux' (1#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_top.v:247]
INFO: [Synth 8-6157] synthesizing module 'isp_dpc' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dpc.v:22]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter BAYER bound to: 3 - type: integer 
	Parameter DLY_CLK bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_register' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:78]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter LINES bound to: 4 - type: integer 
	Parameter RAM_SZ bound to: 2559 - type: integer 
	Parameter RAM_AW bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simple_dp_ram' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:48]
	Parameter DW bound to: 9 - type: integer 
	Parameter AW bound to: 12 - type: integer 
	Parameter SZ bound to: 2559 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_dp_ram' (2#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:48]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:132]
INFO: [Synth 8-6155] done synthesizing module 'shift_register' (3#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:78]
INFO: [Synth 8-226] default block is never used [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dpc.v:117]
WARNING: [Synth 8-6014] Unused sequential element p21_reg was removed.  [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dpc.v:58]
WARNING: [Synth 8-6014] Unused sequential element p41_reg was removed.  [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dpc.v:60]
INFO: [Synth 8-6155] done synthesizing module 'isp_dpc' (4#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dpc.v:22]
INFO: [Synth 8-6157] synthesizing module 'isp_blc' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_blc.v:13]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter BAYER bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_blc.v:88]
INFO: [Synth 8-6155] done synthesizing module 'isp_blc' (5#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_blc.v:13]
INFO: [Synth 8-6157] synthesizing module 'isp_bnr' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_bnr.v:14]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter BAYER bound to: 3 - type: integer 
	Parameter DLY_CLK bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element p21_reg was removed.  [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_bnr.v:50]
WARNING: [Synth 8-6014] Unused sequential element p41_reg was removed.  [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_bnr.v:52]
INFO: [Synth 8-6155] done synthesizing module 'isp_bnr' (6#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_bnr.v:14]
INFO: [Synth 8-6157] synthesizing module 'isp_dgain' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dgain.v:14]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter DLY_CLK bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'isp_dgain' (7#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dgain.v:14]
INFO: [Synth 8-6157] synthesizing module 'isp_stat_ae' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:13]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter BAYER bound to: 3 - type: integer 
	Parameter OUT_BITS bound to: 32 - type: integer 
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
INFO: [Synth 8-6157] synthesizing module 'hist_ram' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:252]
	Parameter ADDR_BITS bound to: 11 - type: integer 
	Parameter DATA_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simple_dp_ram__parameterized0' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:48]
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 11 - type: integer 
	Parameter SZ bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_dp_ram__parameterized0' (7#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:48]
INFO: [Synth 8-6155] done synthesizing module 'hist_ram' (8#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:252]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:142]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'isp_stat_ae' (9#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:13]
WARNING: [Synth 8-689] width (16) of port connection 'rect_x' does not match port width (12) of module 'isp_stat_ae' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_top.v:134]
WARNING: [Synth 8-689] width (16) of port connection 'rect_y' does not match port width (11) of module 'isp_stat_ae' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_top.v:134]
WARNING: [Synth 8-689] width (16) of port connection 'rect_w' does not match port width (12) of module 'isp_stat_ae' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_top.v:134]
WARNING: [Synth 8-689] width (16) of port connection 'rect_h' does not match port width (11) of module 'isp_stat_ae' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_top.v:134]
INFO: [Synth 8-6157] synthesizing module 'isp_demosaic' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:211]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter BAYER bound to: 3 - type: integer 
	Parameter FMT_R bound to: 2'b00 
	Parameter FMT_Gr bound to: 2'b01 
	Parameter FMT_Gb bound to: 2'b10 
	Parameter FMT_B bound to: 2'b11 
	Parameter DLY_CLK bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:312]
INFO: [Synth 8-226] default block is never used [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:386]
INFO: [Synth 8-226] default block is never used [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:418]
WARNING: [Synth 8-6014] Unused sequential element p11_reg was removed.  [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:246]
WARNING: [Synth 8-6014] Unused sequential element p51_reg was removed.  [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:250]
INFO: [Synth 8-6155] done synthesizing module 'isp_demosaic' (10#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:211]
INFO: [Synth 8-6157] synthesizing module 'vid_mux__parameterized0' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_top.v:247]
	Parameter BITS bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vid_mux__parameterized0' (10#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_top.v:247]
INFO: [Synth 8-6157] synthesizing module 'isp_stat_awb' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_awb.v:13]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter OUT_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hist_ram__parameterized0' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:252]
	Parameter ADDR_BITS bound to: 9 - type: integer 
	Parameter DATA_BITS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simple_dp_ram__parameterized1' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:48]
	Parameter DW bound to: 32 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter SZ bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_dp_ram__parameterized1' (10#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:48]
INFO: [Synth 8-6155] done synthesizing module 'hist_ram__parameterized0' (10#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:252]
INFO: [Synth 8-6155] done synthesizing module 'isp_stat_awb' (11#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_awb.v:13]
INFO: [Synth 8-6157] synthesizing module 'isp_wb' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_wb.v:13]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter DLY_CLK bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'isp_wb' (12#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_wb.v:13]
INFO: [Synth 8-6157] synthesizing module 'isp_ccm' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_ccm.v:13]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter DLY_CLK bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'isp_ccm' (13#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_ccm.v:13]
INFO: [Synth 8-6157] synthesizing module 'isp_csc' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_csc.v:13]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter DLY_CLK bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'isp_csc' (14#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_csc.v:13]
INFO: [Synth 8-6157] synthesizing module 'isp_gamma' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_gamma.v:13]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'isp_gamma_lut_y' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_gamma.v:75]
	Parameter BITS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'isp_gamma_lut_y' (15#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_gamma.v:75]
INFO: [Synth 8-6155] done synthesizing module 'isp_gamma' (16#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_gamma.v:13]
INFO: [Synth 8-6157] synthesizing module 'isp_ee' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_ee.v:13]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter HEIGHT bound to: 1920 - type: integer 
	Parameter DLY_CLK bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_register__parameterized0' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:78]
	Parameter BITS bound to: 9 - type: integer 
	Parameter WIDTH bound to: 2560 - type: integer 
	Parameter LINES bound to: 2 - type: integer 
	Parameter RAM_SZ bound to: 2559 - type: integer 
	Parameter RAM_AW bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_register__parameterized0' (16#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:78]
INFO: [Synth 8-6155] done synthesizing module 'isp_ee' (17#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_ee.v:13]
INFO: [Synth 8-6155] done synthesizing module 'isp_top' (18#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_top.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xil_isp_lite_v1_0_S00_AXI' (19#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/xil_isp_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'xil_isp_lite_v1_0' (20#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/xil_isp_lite_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xil_isp_lite_0_0' (21#1) [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ip/design_1_xil_isp_lite_0_0/synth/design_1_xil_isp_lite_0_0.v:56]
WARNING: [Synth 8-3331] design isp_gamma_lut_y has unconnected port index[0]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[7]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[6]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[5]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[4]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[3]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[2]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[1]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[0]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_x[15]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_x[14]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_x[13]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_x[12]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_y[15]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_y[14]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_y[13]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_y[12]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_y[11]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_w[15]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_w[14]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_w[13]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_w[12]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_h[15]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_h[14]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_h[13]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_h[12]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_h[11]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design xil_isp_lite_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 486.605 ; gain = 179.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 486.605 ; gain = 179.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 486.605 ; gain = 179.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 845.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 845.387 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 850.648 ; gain = 5.262
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 850.648 ; gain = 543.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 850.648 ; gain = 543.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 850.648 ; gain = 543.742
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'p12_reg[8:0]' into 't1_p2_reg[8:0]' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dpc.v:57]
INFO: [Synth 8-4471] merging register 'p32_reg[8:0]' into 't1_p5_reg[8:0]' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dpc.v:59]
INFO: [Synth 8-4471] merging register 'p34_reg[8:0]' into 't1_p6_reg[8:0]' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dpc.v:59]
INFO: [Synth 8-4471] merging register 'p52_reg[8:0]' into 't1_p8_reg[8:0]' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_dpc.v:61]
INFO: [Synth 8-4471] merging register 'nr0_gg_1_reg[12:0]' into 'nr0_rb_1_reg[12:0]' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_bnr.v:166]
INFO: [Synth 8-4471] merging register 'nr4_rb_2_reg[12:0]' into 'nr3_rb_2_reg[12:0]' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_bnr.v:173]
INFO: [Synth 8-4471] merging register 'nr4_gg_2_reg[12:0]' into 'nr3_gg_2_reg[12:0]' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_bnr.v:174]
INFO: [Synth 8-4471] merging register 'nr0_gg_reg[12:0]' into 'nr0_rb_reg[12:0]' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_bnr.v:206]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:353]
INFO: [Synth 8-5546] ROM "cur_clr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:467]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_demosaic.v:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:353]
INFO: [Synth 8-5546] ROM "cur_clr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "module_reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dpc_threshold" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blc_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blc_gr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blc_gb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "blc_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nr_level" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dgain_gain" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dgain_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_rgain" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_ggain" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_bgain" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ccm_rr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ccm_rg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ccm_rb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ccm_gr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ccm_gg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ccm_gb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ccm_br" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ccm_bg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ccm_bb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stat_ae_rect_x" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stat_ae_rect_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stat_ae_rect_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stat_ae_rect_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stat_awb_min" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stat_awb_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_frame_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_mask_frame_done" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 850.648 ; gain = 543.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 3     
	   3 Input     17 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 5     
	   2 Input     13 Bit       Adders := 11    
	   4 Input     13 Bit       Adders := 2     
	   8 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 12    
	   2 Input     11 Bit       Adders := 21    
	   3 Input     10 Bit       Adders := 10    
	   4 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 11    
	   3 Input      9 Bit       Adders := 22    
+---XORs : 
	   2 Input      2 Bit         XORs := 5     
+---Registers : 
	               45 Bit    Registers := 5     
	               32 Bit    Registers := 19    
	               27 Bit    Registers := 6     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 13    
	               17 Bit    Registers := 16    
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 24    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 23    
	                9 Bit    Registers := 213   
	                8 Bit    Registers := 26    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 106   
+---RAMs : 
	              64K Bit         RAMs := 2     
	              22K Bit         RAMs := 14    
	              16K Bit         RAMs := 6     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 21    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 6     
	   4 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 177   
	   4 Input      9 Bit        Muxes := 3     
	   9 Input      9 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 92    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	  43 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vid_mux 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module simple_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              22K Bit         RAMs := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module isp_dpc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 8     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 20    
	                9 Bit    Registers := 54    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 63    
	   2 Input      1 Bit        Muxes := 1     
Module isp_blc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module isp_bnr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 10    
	   4 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 24    
	                9 Bit    Registers := 25    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module isp_dgain 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
Module simple_dp_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module hist_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module isp_stat_ae 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module isp_demosaic 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 11    
	   2 Input     11 Bit       Adders := 18    
	   2 Input     10 Bit       Adders := 7     
	   3 Input     10 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 18    
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               45 Bit    Registers := 5     
	               19 Bit    Registers := 2     
	                9 Bit    Registers := 43    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 57    
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module vid_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module simple_dp_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module hist_ram__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
Module isp_stat_awb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module isp_wb 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 3     
	                9 Bit    Registers := 6     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 6     
Module isp_ccm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 12    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 9     
Module isp_csc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   4 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 12    
	                9 Bit    Registers := 3     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
Module isp_gamma 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
Module shift_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module isp_ee 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   8 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 23    
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 5     
Module xil_isp_lite_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 2     
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 26    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 39    
	  43 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'prev_vsync_reg' into 'hist_ram_raw/prev_flip_trigger_reg' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_ae.v:46]
INFO: [Synth 8-4471] merging register 'hist_ram_g/prev_flip_trigger_reg' into 'hist_ram_r/prev_flip_trigger_reg' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:305]
INFO: [Synth 8-4471] merging register 'hist_ram_g/cur_rden_r_reg' into 'hist_ram_r/cur_rden_r_reg' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:342]
INFO: [Synth 8-4471] merging register 'hist_ram_b/prev_flip_trigger_reg' into 'hist_ram_r/prev_flip_trigger_reg' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:305]
INFO: [Synth 8-4471] merging register 'hist_ram_b/cur_rden_r_reg' into 'hist_ram_r/cur_rden_r_reg' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_utils.v:342]
INFO: [Synth 8-4471] merging register 'prev_vsync_reg' into 'hist_ram_r/prev_flip_trigger_reg' [d:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.srcs/sources_1/bd/design_1/ipshared/5ebd/hdl/isp_lite/isp_stat_awb.v:72]
WARNING: [Synth 8-3331] design isp_gamma has unconnected port in_y[0]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[7]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[6]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[5]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[4]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[3]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[2]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[1]
WARNING: [Synth 8-3331] design isp_top has unconnected port ccm_rb[0]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_x[15]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_x[14]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_x[13]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_x[12]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_y[15]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_y[14]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_y[13]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_y[12]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_y[11]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_w[15]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_w[14]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_w[13]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_w[12]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_h[15]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_h[14]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_h[13]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_h[12]
WARNING: [Synth 8-3331] design isp_top has unconnected port stat_ae_rect_h[11]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design design_1_xil_isp_lite_0_0 has unconnected port s00_axi_wstrb[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM linebuffer/gen_ram_inst[0].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM linebuffer/gen_ram_inst[1].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM linebuffer/gen_ram_inst[2].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM linebuffer/gen_ram_inst[3].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM linebuffer/gen_ram_inst[0].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM linebuffer/gen_ram_inst[1].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM linebuffer/gen_ram_inst[2].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM linebuffer/gen_ram_inst[3].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM hist_ram_raw/ram0/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM hist_ram_raw/ram1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_inst[0].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_inst[1].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_inst[2].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM gen_ram_inst[3].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM linebuffer/gen_ram_inst[0].u_ram/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM linebuffer/gen_ram_inst[1].u_ram/mem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/href_dly_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/prev_href_reg'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p51_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p8_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p11_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p31_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p33_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p51_reg[1]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p8_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p51_reg[2]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p8_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p51_reg[3]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p8_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p51_reg[4]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p8_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p51_reg[5]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p8_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p51_reg[6]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p8_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p51_reg[7]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p8_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p51_reg[8]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p8_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p31_reg[1]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p31_reg[2]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p31_reg[3]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p31_reg[4]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p31_reg[5]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p31_reg[6]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p31_reg[7]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p31_reg[8]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p33_reg[1]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p11_reg[1]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p33_reg[2]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p11_reg[2]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p33_reg[3]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p11_reg[3]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p33_reg[4]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p11_reg[4]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p33_reg[5]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p11_reg[5]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p33_reg[6]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p11_reg[6]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p33_reg[7]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p11_reg[7]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p11_reg[8]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/p33_reg[8]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p4_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p4_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t4_center_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p4_reg[1]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_center_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p4_reg[2]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_center_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p4_reg[3]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_center_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p4_reg[4]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_center_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p4_reg[5]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_center_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p4_reg[6]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_center_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p4_reg[7]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_center_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t1_p4_reg[8]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_center_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t3_center_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p9_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p9_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p7_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p8_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p7_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p7_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p6_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p3_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p4_reg[1]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t4_center_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p4_reg[2]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t4_center_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p4_reg[3]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t4_center_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p4_reg[4]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t4_center_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p4_reg[5]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t4_center_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p4_reg[6]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t4_center_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p4_reg[7]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t4_center_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p4_reg[8]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t4_center_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p4_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p3_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p3_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p2_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p5_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/t2_p1_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0 /dpc_i0/\t2_p1_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/prev_href_reg'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/prev_href_reg'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p12_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr1_rb_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p12_reg[1]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr1_rb_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p32_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p32_reg[1]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p32_reg[2]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p32_reg[3]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p32_reg[4]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p32_reg[5]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p32_reg[6]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p32_reg[7]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p32_reg[8]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/in_r_1_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/in_b_1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/in_b_1_reg[9]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/in_g_1_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0 /ccm_i0/\in_g_1_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p31_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p31_reg[1]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p31_reg[2]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p31_reg[3]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p31_reg[4]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p31_reg[5]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p31_reg[6]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p31_reg[7]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/p31_reg[8]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_in/data_reg_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/mux_in/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_gg_3_reg[10]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[3]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[2]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[1]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr0_rb_1_reg[0]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_gg_3_reg[11]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_gg_3_reg[12]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[10]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[11]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr4_rb_3_reg[12]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr3_rb_2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr3_gg_2_reg[12]' (FDC) to 'inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/nr3_rb_2_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0 /bnr_i0/\nr1_rb_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0 /csc_i0/\y_b_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0 /ee_i0/\y_core_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0 /gamma_i0/\data_y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xil_isp_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0 /bnr_i0/\nr3_rb_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0 /bnr_i0/\nr4_rb_1_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 850.648 ; gain = 543.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|isp_gamma_lut_y | v          | 256x8         | LUT            | 
|isp_gamma       | lut_y/v    | 256x8         | LUT            | 
+----------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram__parameterized0: | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|simple_dp_ram__parameterized0: | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/i_0/linebuffer/gen_ram_inst[0].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/i_1/linebuffer/gen_ram_inst[1].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/i_3/linebuffer/gen_ram_inst[2].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/i_4/linebuffer/gen_ram_inst[3].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/i_0/linebuffer/gen_ram_inst[0].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/i_1/linebuffer/gen_ram_inst[1].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/i_3/linebuffer/gen_ram_inst[2].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/i_4/linebuffer/gen_ram_inst[3].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/i_0/hist_ram_raw/ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/i_0/hist_ram_raw/ram0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/i_1/hist_ram_raw/ram1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/i_1/hist_ram_raw/ram1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/i_3/gen_ram_inst[0].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/i_4/gen_ram_inst[1].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/i_5/gen_ram_inst[2].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/i_6/gen_ram_inst[3].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/i_0/hist_ram_r/ram0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/i_1/hist_ram_r/ram1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/i_2/hist_ram_g/ram0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/i_3/hist_ram_g/ram1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/i_4/hist_ram_b/ram0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/i_5/hist_ram_b/ram1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/i_0/linebuffer/gen_ram_inst[0].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/i_1/linebuffer/gen_ram_inst[1].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 855.676 ; gain = 548.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 867.879 ; gain = 560.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram__parameterized0: | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|simple_dp_ram__parameterized0: | mem_reg    | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram__parameterized1: | mem_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|simple_dp_ram:                 | mem_reg    | 4 K x 9(READ_FIRST)    | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ram0/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ram0/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ram1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_ae_i0/hist_ram_raw/ram1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[2].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/linebuffer/gen_ram_inst[3].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ram0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_r/ram1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ram0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_g/ram1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ram0/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/isp_stat_awb_i0/hist_ram_b/ram1/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[0].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/linebuffer/gen_ram_inst[1].u_ram/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 949.207 ; gain = 642.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 949.207 ; gain = 642.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 949.207 ; gain = 642.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 949.207 ; gain = 642.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 949.207 ; gain = 642.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 949.207 ; gain = 642.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 949.207 ; gain = 642.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/href_dly_reg[9]       | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/dpc_i0/vsync_dly_reg[9]      | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/href_dly_reg[6]       | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/bnr_i0/vsync_dly_reg[6]      | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/href_dly_reg[6]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/demosaic_i0/vsync_dly_reg[6] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/href_dly_reg[3]       | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ccm_i0/vsync_dly_reg[3]      | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/href_dly_reg[5]        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/vsync_dly_reg[5]       | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/u_dly_reg[5][8]        | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|design_1_xil_isp_lite_0_0 | inst/xil_isp_lite_v1_0_S00_AXI_inst/isp_top_i0/ee_i0/v_dly_reg[5][8]        | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
+--------------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   826|
|2     |LUT1       |    36|
|3     |LUT2       |  1431|
|4     |LUT3       |  1302|
|5     |LUT4       |  1882|
|6     |LUT5       |   677|
|7     |LUT6       |  1203|
|8     |MUXF7      |    41|
|9     |MUXF8      |    13|
|10    |RAMB18E1   |     6|
|11    |RAMB36E1   |    14|
|12    |RAMB36E1_1 |     4|
|13    |SRL16E     |    26|
|14    |FDCE       |  3237|
|15    |FDRE       |   784|
|16    |FDSE       |    89|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------------+------+
|      |Instance                            |Module                           |Cells |
+------+------------------------------------+---------------------------------+------+
|1     |top                                 |                                 | 11571|
|2     |  inst                              |xil_isp_lite_v1_0                | 11569|
|3     |    xil_isp_lite_v1_0_S00_AXI_inst  |xil_isp_lite_v1_0_S00_AXI        | 11569|
|4     |      isp_top_i0                    |isp_top                          | 10706|
|5     |        mux_wb_i0                   |vid_mux__parameterized0_8        |    29|
|6     |        blc_i0                      |isp_blc                          |    20|
|7     |        bnr_i0                      |isp_bnr                          |   984|
|8     |          linebuffer                |shift_register_27                |    43|
|9     |            \gen_ram_inst[0].u_ram  |simple_dp_ram_28                 |     4|
|10    |            \gen_ram_inst[1].u_ram  |simple_dp_ram_29                 |     1|
|11    |            \gen_ram_inst[2].u_ram  |simple_dp_ram_30                 |     1|
|12    |            \gen_ram_inst[3].u_ram  |simple_dp_ram_31                 |    11|
|13    |        ccm_i0                      |isp_ccm                          |  1506|
|14    |        csc_i0                      |isp_csc                          |   554|
|15    |        demosaic_i0                 |isp_demosaic                     |  2463|
|16    |          linebuffer                |shift_register_22                |    43|
|17    |            \gen_ram_inst[0].u_ram  |simple_dp_ram_23                 |     4|
|18    |            \gen_ram_inst[1].u_ram  |simple_dp_ram_24                 |     1|
|19    |            \gen_ram_inst[2].u_ram  |simple_dp_ram_25                 |     1|
|20    |            \gen_ram_inst[3].u_ram  |simple_dp_ram_26                 |    11|
|21    |        dgain_i0                    |isp_dgain                        |   107|
|22    |        dpc_i0                      |isp_dpc                          |  1523|
|23    |          linebuffer                |shift_register                   |    42|
|24    |            \gen_ram_inst[0].u_ram  |simple_dp_ram_18                 |     1|
|25    |            \gen_ram_inst[1].u_ram  |simple_dp_ram_19                 |     1|
|26    |            \gen_ram_inst[2].u_ram  |simple_dp_ram_20                 |     1|
|27    |            \gen_ram_inst[3].u_ram  |simple_dp_ram_21                 |    14|
|28    |        ee_i0                       |isp_ee                           |   395|
|29    |          linebuffer                |shift_register__parameterized0   |    41|
|30    |            \gen_ram_inst[0].u_ram  |simple_dp_ram                    |     4|
|31    |            \gen_ram_inst[1].u_ram  |simple_dp_ram_17                 |    11|
|32    |        gamma_i0                    |isp_gamma                        |    97|
|33    |          lut_y                     |isp_gamma_lut_y                  |    44|
|34    |        isp_stat_ae_i0              |isp_stat_ae                      |   630|
|35    |          hist_ram_raw              |hist_ram                         |   335|
|36    |            ram0                    |simple_dp_ram__parameterized0    |    92|
|37    |            ram1                    |simple_dp_ram__parameterized0_16 |    63|
|38    |        isp_stat_awb_i0             |isp_stat_awb                     |  1358|
|39    |          hist_ram_b                |hist_ram__parameterized0         |   276|
|40    |            ram0                    |simple_dp_ram__parameterized1_14 |    88|
|41    |            ram1                    |simple_dp_ram__parameterized1_15 |    87|
|42    |          hist_ram_g                |hist_ram__parameterized0_9       |   243|
|43    |            ram0                    |simple_dp_ram__parameterized1_12 |    88|
|44    |            ram1                    |simple_dp_ram__parameterized1_13 |    55|
|45    |          hist_ram_r                |hist_ram__parameterized0_10      |   479|
|46    |            ram0                    |simple_dp_ram__parameterized1    |    88|
|47    |            ram1                    |simple_dp_ram__parameterized1_11 |    87|
|48    |        mux_blc_i0                  |vid_mux                          |    22|
|49    |        mux_bnr_i0                  |vid_mux_0                        |    92|
|50    |        mux_ccm_i0                  |vid_mux__parameterized0          |    30|
|51    |        mux_csc_i0                  |vid_mux__parameterized0_1        |    28|
|52    |        mux_demosaic_i0             |vid_mux__parameterized0_2        |   101|
|53    |        mux_dgain_i0                |vid_mux_3                        |    73|
|54    |        mux_dpc_i0                  |vid_mux_4                        |   142|
|55    |        mux_ee_i0                   |vid_mux__parameterized0_5        |    26|
|56    |        mux_gamma_i0                |vid_mux__parameterized0_6        |    28|
|57    |        mux_in                      |vid_mux_7                        |    12|
|58    |        wb_i0                       |isp_wb                           |   486|
+------+------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 949.207 ; gain = 642.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 949.207 ; gain = 278.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 949.207 ; gain = 642.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 904 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 949.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
314 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 949.207 ; gain = 652.312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 949.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.runs/design_1_xil_isp_lite_0_0_synth_1/design_1_xil_isp_lite_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xil_isp_lite_0_0, cache-ID = e31f39fe1a615d20
INFO: [Coretcl 2-1174] Renamed 57 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 949.207 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Work/fpga/zynq_camera_vdma_lcd/zynq_camera_vdma_lcd.runs/design_1_xil_isp_lite_0_0_synth_1/design_1_xil_isp_lite_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xil_isp_lite_0_0_utilization_synth.rpt -pb design_1_xil_isp_lite_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 27 00:15:53 2021...
