<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intrdefs.h source code [netbsd/objdir.amd64/destdir.amd64/usr/include/x86/intrdefs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/objdir.amd64/destdir.amd64/usr/include/x86/intrdefs.h'; var root_path = '../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>netbsd</a>/<a href='../../../..'>objdir.amd64</a>/<a href='../../..'>destdir.amd64</a>/<a href='../..'>usr</a>/<a href='..'>include</a>/<a href='./'>x86</a>/<a href='intrdefs.h.html'>intrdefs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: intrdefs.h,v 1.22 2019/02/15 08:54:01 nonaka Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#<span data-ppcond="3">ifndef</span> <span class="macro" data-ref="_M/_X86_INTRDEFS_H_">_X86_INTRDEFS_H_</span></u></td></tr>
<tr><th id="4">4</th><td><u>#define <dfn class="macro" id="_M/_X86_INTRDEFS_H_" data-ref="_M/_X86_INTRDEFS_H_">_X86_INTRDEFS_H_</dfn></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><i>/* Interrupt priority levels. */</i></td></tr>
<tr><th id="7">7</th><td><u>#define	<dfn class="macro" id="_M/IPL_NONE" data-ref="_M/IPL_NONE">IPL_NONE</dfn>	0x0	/* nothing */</u></td></tr>
<tr><th id="8">8</th><td><u>#define	<dfn class="macro" id="_M/IPL_PREEMPT" data-ref="_M/IPL_PREEMPT">IPL_PREEMPT</dfn>	0x1	/* fake, to prevent recursive preemptions */</u></td></tr>
<tr><th id="9">9</th><td><u>#define	<dfn class="macro" id="_M/IPL_SOFTCLOCK" data-ref="_M/IPL_SOFTCLOCK">IPL_SOFTCLOCK</dfn>	0x2	/* timeouts */</u></td></tr>
<tr><th id="10">10</th><td><u>#define	<dfn class="macro" id="_M/IPL_SOFTBIO" data-ref="_M/IPL_SOFTBIO">IPL_SOFTBIO</dfn>	0x3	/* block I/O passdown */</u></td></tr>
<tr><th id="11">11</th><td><u>#define	<dfn class="macro" id="_M/IPL_SOFTNET" data-ref="_M/IPL_SOFTNET">IPL_SOFTNET</dfn>	0x4	/* protocol stacks */</u></td></tr>
<tr><th id="12">12</th><td><u>#define	<dfn class="macro" id="_M/IPL_SOFTSERIAL" data-ref="_M/IPL_SOFTSERIAL">IPL_SOFTSERIAL</dfn>	0x5	/* serial passdown */</u></td></tr>
<tr><th id="13">13</th><td><u>#define	<dfn class="macro" id="_M/IPL_VM" data-ref="_M/IPL_VM">IPL_VM</dfn>		0x6	/* low I/O, memory allocation */</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/IPL_SCHED" data-ref="_M/IPL_SCHED">IPL_SCHED</dfn>	0x7	/* medium I/O, scheduler, clock */</u></td></tr>
<tr><th id="15">15</th><td><u>#define	<dfn class="macro" id="_M/IPL_HIGH" data-ref="_M/IPL_HIGH">IPL_HIGH</dfn>	0x8	/* high I/O, statclock, IPIs */</u></td></tr>
<tr><th id="16">16</th><td><u>#define	<dfn class="macro" id="_M/NIPL" data-ref="_M/NIPL">NIPL</dfn>		9</u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><i>/* Interrupt sharing types. */</i></td></tr>
<tr><th id="19">19</th><td><u>#define	<dfn class="macro" id="_M/IST_NONE" data-ref="_M/IST_NONE">IST_NONE</dfn>	0	/* none */</u></td></tr>
<tr><th id="20">20</th><td><u>#define	<dfn class="macro" id="_M/IST_PULSE" data-ref="_M/IST_PULSE">IST_PULSE</dfn>	1	/* pulsed */</u></td></tr>
<tr><th id="21">21</th><td><u>#define	<dfn class="macro" id="_M/IST_EDGE" data-ref="_M/IST_EDGE">IST_EDGE</dfn>	2	/* edge-triggered */</u></td></tr>
<tr><th id="22">22</th><td><u>#define	<dfn class="macro" id="_M/IST_LEVEL" data-ref="_M/IST_LEVEL">IST_LEVEL</dfn>	3	/* level-triggered */</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/*</i></td></tr>
<tr><th id="25">25</th><td><i> * Local APIC masks and software interrupt masks, in order</i></td></tr>
<tr><th id="26">26</th><td><i> * of priority.  Must not conflict with SIR_* below.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/LIR_IPI" data-ref="_M/LIR_IPI">LIR_IPI</dfn>		31</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/LIR_TIMER" data-ref="_M/LIR_TIMER">LIR_TIMER</dfn>	30</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/LIR_HV" data-ref="_M/LIR_HV">LIR_HV</dfn>		29</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * XXX These should be lowest numbered, but right now would</i></td></tr>
<tr><th id="34">34</th><td><i> * conflict with the legacy IRQs.  Their current position</i></td></tr>
<tr><th id="35">35</th><td><i> * means that soft interrupt take priority over hardware</i></td></tr>
<tr><th id="36">36</th><td><i> * interrupts when lowering the priority level!</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/SIR_SERIAL" data-ref="_M/SIR_SERIAL">SIR_SERIAL</dfn>	28</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/SIR_NET" data-ref="_M/SIR_NET">SIR_NET</dfn>		27</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/SIR_BIO" data-ref="_M/SIR_BIO">SIR_BIO</dfn>		26</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/SIR_CLOCK" data-ref="_M/SIR_CLOCK">SIR_CLOCK</dfn>	25</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/SIR_PREEMPT" data-ref="_M/SIR_PREEMPT">SIR_PREEMPT</dfn>	24</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/*</i></td></tr>
<tr><th id="45">45</th><td><i> * Maximum # of interrupt sources per CPU. 32 to fit in one word.</i></td></tr>
<tr><th id="46">46</th><td><i> * ioapics can theoretically produce more, but it's not likely to</i></td></tr>
<tr><th id="47">47</th><td><i> * happen. For multiple ioapics, things can be routed to different</i></td></tr>
<tr><th id="48">48</th><td><i> * CPUs.</i></td></tr>
<tr><th id="49">49</th><td><i> */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/MAX_INTR_SOURCES" data-ref="_M/MAX_INTR_SOURCES">MAX_INTR_SOURCES</dfn>	32</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/NUM_LEGACY_IRQS" data-ref="_M/NUM_LEGACY_IRQS">NUM_LEGACY_IRQS</dfn>		16</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/*</i></td></tr>
<tr><th id="54">54</th><td><i> * Low and high boundaries between which interrupt gates will</i></td></tr>
<tr><th id="55">55</th><td><i> * be allocated in the IDT.</i></td></tr>
<tr><th id="56">56</th><td><i> */</i></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/IDT_INTR_LOW" data-ref="_M/IDT_INTR_LOW">IDT_INTR_LOW</dfn>	(0x20 + NUM_LEGACY_IRQS)</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/IDT_INTR_HIGH" data-ref="_M/IDT_INTR_HIGH">IDT_INTR_HIGH</dfn>	0xef</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#<span data-ppcond="60">ifndef</span> <span class="macro" data-ref="_M/XENPV">XENPV</span></u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/X86_IPI_HALT" data-ref="_M/X86_IPI_HALT">X86_IPI_HALT</dfn>			0x00000001</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/X86_IPI_MICROSET" data-ref="_M/X86_IPI_MICROSET">X86_IPI_MICROSET</dfn>		0x00000002</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/X86_IPI_GENERIC" data-ref="_M/X86_IPI_GENERIC">X86_IPI_GENERIC</dfn>			0x00000004</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/X86_IPI_SYNCH_FPU" data-ref="_M/X86_IPI_SYNCH_FPU">X86_IPI_SYNCH_FPU</dfn>		0x00000008</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/X86_IPI_MTRR" data-ref="_M/X86_IPI_MTRR">X86_IPI_MTRR</dfn>			0x00000010</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/X86_IPI_GDT" data-ref="_M/X86_IPI_GDT">X86_IPI_GDT</dfn>			0x00000020</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/X86_IPI_XCALL" data-ref="_M/X86_IPI_XCALL">X86_IPI_XCALL</dfn>			0x00000040</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/X86_IPI_ACPI_CPU_SLEEP" data-ref="_M/X86_IPI_ACPI_CPU_SLEEP">X86_IPI_ACPI_CPU_SLEEP</dfn>		0x00000080</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/X86_IPI_KPREEMPT" data-ref="_M/X86_IPI_KPREEMPT">X86_IPI_KPREEMPT</dfn>		0x00000100</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/X86_NIPI" data-ref="_M/X86_NIPI">X86_NIPI</dfn>		9</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/X86_IPI_NAMES" data-ref="_M/X86_IPI_NAMES">X86_IPI_NAMES</dfn> { "halt IPI", "timeset IPI", "generic IPI", \</u></td></tr>
<tr><th id="75">75</th><td><u>			 "FPU synch IPI", "MTRR update IPI", \</u></td></tr>
<tr><th id="76">76</th><td><u>			 "GDT update IPI", "xcall IPI", \</u></td></tr>
<tr><th id="77">77</th><td><u>			 "ACPI CPU sleep IPI", "kpreempt IPI" }</u></td></tr>
<tr><th id="78">78</th><td><u>#<span data-ppcond="60">endif</span> /* XENPV */</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/IREENT_MAGIC" data-ref="_M/IREENT_MAGIC">IREENT_MAGIC</dfn>	0x18041969</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#<span data-ppcond="3">endif</span> /* _X86_INTRDEFS_H_ */</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../../lib/libkvm/kvm.c.html'>netbsd/lib/libkvm/kvm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
