// Seed: 58201279
module module_0 (
    input tri0 id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    output id_6,
    input logic id_7,
    output id_8,
    output id_9,
    input logic id_10,
    input id_11,
    input logic id_12,
    output id_13,
    input id_14,
    input id_15,
    input logic id_16,
    output logic id_17,
    output id_18,
    output id_19
);
  logic id_20 = id_12;
  type_32(
      id_0[1], id_5, id_14, 1 !== 1
  );
endmodule
