#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001f16dfa62f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f16de9b2d0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_000001f16dfcdd00 .functor NOT 1, L_000001f16e0225b0, C4<0>, C4<0>, C4<0>;
L_000001f16dfcd6e0 .functor XOR 1, L_000001f16e022790, L_000001f16e022510, C4<0>, C4<0>;
L_000001f16dfcd050 .functor XOR 1, L_000001f16dfcd6e0, L_000001f16e021a70, C4<0>, C4<0>;
v000001f16e021e30_0 .net *"_ivl_10", 0 0, L_000001f16e021a70;  1 drivers
v000001f16e023370_0 .net *"_ivl_12", 0 0, L_000001f16dfcd050;  1 drivers
v000001f16e0235f0_0 .net *"_ivl_2", 0 0, L_000001f16e022a10;  1 drivers
v000001f16e023410_0 .net *"_ivl_4", 0 0, L_000001f16e022790;  1 drivers
v000001f16e0223d0_0 .net *"_ivl_6", 0 0, L_000001f16e022510;  1 drivers
v000001f16e023730_0 .net *"_ivl_8", 0 0, L_000001f16dfcd6e0;  1 drivers
v000001f16e021ed0_0 .var "clk", 0 0;
v000001f16e022970_0 .net "reset", 0 0, v000001f16e022150_0;  1 drivers
v000001f16e022470_0 .var/2u "stats1", 159 0;
v000001f16e022d30_0 .var/2u "strobe", 0 0;
v000001f16e023690_0 .net "tb_match", 0 0, L_000001f16e0225b0;  1 drivers
v000001f16e022dd0_0 .net "tb_mismatch", 0 0, L_000001f16dfcdd00;  1 drivers
v000001f16e0237d0_0 .net "x", 0 0, v000001f16e0220b0_0;  1 drivers
v000001f16e0221f0_0 .net "z_dut", 0 0, v000001f16e022290_0;  1 drivers
v000001f16e021930_0 .net "z_ref", 0 0, L_000001f16dfcd750;  1 drivers
E_000001f16dfb4620/0 .event negedge, v000001f16dfab700_0;
E_000001f16dfb4620/1 .event posedge, v000001f16dfab700_0;
E_000001f16dfb4620 .event/or E_000001f16dfb4620/0, E_000001f16dfb4620/1;
L_000001f16e022a10 .concat [ 1 0 0 0], L_000001f16dfcd750;
L_000001f16e022790 .concat [ 1 0 0 0], L_000001f16dfcd750;
L_000001f16e022510 .concat [ 1 0 0 0], v000001f16e022290_0;
L_000001f16e021a70 .concat [ 1 0 0 0], L_000001f16dfcd750;
L_000001f16e0225b0 .cmp/eeq 1, L_000001f16e022a10, L_000001f16dfcd050;
S_000001f16de9b460 .scope module, "good1" "RefModule" 3 72, 4 2 0, S_000001f16de9b2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_000001f16dfa9e20 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_000001f16dfa9e58 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
P_000001f16dfa9e90 .param/l "C" 0 4 9, +C4<00000000000000000000000000000010>;
P_000001f16dfa9ec8 .param/l "D" 0 4 9, +C4<00000000000000000000000000000011>;
P_000001f16dfa9f00 .param/l "E" 0 4 9, +C4<00000000000000000000000000000100>;
L_000001f16dfcd750 .functor OR 1, L_000001f16e0219d0, L_000001f16e021d90, C4<0>, C4<0>;
v000001f16dfaae40_0 .net *"_ivl_0", 31 0, L_000001f16e0234b0;  1 drivers
L_000001f16e023988 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f16dfaa9e0_0 .net *"_ivl_11", 28 0, L_000001f16e023988;  1 drivers
L_000001f16e0239d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f16dfaaa80_0 .net/2u *"_ivl_12", 31 0, L_000001f16e0239d0;  1 drivers
v000001f16dfaab20_0 .net *"_ivl_14", 0 0, L_000001f16e021d90;  1 drivers
L_000001f16e0238f8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f16dfab020_0 .net *"_ivl_3", 28 0, L_000001f16e0238f8;  1 drivers
L_000001f16e023940 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001f16dfaabc0_0 .net/2u *"_ivl_4", 31 0, L_000001f16e023940;  1 drivers
v000001f16dfab660_0 .net *"_ivl_6", 0 0, L_000001f16e0219d0;  1 drivers
v000001f16dfab520_0 .net *"_ivl_8", 31 0, L_000001f16e022b50;  1 drivers
v000001f16dfab700_0 .net "clk", 0 0, v000001f16e021ed0_0;  1 drivers
v000001f16dfab480_0 .var "next", 2 0;
v000001f16dfaac60_0 .net "reset", 0 0, v000001f16e022150_0;  alias, 1 drivers
v000001f16dfab0c0_0 .var "state", 2 0;
v000001f16dfab160_0 .net "x", 0 0, v000001f16e0220b0_0;  alias, 1 drivers
v000001f16dfab200_0 .net "z", 0 0, L_000001f16dfcd750;  alias, 1 drivers
E_000001f16dfb44a0 .event edge, v000001f16dfab0c0_0, v000001f16dfab160_0;
E_000001f16dfb3d60 .event posedge, v000001f16dfab700_0;
L_000001f16e0234b0 .concat [ 3 29 0 0], v000001f16dfab0c0_0, L_000001f16e0238f8;
L_000001f16e0219d0 .cmp/eq 32, L_000001f16e0234b0, L_000001f16e023940;
L_000001f16e022b50 .concat [ 3 29 0 0], v000001f16dfab0c0_0, L_000001f16e023988;
L_000001f16e021d90 .cmp/eq 32, L_000001f16e022b50, L_000001f16e0239d0;
S_000001f16dfb46a0 .scope module, "stim1" "stimulus_gen" 3 67, 3 6 0, S_000001f16de9b2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "x";
v000001f16e0232d0_0 .net "clk", 0 0, v000001f16e021ed0_0;  alias, 1 drivers
v000001f16e022150_0 .var "reset", 0 0;
v000001f16e0220b0_0 .var "x", 0 0;
E_000001f16dfb4120 .event negedge, v000001f16dfab700_0;
S_000001f16dfb4830 .scope module, "top_module1" "TopModule" 3 78, 5 3 0, S_000001f16de9b2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
v000001f16e023550_0 .net "clk", 0 0, v000001f16e021ed0_0;  alias, 1 drivers
v000001f16e022ab0_0 .net "reset", 0 0, v000001f16e022150_0;  alias, 1 drivers
v000001f16e023230_0 .net "x", 0 0, v000001f16e0220b0_0;  alias, 1 drivers
v000001f16e022330_0 .var "y", 2 0;
v000001f16e022290_0 .var "z", 0 0;
E_000001f16dfb40e0 .event posedge, v000001f16dfaac60_0, v000001f16dfab700_0;
S_000001f16de9e860 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 86, 3 86 0, S_000001f16de9b2d0;
 .timescale -12 -12;
E_000001f16dfb39a0 .event edge, v000001f16e022d30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001f16e022d30_0;
    %nor/r;
    %assign/vec4 v000001f16e022d30_0, 0;
    %wait E_000001f16dfb39a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001f16dfb46a0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f16e022150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f16e0220b0_0, 0, 1;
    %wait E_000001f16dfb3d60;
    %wait E_000001f16dfb3d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f16e022150_0, 0, 1;
    %wait E_000001f16dfb3d60;
    %wait E_000001f16dfb3d60;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f16dfb4120;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001f16e022150_0, 0;
    %vpi_func 3 23 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001f16e0220b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001f16de9b460;
T_2 ;
    %wait E_000001f16dfb3d60;
    %load/vec4 v000001f16dfaac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f16dfab0c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f16dfab480_0;
    %assign/vec4 v000001f16dfab0c0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f16de9b460;
T_3 ;
Ewait_0 .event/or E_000001f16dfb44a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001f16dfab0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001f16dfab480_0, 0, 3;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v000001f16dfab160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %pad/s 3;
    %store/vec4 v000001f16dfab480_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v000001f16dfab160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %pad/s 3;
    %store/vec4 v000001f16dfab480_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000001f16dfab160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 3;
    %store/vec4 v000001f16dfab480_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v000001f16dfab160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 3;
    %store/vec4 v000001f16dfab480_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v000001f16dfab160_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 3;
    %store/vec4 v000001f16dfab480_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f16dfb4830;
T_4 ;
    %wait E_000001f16dfb40e0;
    %load/vec4 v000001f16e022ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f16e022330_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f16e022330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f16e022330_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v000001f16e023230_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %assign/vec4 v000001f16e022330_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v000001f16e023230_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %assign/vec4 v000001f16e022330_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v000001f16e023230_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %assign/vec4 v000001f16e022330_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v000001f16e023230_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %assign/vec4 v000001f16e022330_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v000001f16e023230_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %assign/vec4 v000001f16e022330_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f16dfb4830;
T_5 ;
    %wait E_000001f16dfb3d60;
    %load/vec4 v000001f16e022330_0;
    %cmpi/e 3, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v000001f16e022330_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f16e022290_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f16e022290_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f16de9b2d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f16e021ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f16e022d30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000001f16de9b2d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000001f16e021ed0_0;
    %inv;
    %store/vec4 v000001f16e021ed0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001f16de9b2d0;
T_8 ;
    %vpi_call/w 3 59 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 60 "$dumpvars", 32'sb00000000000000000000000000000001, v000001f16e0232d0_0, v000001f16e022dd0_0, v000001f16e021ed0_0, v000001f16e022970_0, v000001f16e0237d0_0, v000001f16e021930_0, v000001f16e0221f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001f16de9b2d0;
T_9 ;
    %load/vec4 v000001f16e022470_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v000001f16e022470_0, 64, 32>, &PV<v000001f16e022470_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 98 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001f16e022470_0, 128, 32>, &PV<v000001f16e022470_0, 0, 32> {0 0 0};
    %vpi_call/w 3 99 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 100 "$display", "Mismatches: %1d in %1d samples", &PV<v000001f16e022470_0, 128, 32>, &PV<v000001f16e022470_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_000001f16de9b2d0;
T_10 ;
    %wait E_000001f16dfb4620;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f16e022470_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f16e022470_0, 4, 32;
    %load/vec4 v000001f16e023690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001f16e022470_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f16e022470_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001f16e022470_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f16e022470_0, 4, 32;
T_10.0 ;
    %load/vec4 v000001f16e021930_0;
    %load/vec4 v000001f16e021930_0;
    %load/vec4 v000001f16e0221f0_0;
    %xor;
    %load/vec4 v000001f16e021930_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v000001f16e022470_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f16e022470_0, 4, 32;
T_10.6 ;
    %load/vec4 v000001f16e022470_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f16e022470_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f16de9b2d0;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 123 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob121_2014_q3bfsm_test.sv";
    "dataset_code-complete-iccad2023/Prob121_2014_q3bfsm_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv";
