From 691b98bc51206dc8705e0a8d1c951a868ff085b7 Mon Sep 17 00:00:00 2001
From: ruslanbay <67730802+ruslanbay@users.noreply.github.com>
Date: Tue, 25 Nov 2025 15:50:46 +0100
Subject: [PATCH 6/9] IPU4: replace /include/uapi/linux/ with
 https://github.com/intel/linux-intel-lts/tree/lts-v5.15.195-android_t-251103T063840Z/include/uapi/linux

---
 include/uapi/linux/crlmodule.h       |  79 ++++++++++++++++++
 include/uapi/linux/ipu-isys-isa-fw.h | 118 +++++++++++++++++++++++++++
 include/uapi/linux/ipu-isys.h        |  19 ++++-
 include/uapi/linux/ipu-psys.h        |  11 +--
 include/uapi/linux/media.h           |   1 +
 include/uapi/linux/v4l2-controls.h   |   9 +-
 include/uapi/linux/v4l2-subdev.h     |  68 +++++++++++++--
 include/uapi/linux/videodev2.h       |  28 ++++++-
 8 files changed, 313 insertions(+), 20 deletions(-)
 create mode 100644 include/uapi/linux/crlmodule.h
 create mode 100644 include/uapi/linux/ipu-isys-isa-fw.h

diff --git a/include/uapi/linux/crlmodule.h b/include/uapi/linux/crlmodule.h
new file mode 100644
index 000000000000..ecdd990d7444
--- /dev/null
+++ b/include/uapi/linux/crlmodule.h
@@ -0,0 +1,79 @@
+/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
+/* Copyright (C) 2016 - 2018 Intel Corporation */
+
+#ifndef UAPI_LINUX_CRLMODULE_H
+#define UAPI_LINUX_CRLMODULE_H
+
+#define REGS_BUF_SIZE			32
+/**
+ * struct crl_registers_info - the information for register.
+ * @start_address: sensor i2c start address.
+ * @number:        the number of registers to be read/write.
+ * @len:           register length, 1:8bit, 2:16bit, 3:24bit, 4:32bit.
+ * @regs:          the array of registers.
+ */
+struct crl_registers_info {
+	unsigned int start_address;
+	unsigned int number;
+	unsigned int len;
+	unsigned int regs[REGS_BUF_SIZE];
+};
+
+#define CRL_G_REGISTERS			_IOWR('C', 1, struct crl_registers_info)
+#define CRL_S_REGISTERS			_IOW('C', 2, struct crl_registers_info)
+
+#define V4L2_CID_CRLMODULE_BASE		(V4L2_CID_USER_BASE + 0x2050)
+
+#define V4L2_CID_FRAME_LENGTH_LINES (V4L2_CID_CRLMODULE_BASE + 1)
+#define V4L2_CID_LINE_LENGTH_PIXELS (V4L2_CID_CRLMODULE_BASE + 2)
+#define CRL_CID_SENSOR_THERMAL_DATA (V4L2_CID_CRLMODULE_BASE + 3)
+
+/*
+ * Select sensor mode directly, driver programs media pad
+ * formats as in configuration file
+ */
+#define CRL_CID_SENSOR_MODE (V4L2_CID_CRLMODULE_BASE + 4)
+
+/* IMX230 HDR specific controls */
+#define CRL_CID_IMX230_HDR_MODE		(V4L2_CID_CRLMODULE_BASE + 5)
+#define CRL_CID_IMX230_HDR_ET_RATIO	(V4L2_CID_CRLMODULE_BASE + 6)
+
+/* Set multi-exposure frame in HDR with different exposure value */
+#define CRL_CID_EXPOSURE_SHS1		(V4L2_CID_CRLMODULE_BASE + 8)
+#define CRL_CID_EXPOSURE_SHS2		(V4L2_CID_CRLMODULE_BASE + 9)
+#define CRL_CID_EXPOSURE_SHS3		(V4L2_CID_CRLMODULE_BASE + 10)
+#define CRL_CID_EXPOSURE_RHS1		(V4L2_CID_CRLMODULE_BASE + 11)
+#define CRL_CID_EXPOSURE_RHS2		(V4L2_CID_CRLMODULE_BASE + 12)
+
+/* Switch to enable/disable PDAF settings */
+#define CRL_CID_SENSOR_PDAF		(V4L2_CID_CRLMODULE_BASE + 13)
+
+/* Set multi-digital gain */
+#define CRL_CID_DIGITAL_GAIN_L		(V4L2_CID_CRLMODULE_BASE + 14)
+#define CRL_CID_DIGITAL_GAIN_S		(V4L2_CID_CRLMODULE_BASE + 15)
+#define CRL_CID_DIGITAL_GAIN_VS		(V4L2_CID_CRLMODULE_BASE + 16)
+
+/* Get sensor bit linear */
+#define CRL_CID_SENSOR_BIT_LINEAR	(V4L2_CID_CRLMODULE_BASE + 17)
+
+/* set sensor msb align*/
+#define CRL_CID_MSB_ALIGN		(V4L2_CID_CRLMODULE_BASE + 18)
+
+/* enable/disable auto exposure */
+#define CRL_CID_AUTO_EXPOSURE_DEBUG	(V4L2_CID_CRLMODULE_BASE + 19)
+
+/* set analog gain for HDR frames */
+#define CRL_CID_ANALOG_GAIN_L		(V4L2_CID_CRLMODULE_BASE + 20)
+#define CRL_CID_ANALOG_GAIN_S		(V4L2_CID_CRLMODULE_BASE + 21)
+#define CRL_CID_ANALOG_GAIN_VS		(V4L2_CID_CRLMODULE_BASE + 22)
+
+/* Set exposure mode: Linear mode or 2-/3-/4-HDR mode */
+#define CRL_CID_EXPOSURE_MODE		(V4L2_CID_CRLMODULE_BASE + 23)
+
+/* Set HDR mode exposure ratio */
+#define CRL_CID_EXPOSURE_HDR_RATIO	(V4L2_CID_CRLMODULE_BASE + 24)
+
+/* choose hcg/lcg for linear analog */
+#define CRL_CID_ANALOG_LINEAR_CG	(V4L2_CID_CRLMODULE_BASE + 25)
+
+#endif /* UAPI_LINUX_CRLMODULE_H */
diff --git a/include/uapi/linux/ipu-isys-isa-fw.h b/include/uapi/linux/ipu-isys-isa-fw.h
new file mode 100644
index 000000000000..927ffa68dcff
--- /dev/null
+++ b/include/uapi/linux/ipu-isys-isa-fw.h
@@ -0,0 +1,118 @@
+/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
+/* Copyright (C) 2014 - 2018 Intel Corporation */
+
+#ifndef IPU_ISYS_ISA_FW_H
+#define IPU_ISYS_ISA_FW_H
+
+#ifdef __KERNEL__
+#include <linux/types.h>
+#else
+#include <stdint.h>
+#endif
+
+#define ia_css_terminal_offsets(pg)			\
+	((uint16_t *)((void *)(pg) +			\
+		      (pg)->terminals_offset_offset))
+
+#define to_ia_css_terminal(pg, i)				\
+	((struct ia_css_terminal *)(				\
+		 (void *)(pg) + ia_css_terminal_offsets(pg)[i]))
+
+#define ia_css_terminal_offset(pg, i)					\
+	(!(i) ? sizeof *(pg) + ((((pg)->terminal_count - 1) | 3) + 1)	\
+	 * sizeof(uint16_t) :						\
+	 ia_css_terminal_offsets(pg)[(i) - 1]				\
+	 + to_ia_css_terminal(pg, (i) - 1)->size)
+
+/* BEGIN DEFINITIONS IMPORTED FROM FIRMWARE */
+
+#define N_IPU_FW_ISYS_KERNEL_ID 20
+
+struct ia_css_process_group_light {
+	uint32_t size;
+	uint16_t terminals_offset_offset;
+	uint16_t terminal_count;
+};
+
+enum ia_css_terminal_type {
+	IPU_FW_TERMINAL_TYPE_DATA_IN = 0,
+	IPU_FW_TERMINAL_TYPE_DATA_OUT,
+	IPU_FW_TERMINAL_TYPE_PARAM_STREAM,
+	IPU_FW_TERMINAL_TYPE_PARAM_CACHED_IN,
+	IPU_FW_TERMINAL_TYPE_PARAM_CACHED_OUT,
+	IPU_FW_TERMINAL_TYPE_PARAM_SPATIAL_IN,
+	IPU_FW_TERMINAL_TYPE_PARAM_SPATIAL_OUT,
+	IPU_FW_TERMINAL_TYPE_PARAM_SLICED_IN,
+	IPU_FW_TERMINAL_TYPE_PARAM_SLICED_OUT,
+	IPU_FW_TERMINAL_TYPE_STATE_IN,
+	IPU_FW_TERMINAL_TYPE_STATE_OUT,
+	IPU_FW_TERMINAL_TYPE_PROGRAM,
+	IPU_FW_N_TERMINAL_TYPES
+};
+
+struct ia_css_terminal {
+	enum ia_css_terminal_type terminal_type;
+	int16_t parent_offset;
+	uint16_t size;
+	uint16_t tm_index;
+	uint8_t id;
+	uint8_t padding[5];
+};
+
+struct ia_css_param_payload {
+	uint64_t host_buffer;
+	uint32_t buffer;
+	uint8_t padding[4];
+};
+
+struct ia_css_param_section_desc {
+	uint32_t mem_offset;
+	uint32_t mem_size;
+};
+
+struct ia_css_param_terminal {
+	struct ia_css_terminal base;
+	struct ia_css_param_payload param_payload;
+	uint16_t param_section_desc_offset;
+	uint8_t padding[6];
+};
+
+struct ia_css_program_terminal {
+	struct ia_css_terminal base;
+	struct ia_css_param_payload param_payload;
+	uint16_t fragment_param_section_desc_offset;
+	uint16_t kernel_fragment_sequencer_info_desc_offset;
+	uint8_t padding[4];
+};
+
+struct ia_css_sliced_param_terminal {
+	struct ia_css_terminal base;
+	struct ia_css_param_payload param_payload;
+	uint32_t kernel_id;
+	uint16_t fragment_slice_desc_offset;
+	uint8_t padding[2];
+};
+
+enum ia_css_dimension {
+	IPU_FW_COL_DIMENSION = 0,
+	IPU_FW_ROW_DIMENSION = 1,
+	IPU_FW_N_DATA_DIMENSION = 2
+};
+
+struct ia_css_frame_grid_desc {
+	uint16_t frame_grid_dimension[IPU_FW_N_DATA_DIMENSION];
+	uint8_t padding[4];
+};
+
+struct ia_css_spatial_param_terminal {
+	struct ia_css_terminal base;
+	struct ia_css_param_payload param_payload;
+	struct ia_css_frame_grid_desc frame_grid_desc;
+	uint32_t kernel_id;
+	uint16_t frame_grid_param_section_desc_offset;
+	uint16_t fragment_grid_desc_offset;
+};
+
+/* END DEFINITIONS IMPORTED FROM FIRMWARE */
+
+#endif /* IPU_ISYS_ISA_FW_H */
diff --git a/include/uapi/linux/ipu-isys.h b/include/uapi/linux/ipu-isys.h
index 4aabb14328a5..aefc9615caac 100644
--- a/include/uapi/linux/ipu-isys.h
+++ b/include/uapi/linux/ipu-isys.h
@@ -1,13 +1,26 @@
-/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
-/* Copyright (C) 2016 - 2020 Intel Corporation */
+/* SPDX-License-Identifier: GPL-2.0  WITH Linux-syscall-note */
+/* Copyright (C) 2016 - 2018 Intel Corporation */
 
 #ifndef UAPI_LINUX_IPU_ISYS_H
 #define UAPI_LINUX_IPU_ISYS_H
 
 #define V4L2_CID_IPU_BASE	(V4L2_CID_USER_BASE + 0x1080)
 
+#define V4L2_CID_IPU_ISA_EN	(V4L2_CID_IPU_BASE + 1)
 #define V4L2_CID_IPU_STORE_CSI2_HEADER	(V4L2_CID_IPU_BASE + 2)
-#define V4L2_CID_IPU_ISYS_COMPRESSION	(V4L2_CID_IPU_BASE + 3)
+
+#define V4L2_IPU_ISA_EN_BLC	(1 << 0)
+#define V4L2_IPU_ISA_EN_LSC	(1 << 1)
+#define V4L2_IPU_ISA_EN_DPC	(1 << 2)
+#define V4L2_IPU_ISA_EN_SCALER	(1 << 3)
+#define V4L2_IPU_ISA_EN_AWB	(1 << 4)
+#define V4L2_IPU_ISA_EN_AF	(1 << 5)
+#define V4L2_IPU_ISA_EN_AE	(1 << 6)
+#define NR_OF_IPU_ISA_CFG	7
+
+#define V4L2_FMT_IPU_ISA_CFG	v4l2_fourcc('i', 'p', '4', 'c')
+#define V4L2_FMT_IPU_ISYS_META	v4l2_fourcc('i', 'p', '4', 'm')
+
 
 #define VIDIOC_IPU_GET_DRIVER_VERSION \
 	_IOWR('v', BASE_VIDIOC_PRIVATE + 3, uint32_t)
diff --git a/include/uapi/linux/ipu-psys.h b/include/uapi/linux/ipu-psys.h
index 30538e706062..7fe795443d4b 100644
--- a/include/uapi/linux/ipu-psys.h
+++ b/include/uapi/linux/ipu-psys.h
@@ -1,5 +1,5 @@
 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
-/* Copyright (C) 2013 - 2020 Intel Corporation */
+/* Copyright (C) 2013 - 2018 Intel Corporation */
 
 #ifndef _UAPI_IPU_PSYS_H
 #define _UAPI_IPU_PSYS_H
@@ -75,11 +75,6 @@ struct ipu_psys_buffer {
  * @pg_manifest_size:	size of program group manifest
  * @bufcount:		number of buffers in buffers array
  * @min_psys_freq:	minimum psys frequency in MHz used for this cmd
- * @frame_counter:      counter of current frame synced between isys and psys
- * @kernel_enable_bitmap:       enable bits for each individual kernel
- * @terminal_enable_bitmap:     enable bits for each individual terminals
- * @routing_enable_bitmap:      enable bits for each individual routing
- * @rbm:                        enable bits for routing
  *
  * Specifies a processing command with input and output buffers.
  */
@@ -94,10 +89,6 @@ struct ipu_psys_command {
 	uint32_t bufcount;
 	uint32_t min_psys_freq;
 	uint32_t frame_counter;
-	uint32_t kernel_enable_bitmap[4];
-	uint32_t terminal_enable_bitmap[4];
-	uint32_t routing_enable_bitmap[4];
-	uint32_t rbm[5];
 	uint32_t reserved[2];
 } __attribute__ ((packed));
 
diff --git a/include/uapi/linux/media.h b/include/uapi/linux/media.h
index 200fa8462b90..f6f51a1d907b 100644
--- a/include/uapi/linux/media.h
+++ b/include/uapi/linux/media.h
@@ -211,6 +211,7 @@ struct media_entity_desc {
 #define MEDIA_PAD_FL_SINK			(1 << 0)
 #define MEDIA_PAD_FL_SOURCE			(1 << 1)
 #define MEDIA_PAD_FL_MUST_CONNECT		(1 << 2)
+#define MEDIA_PAD_FL_MULTIPLEX         (1 << 3)
 
 struct media_pad_desc {
 	__u32 entity;		/* entity ID */
diff --git a/include/uapi/linux/v4l2-controls.h b/include/uapi/linux/v4l2-controls.h
index 5532b5f68493..e910c6c16036 100644
--- a/include/uapi/linux/v4l2-controls.h
+++ b/include/uapi/linux/v4l2-controls.h
@@ -128,6 +128,7 @@ enum v4l2_colorfx {
 	V4L2_COLORFX_SOLARIZATION		= 13,
 	V4L2_COLORFX_ANTIQUE			= 14,
 	V4L2_COLORFX_SET_CBCR			= 15,
+	V4L2_COLORFX_SET_RGB			= 16,
 };
 #define V4L2_CID_AUTOBRIGHTNESS			(V4L2_CID_BASE+32)
 #define V4L2_CID_BAND_STOP_FILTER		(V4L2_CID_BASE+33)
@@ -145,9 +146,10 @@ enum v4l2_colorfx {
 
 #define V4L2_CID_ALPHA_COMPONENT		(V4L2_CID_BASE+41)
 #define V4L2_CID_COLORFX_CBCR			(V4L2_CID_BASE+42)
+#define V4L2_CID_COLORFX_RGB			(V4L2_CID_BASE+43)
 
 /* last CID + 1 */
-#define V4L2_CID_LASTP1                         (V4L2_CID_BASE+43)
+#define V4L2_CID_LASTP1                         (V4L2_CID_BASE+44)
 
 /* USER-class private control IDs */
 
@@ -1119,6 +1121,11 @@ enum v4l2_jpeg_chroma_subsampling {
 #define V4L2_CID_TEST_PATTERN_GREENB		(V4L2_CID_IMAGE_SOURCE_CLASS_BASE + 7)
 #define V4L2_CID_UNIT_CELL_SIZE			(V4L2_CID_IMAGE_SOURCE_CLASS_BASE + 8)
 
+#define V4L2_CID_MIPI_LANES         (V4L2_CID_IMAGE_SOURCE_CLASS_BASE + 64)
+#define V4L2_CID_WDR_MODE           (V4L2_CID_IMAGE_SOURCE_CLASS_BASE + 65)
+#define V4L2_CID_PWM_DUTY           (V4L2_CID_IMAGE_SOURCE_CLASS_BASE + 66)
+#define V4L2_CID_IRIS_MODE          (V4L2_CID_IMAGE_SOURCE_CLASS_BASE + 67)
+#define V4L2_CID_IRIS_STEP          (V4L2_CID_IMAGE_SOURCE_CLASS_BASE + 68)
 
 /* Image processing controls */
 
diff --git a/include/uapi/linux/v4l2-subdev.h b/include/uapi/linux/v4l2-subdev.h
index 658106f5b5dc..0d0734f63023 100644
--- a/include/uapi/linux/v4l2-subdev.h
+++ b/include/uapi/linux/v4l2-subdev.h
@@ -44,13 +44,15 @@ enum v4l2_subdev_format_whence {
  * @which: format type (from enum v4l2_subdev_format_whence)
  * @pad: pad number, as reported by the media API
  * @format: media bus format (format code and frame size)
+ * @stream: sub-stream id
  * @reserved: drivers and applications must zero this array
  */
 struct v4l2_subdev_format {
 	__u32 which;
 	__u32 pad;
 	struct v4l2_mbus_framefmt format;
-	__u32 reserved[8];
+	__u32 stream;
+	__u32 reserved[7];
 };
 
 /**
@@ -58,13 +60,15 @@ struct v4l2_subdev_format {
  * @which: format type (from enum v4l2_subdev_format_whence)
  * @pad: pad number, as reported by the media API
  * @rect: pad crop rectangle boundaries
+ * @stream: sub-stream id
  * @reserved: drivers and applications must zero this array
  */
 struct v4l2_subdev_crop {
 	__u32 which;
 	__u32 pad;
 	struct v4l2_rect rect;
-	__u32 reserved[8];
+	__u32 stream;
+	__u32 reserved[7];
 };
 
 #define V4L2_SUBDEV_MBUS_CODE_CSC_COLORSPACE	0x00000001
@@ -80,15 +84,20 @@ struct v4l2_subdev_crop {
  * @code: format code (MEDIA_BUS_FMT_ definitions)
  * @which: format type (from enum v4l2_subdev_format_whence)
  * @flags: flags set by the driver, (V4L2_SUBDEV_MBUS_CODE_*)
+ * @stream: sub-stream id
  * @reserved: drivers and applications must zero this array
  */
+
+#define V4L2_SUBDEV_FLAG_NEXT_STREAM 0x80000000
+
 struct v4l2_subdev_mbus_code_enum {
 	__u32 pad;
 	__u32 index;
 	__u32 code;
 	__u32 which;
 	__u32 flags;
-	__u32 reserved[7];
+	__u32 stream;
+	__u32 reserved[6];
 };
 
 /**
@@ -101,6 +110,7 @@ struct v4l2_subdev_mbus_code_enum {
  * @min_height: minimum frame height, in pixels
  * @max_height: maximum frame height, in pixels
  * @which: format type (from enum v4l2_subdev_format_whence)
+ * @stream: sub-stream id
  * @reserved: drivers and applications must zero this array
  */
 struct v4l2_subdev_frame_size_enum {
@@ -112,7 +122,8 @@ struct v4l2_subdev_frame_size_enum {
 	__u32 min_height;
 	__u32 max_height;
 	__u32 which;
-	__u32 reserved[8];
+	__u32 stream;
+	__u32 reserved[7];
 };
 
 /**
@@ -158,6 +169,7 @@ struct v4l2_subdev_frame_interval_enum {
  *	    defined in v4l2-common.h; V4L2_SEL_TGT_* .
  * @flags: constraint flags, defined in v4l2-common.h; V4L2_SEL_FLAG_*.
  * @r: coordinates of the selection window
+ * @stream: sub-stream id
  * @reserved: for future use, set to zero for now
  *
  * Hardware may use multiple helper windows to process a video stream.
@@ -170,7 +182,8 @@ struct v4l2_subdev_selection {
 	__u32 target;
 	__u32 flags;
 	struct v4l2_rect r;
-	__u32 reserved[8];
+	__u32 stream;
+	__u32 reserved[7];
 };
 
 /**
@@ -188,6 +201,49 @@ struct v4l2_subdev_capability {
 /* The v4l2 sub-device video device node is registered in read-only mode. */
 #define V4L2_SUBDEV_CAP_RO_SUBDEV		0x00000001
 
+#define V4L2_SUBDEV_ROUTE_FL_ACTIVE	(1 << 0)
+#define V4L2_SUBDEV_ROUTE_FL_IMMUTABLE	(1 << 1)
+#define V4L2_SUBDEV_ROUTE_FL_SOURCE	(1 << 2)
+
+/**
+ * struct v4l2_subdev_route - A signal route inside a subdev
+ * @sink_pad: the sink pad
+ * @sink_stream: the sink stream
+ * @source_pad: the source pad
+ * @source_stream: the source stream
+ * @flags: route flags:
+ *
+ *	V4L2_SUBDEV_ROUTE_FL_ACTIVE: Is the stream in use or not? An
+ *	active stream will start when streaming is enabled on a video
+ *	node. Set by the user.
+ *
+ *	V4L2_SUBDEV_ROUTE_FL_IMMUTABLE: Is the stream immutable, i.e.
+ *	can it be activated and inactivated? Set by the driver.
+ *
+ *	V4L2_SUBDEV_ROUTE_FL_SOURCE: Is the sub-device the source of a
+ *	stream? In this case the sink information is unused (and
+ *	zero). Set by the driver.
+ */
+struct v4l2_subdev_route {
+	__u32 sink_pad;
+	__u32 sink_stream;
+	__u32 source_pad;
+	__u32 source_stream;
+	__u32 flags;
+	__u32 reserved[5];
+};
+
+/**
+ * struct v4l2_subdev_routing - Routing information
+ * @routes: the routes array
+ * @num_routes: the total number of routes in the routes array
+ */
+struct v4l2_subdev_routing {
+	struct v4l2_subdev_route *routes;
+	__u32 num_routes;
+	__u32 reserved[5];
+};
+
 /* Backwards compatibility define --- to be removed */
 #define v4l2_subdev_edid v4l2_edid
 
@@ -215,5 +271,7 @@ struct v4l2_subdev_capability {
 #define VIDIOC_SUBDEV_ENUM_DV_TIMINGS		_IOWR('V', 98, struct v4l2_enum_dv_timings)
 #define VIDIOC_SUBDEV_QUERY_DV_TIMINGS		_IOR('V', 99, struct v4l2_dv_timings)
 #define VIDIOC_SUBDEV_DV_TIMINGS_CAP		_IOWR('V', 100, struct v4l2_dv_timings_cap)
+#define VIDIOC_SUBDEV_G_ROUTING			_IOWR('V', 38, struct v4l2_subdev_routing)
+#define VIDIOC_SUBDEV_S_ROUTING			_IOWR('V', 39, struct v4l2_subdev_routing)
 
 #endif
diff --git a/include/uapi/linux/videodev2.h b/include/uapi/linux/videodev2.h
index 96802f9b0955..be6323f4be82 100644
--- a/include/uapi/linux/videodev2.h
+++ b/include/uapi/linux/videodev2.h
@@ -70,7 +70,7 @@
  * Common stuff for both V4L1 and V4L2
  * Moved from videodev.h
  */
-#define VIDEO_MAX_FRAME               32
+#define VIDEO_MAX_FRAME               64
 #define VIDEO_MAX_PLANES               8
 
 /*
@@ -601,6 +601,7 @@ struct v4l2_pix_format {
 #define V4L2_PIX_FMT_VUYA32  v4l2_fourcc('V', 'U', 'Y', 'A') /* 32  VUYA-8-8-8-8  */
 #define V4L2_PIX_FMT_VUYX32  v4l2_fourcc('V', 'U', 'Y', 'X') /* 32  VUYX-8-8-8-8  */
 #define V4L2_PIX_FMT_M420    v4l2_fourcc('M', '4', '2', '0') /* 12  YUV 4:2:0 2 lines y, 1 line uv interleaved */
+#define V4L2_PIX_FMT_Y210    v4l2_fourcc('Y', '2', '1', '0') /* 20  YUV 4:2:2 10-bit yuyv*/
 
 /* two planes -- one Y, one Cr + Cb interleaved  */
 #define V4L2_PIX_FMT_NV12    v4l2_fourcc('N', 'V', '1', '2') /* 12  Y/CbCr 4:2:0  */
@@ -682,6 +683,31 @@ struct v4l2_pix_format {
 #define V4L2_PIX_FMT_SGRBG16 v4l2_fourcc('G', 'R', '1', '6') /* 16  GRGR.. BGBG.. */
 #define V4L2_PIX_FMT_SRGGB16 v4l2_fourcc('R', 'G', '1', '6') /* 16  RGRG.. GBGB.. */
 
+/* Raw bayer vector formats. */
+#define V4L2_PIX_FMT_SBGGR8_16V32      v4l2_fourcc('b', 'V', '0', 'A')
+#define V4L2_PIX_FMT_SGBRG8_16V32      v4l2_fourcc('b', 'V', '0', 'B')
+#define V4L2_PIX_FMT_SGRBG8_16V32      v4l2_fourcc('b', 'V', '0', 'C')
+#define V4L2_PIX_FMT_SRGGB8_16V32      v4l2_fourcc('b', 'V', '0', 'D')
+#define V4L2_PIX_FMT_SBGGR10V32                v4l2_fourcc('b', 'V', '0', 'E')
+#define V4L2_PIX_FMT_SGBRG10V32                v4l2_fourcc('b', 'V', '0', 'F')
+#define V4L2_PIX_FMT_SGRBG10V32                v4l2_fourcc('b', 'V', '0', 'G')
+#define V4L2_PIX_FMT_SRGGB10V32                v4l2_fourcc('b', 'V', '0', 'H')
+#define V4L2_PIX_FMT_SBGGR12V32                v4l2_fourcc('b', 'V', '0', 'I')
+#define V4L2_PIX_FMT_SGBRG12V32                v4l2_fourcc('b', 'V', '0', 'J')
+#define V4L2_PIX_FMT_SGRBG12V32                v4l2_fourcc('b', 'V', '0', 'K')
+#define V4L2_PIX_FMT_SRGGB12V32                v4l2_fourcc('b', 'V', '0', 'L')
+
+/* BEGIN remove once the user space has been updated */
+#define V4L2_PIX_FMT_SBGGR8V32 v4l2_fourcc('b', 'V', '0', 'A')
+#define V4L2_PIX_FMT_SGBRG8V32 v4l2_fourcc('b', 'V', '0', 'B')
+#define V4L2_PIX_FMT_SGRBG8V32 v4l2_fourcc('b', 'V', '0', 'C')
+#define V4L2_PIX_FMT_SRGGB8V32 v4l2_fourcc('b', 'V', '0', 'D')
+/* END remove once the user space has been updated */
+
+/* YUV vector formats. */
+#define V4L2_PIX_FMT_UYVY_V32          v4l2_fourcc('y', 'V', '3', '2')
+#define V4L2_PIX_FMT_YUYV420_V32       v4l2_fourcc('y', '0', '3', '2')
+
 /* HSV formats */
 #define V4L2_PIX_FMT_HSV24 v4l2_fourcc('H', 'S', 'V', '3')
 #define V4L2_PIX_FMT_HSV32 v4l2_fourcc('H', 'S', 'V', '4')
-- 
2.34.1

