Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 14 13:35:54 2024
| Host         : Alperen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file instantiation_timing_summary_routed.rpt -pb instantiation_timing_summary_routed.pb -rpx instantiation_timing_summary_routed.rpx -warn_on_violation
| Design       : instantiation
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    125         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (375)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (774)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (375)
--------------------------
 There are 125 register/latch pins with no clock driven by root clock pin: c1/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: c1/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 125 register/latch pins with no clock driven by root clock pin: c1/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (774)
--------------------------------------------------
 There are 774 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.166        0.000                      0                  192        0.051        0.000                      0                  192        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.166        0.000                      0                  192        0.051        0.000                      0                  192        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 c1/CNT_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.076ns (28.568%)  route 2.690ns (71.432%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.554     5.075    c1/CLK_IBUF_BUFG
    SLICE_X32Y50         FDSE                                         r  c1/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDSE (Prop_fdse_C_Q)         0.456     5.531 f  c1/CNT_reg[24]/Q
                         net (fo=3, routed)           0.822     6.353    c1/CNT_reg_n_1_[24]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.477 f  c1/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           0.633     7.110    c1/FSM_sequential_state[2]_i_8_n_1
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.234 f  c1/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.406     7.640    c1/FSM_sequential_state[2]_i_7_n_1
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.764 f  c1/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.409     8.172    c1/FSM_sequential_state[2]_i_4_n_1
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.296 r  c1/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.421     8.717    c1/cnt_zero__26
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.841 r  c1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.841    c1/FSM_sequential_state[0]_i_1_n_1
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    c1/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.077    15.007    c1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.166    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 c2/CNT_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.076ns (28.016%)  route 2.765ns (71.984%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    c2/CLK_IBUF_BUFG
    SLICE_X55Y16         FDSE                                         r  c2/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDSE (Prop_fdse_C_Q)         0.456     5.540 f  c2/CNT_reg[24]/Q
                         net (fo=3, routed)           0.843     6.383    c2/CNT_reg_n_1_[24]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.507 f  c2/FSM_sequential_state[2]_i_8__0/O
                         net (fo=1, routed)           0.307     6.815    c2/FSM_sequential_state[2]_i_8__0_n_1
    SLICE_X54Y16         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  c2/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.448     7.387    c2/FSM_sequential_state[2]_i_7__0_n_1
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.511 f  c2/FSM_sequential_state[2]_i_4__0/O
                         net (fo=1, routed)           0.572     8.083    c2/FSM_sequential_state[2]_i_4__0_n_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.207 r  c2/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.594     8.801    c2/cnt_zero__26
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.925 r  c2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.925    c2/FSM_sequential_state[0]_i_1__0_n_1
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.077    15.105    c2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 c2/CNT_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.102ns (28.500%)  route 2.765ns (71.500%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.563     5.084    c2/CLK_IBUF_BUFG
    SLICE_X55Y16         FDSE                                         r  c2/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDSE (Prop_fdse_C_Q)         0.456     5.540 r  c2/CNT_reg[24]/Q
                         net (fo=3, routed)           0.843     6.383    c2/CNT_reg_n_1_[24]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.507 r  c2/FSM_sequential_state[2]_i_8__0/O
                         net (fo=1, routed)           0.307     6.815    c2/FSM_sequential_state[2]_i_8__0_n_1
    SLICE_X54Y16         LUT5 (Prop_lut5_I4_O)        0.124     6.939 r  c2/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.448     7.387    c2/FSM_sequential_state[2]_i_7__0_n_1
    SLICE_X54Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.511 r  c2/FSM_sequential_state[2]_i_4__0/O
                         net (fo=1, routed)           0.572     8.083    c2/FSM_sequential_state[2]_i_4__0_n_1
    SLICE_X54Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.207 f  c2/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.594     8.801    c2/cnt_zero__26
    SLICE_X54Y12         LUT5 (Prop_lut5_I0_O)        0.150     8.951 r  c2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.951    c2/nextstate[2]
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448    14.789    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y12         FDRE (Setup_fdre_C_D)        0.118    15.146    c2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 c1/CNT_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 1.068ns (28.416%)  route 2.690ns (71.584%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.554     5.075    c1/CLK_IBUF_BUFG
    SLICE_X32Y50         FDSE                                         r  c1/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDSE (Prop_fdse_C_Q)         0.456     5.531 r  c1/CNT_reg[24]/Q
                         net (fo=3, routed)           0.822     6.353    c1/CNT_reg_n_1_[24]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.477 r  c1/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           0.633     7.110    c1/FSM_sequential_state[2]_i_8_n_1
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.234 r  c1/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.406     7.640    c1/FSM_sequential_state[2]_i_7_n_1
    SLICE_X33Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  c1/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.409     8.172    c1/FSM_sequential_state[2]_i_4_n_1
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.296 f  c1/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.421     8.717    c1/cnt_zero__26
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.116     8.833 r  c1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.833    c1/nextstate[2]
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    c1/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.118    15.048    c1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.671ns (22.061%)  route 2.371ns (77.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.856     6.462    c2/state[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.153     6.615 r  c2/CNT[27]_i_1/O
                         net (fo=28, routed)          1.515     8.130    c2/CNT[27]_i_1_n_1
    SLICE_X55Y17         FDRE                                         r  c2/CNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    c2/CLK_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  c2/CNT_reg[25]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X55Y17         FDRE (Setup_fdre_C_R)       -0.636    14.388    c2/CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.671ns (22.061%)  route 2.371ns (77.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.856     6.462    c2/state[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.153     6.615 r  c2/CNT[27]_i_1/O
                         net (fo=28, routed)          1.515     8.130    c2/CNT[27]_i_1_n_1
    SLICE_X55Y17         FDSE                                         r  c2/CNT_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    c2/CLK_IBUF_BUFG
    SLICE_X55Y17         FDSE                                         r  c2/CNT_reg[26]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X55Y17         FDSE (Setup_fdse_C_S)       -0.636    14.388    c2/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.671ns (22.061%)  route 2.371ns (77.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.856     6.462    c2/state[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.153     6.615 r  c2/CNT[27]_i_1/O
                         net (fo=28, routed)          1.515     8.130    c2/CNT[27]_i_1_n_1
    SLICE_X55Y17         FDRE                                         r  c2/CNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    c2/CLK_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  c2/CNT_reg[27]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X55Y17         FDRE (Setup_fdre_C_R)       -0.636    14.388    c2/CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[21]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.671ns (23.113%)  route 2.232ns (76.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.856     6.462    c2/state[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.153     6.615 r  c2/CNT[27]_i_1/O
                         net (fo=28, routed)          1.377     7.991    c2/CNT[27]_i_1_n_1
    SLICE_X55Y16         FDSE                                         r  c2/CNT_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    c2/CLK_IBUF_BUFG
    SLICE_X55Y16         FDSE                                         r  c2/CNT_reg[21]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X55Y16         FDSE (Setup_fdse_C_S)       -0.636    14.389    c2/CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.671ns (23.113%)  route 2.232ns (76.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.856     6.462    c2/state[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.153     6.615 r  c2/CNT[27]_i_1/O
                         net (fo=28, routed)          1.377     7.991    c2/CNT[27]_i_1_n_1
    SLICE_X55Y16         FDSE                                         r  c2/CNT_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    c2/CLK_IBUF_BUFG
    SLICE_X55Y16         FDSE                                         r  c2/CNT_reg[22]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X55Y16         FDSE (Setup_fdse_C_S)       -0.636    14.389    c2/CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  6.397    

Slack (MET) :             6.397ns  (required time - arrival time)
  Source:                 c2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.671ns (23.113%)  route 2.232ns (76.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.567     5.088    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  c2/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.856     6.462    c2/state[0]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.153     6.615 r  c2/CNT[27]_i_1/O
                         net (fo=28, routed)          1.377     7.991    c2/CNT[27]_i_1_n_1
    SLICE_X55Y16         FDSE                                         r  c2/CNT_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.445    14.786    c2/CLK_IBUF_BUFG
    SLICE_X55Y16         FDSE                                         r  c2/CNT_reg[23]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X55Y16         FDSE (Setup_fdse_C_S)       -0.636    14.389    c2/CNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  6.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 c1/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.342ns (80.923%)  route 0.081ns (19.077%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    c1/CLK_IBUF_BUFG
    SLICE_X32Y49         FDSE                                         r  c1/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  c1/CNT_reg[18]/Q
                         net (fo=3, routed)           0.080     1.668    c1/CNT_reg_n_1_[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.816    c1/CNT0_carry__3_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.870 r  c1/CNT0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.870    c1/in4[21]
    SLICE_X32Y50         FDSE                                         r  c1/CNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    c1/CLK_IBUF_BUFG
    SLICE_X32Y50         FDSE                                         r  c1/CNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDSE (Hold_fdse_C_D)         0.105     1.819    c1/CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 c1/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.353ns (81.407%)  route 0.081ns (18.593%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    c1/CLK_IBUF_BUFG
    SLICE_X32Y49         FDSE                                         r  c1/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  c1/CNT_reg[18]/Q
                         net (fo=3, routed)           0.080     1.668    c1/CNT_reg_n_1_[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.816    c1/CNT0_carry__3_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.881 r  c1/CNT0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.881    c1/in4[23]
    SLICE_X32Y50         FDSE                                         r  c1/CNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    c1/CLK_IBUF_BUFG
    SLICE_X32Y50         FDSE                                         r  c1/CNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDSE (Hold_fdse_C_D)         0.105     1.819    c1/CNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 c1/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.378ns (82.420%)  route 0.081ns (17.580%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    c1/CLK_IBUF_BUFG
    SLICE_X32Y49         FDSE                                         r  c1/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  c1/CNT_reg[18]/Q
                         net (fo=3, routed)           0.080     1.668    c1/CNT_reg_n_1_[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.816    c1/CNT0_carry__3_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.906 r  c1/CNT0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.906    c1/in4[22]
    SLICE_X32Y50         FDSE                                         r  c1/CNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    c1/CLK_IBUF_BUFG
    SLICE_X32Y50         FDSE                                         r  c1/CNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDSE (Hold_fdse_C_D)         0.105     1.819    c1/CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 c1/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.378ns (82.420%)  route 0.081ns (17.580%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    c1/CLK_IBUF_BUFG
    SLICE_X32Y49         FDSE                                         r  c1/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  c1/CNT_reg[18]/Q
                         net (fo=3, routed)           0.080     1.668    c1/CNT_reg_n_1_[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.816    c1/CNT0_carry__3_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.906 r  c1/CNT0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.906    c1/in4[24]
    SLICE_X32Y50         FDSE                                         r  c1/CNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    c1/CLK_IBUF_BUFG
    SLICE_X32Y50         FDSE                                         r  c1/CNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDSE (Hold_fdse_C_D)         0.105     1.819    c1/CNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 c1/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.381ns (82.535%)  route 0.081ns (17.465%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    c1/CLK_IBUF_BUFG
    SLICE_X32Y49         FDSE                                         r  c1/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  c1/CNT_reg[18]/Q
                         net (fo=3, routed)           0.080     1.668    c1/CNT_reg_n_1_[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.816    c1/CNT0_carry__3_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.855 r  c1/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.855    c1/CNT0_carry__4_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.909 r  c1/CNT0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.909    c1/in4[25]
    SLICE_X32Y51         FDRE                                         r  c1/CNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    c1/CLK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  c1/CNT_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    c1/CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 c1/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.392ns (82.941%)  route 0.081ns (17.059%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    c1/CLK_IBUF_BUFG
    SLICE_X32Y49         FDSE                                         r  c1/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  c1/CNT_reg[18]/Q
                         net (fo=3, routed)           0.080     1.668    c1/CNT_reg_n_1_[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.816    c1/CNT0_carry__3_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.855 r  c1/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.855    c1/CNT0_carry__4_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.920 r  c1/CNT0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.920    c1/in4[27]
    SLICE_X32Y51         FDRE                                         r  c1/CNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    c1/CLK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  c1/CNT_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    c1/CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 c1/CNT_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/CNT_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.417ns (83.798%)  route 0.081ns (16.202%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    c1/CLK_IBUF_BUFG
    SLICE_X32Y49         FDSE                                         r  c1/CNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.141     1.588 r  c1/CNT_reg[18]/Q
                         net (fo=3, routed)           0.080     1.668    c1/CNT_reg_n_1_[18]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.815 r  c1/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.816    c1/CNT0_carry__3_n_1
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.855 r  c1/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.855    c1/CNT0_carry__4_n_1
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.945 r  c1/CNT0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.945    c1/in4[26]
    SLICE_X32Y51         FDSE                                         r  c1/CNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    c1/CLK_IBUF_BUFG
    SLICE_X32Y51         FDSE                                         r  c1/CNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDSE (Hold_fdse_C_D)         0.105     1.819    c1/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 c2/CNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    c2/CLK_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  c2/CNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c2/CNT_reg[9]/Q
                         net (fo=3, routed)           0.078     1.664    c2/CNT_reg_n_1_[9]
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.788 r  c2/CNT0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.788    c2/CNT0_carry__1_n_7
    SLICE_X55Y13         FDRE                                         r  c2/CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    c2/CLK_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  c2/CNT_reg[10]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    c2/CNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 c2/CNT_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    c2/CLK_IBUF_BUFG
    SLICE_X55Y14         FDSE                                         r  c2/CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  c2/CNT_reg[13]/Q
                         net (fo=3, routed)           0.078     1.664    c2/CNT_reg_n_1_[13]
    SLICE_X55Y14         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.788 r  c2/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.788    c2/CNT0_carry__2_n_7
    SLICE_X55Y14         FDSE                                         r  c2/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    c2/CLK_IBUF_BUFG
    SLICE_X55Y14         FDSE                                         r  c2/CNT_reg[14]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDSE (Hold_fdse_C_D)         0.105     1.550    c2/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 c2/CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2/CNT_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    c2/CLK_IBUF_BUFG
    SLICE_X55Y15         FDRE                                         r  c2/CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  c2/CNT_reg[17]/Q
                         net (fo=3, routed)           0.078     1.664    c2/CNT_reg_n_1_[17]
    SLICE_X55Y15         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.788 r  c2/CNT0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.788    c2/CNT0_carry__3_n_7
    SLICE_X55Y15         FDSE                                         r  c2/CNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    c2/CLK_IBUF_BUFG
    SLICE_X55Y15         FDSE                                         r  c2/CNT_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X55Y15         FDSE (Hold_fdse_C_D)         0.105     1.550    c2/CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   c1/CNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   c1/CNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   c1/CNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   c1/CNT_reg[12]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   c1/CNT_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   c1/CNT_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   c1/CNT_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   c1/CNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y49   c1/CNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   c1/CNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   c1/CNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   c1/CNT_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   c1/CNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   c1/CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   c1/CNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   c1/CNT_reg[12]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   c1/CNT_reg[13]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   c1/CNT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           777 Endpoints
Min Delay           777 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.266ns  (logic 6.402ns (31.588%)  route 13.864ns (68.412%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT4=3 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         4.842     5.360    processor/mips/dp/pcreg/q[4]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.150     5.510 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          2.008     7.518    processor/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     7.870 r  processor/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.675     8.545    processor/mips/dp/pcreg/rd10[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.348     8.893 r  processor/mips/dp/pcreg/i__carry_i_2/O
                         net (fo=3, routed)           1.261    10.154    processor/mips/dp/alu/srca[2]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.552 r  processor/mips/dp/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.552    processor/mips/dp/alu/result0_inferred__0/i__carry_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.865 f  processor/mips/dp/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    11.963    processor/mips/dp/pcreg/data1[7]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.306    12.269 f  processor/mips/dp/pcreg/RAM_reg_0_63_0_0_i_7/O
                         net (fo=35, routed)          1.201    13.470    processor/mips/dp/pcreg/q_reg[6]_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.594 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.969    14.563    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.154    14.717 r  processor/mips/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.811    16.527    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739    20.266 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.266    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.235ns  (logic 6.164ns (30.465%)  route 14.070ns (69.535%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT4=3 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         4.842     5.360    processor/mips/dp/pcreg/q[4]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.150     5.510 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          2.008     7.518    processor/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     7.870 r  processor/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.675     8.545    processor/mips/dp/pcreg/rd10[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.348     8.893 r  processor/mips/dp/pcreg/i__carry_i_2/O
                         net (fo=3, routed)           1.261    10.154    processor/mips/dp/alu/srca[2]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.552 r  processor/mips/dp/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.552    processor/mips/dp/alu/result0_inferred__0/i__carry_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.865 f  processor/mips/dp/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    11.963    processor/mips/dp/pcreg/data1[7]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.306    12.269 f  processor/mips/dp/pcreg/RAM_reg_0_63_0_0_i_7/O
                         net (fo=35, routed)          1.201    13.470    processor/mips/dp/pcreg/q_reg[6]_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.594 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.974    14.568    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.124    14.692 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.012    16.703    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    20.235 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.235    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.082ns  (logic 6.389ns (31.814%)  route 13.693ns (68.186%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT4=3 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         4.842     5.360    processor/mips/dp/pcreg/q[4]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.150     5.510 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          2.008     7.518    processor/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     7.870 r  processor/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.675     8.545    processor/mips/dp/pcreg/rd10[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.348     8.893 r  processor/mips/dp/pcreg/i__carry_i_2/O
                         net (fo=3, routed)           1.261    10.154    processor/mips/dp/alu/srca[2]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.552 r  processor/mips/dp/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.552    processor/mips/dp/alu/result0_inferred__0/i__carry_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.865 f  processor/mips/dp/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    11.963    processor/mips/dp/pcreg/data1[7]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.306    12.269 f  processor/mips/dp/pcreg/RAM_reg_0_63_0_0_i_7/O
                         net (fo=35, routed)          1.201    13.470    processor/mips/dp/pcreg/q_reg[6]_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.594 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.801    14.395    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.152    14.547 r  processor/mips/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.807    16.354    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    20.082 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.082    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.072ns  (logic 6.365ns (31.713%)  route 13.707ns (68.287%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT4=3 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         4.842     5.360    processor/mips/dp/pcreg/q[4]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.150     5.510 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          2.008     7.518    processor/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     7.870 r  processor/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.675     8.545    processor/mips/dp/pcreg/rd10[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.348     8.893 r  processor/mips/dp/pcreg/i__carry_i_2/O
                         net (fo=3, routed)           1.261    10.154    processor/mips/dp/alu/srca[2]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.552 r  processor/mips/dp/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.552    processor/mips/dp/alu/result0_inferred__0/i__carry_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.865 f  processor/mips/dp/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    11.963    processor/mips/dp/pcreg/data1[7]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.306    12.269 f  processor/mips/dp/pcreg/RAM_reg_0_63_0_0_i_7/O
                         net (fo=35, routed)          1.201    13.470    processor/mips/dp/pcreg/q_reg[6]_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.594 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.796    14.390    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.150    14.540 r  processor/mips/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.826    16.366    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    20.072 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.072    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.026ns  (logic 6.168ns (30.801%)  route 13.858ns (69.199%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT4=3 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         4.842     5.360    processor/mips/dp/pcreg/q[4]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.150     5.510 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          2.008     7.518    processor/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     7.870 r  processor/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.675     8.545    processor/mips/dp/pcreg/rd10[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.348     8.893 r  processor/mips/dp/pcreg/i__carry_i_2/O
                         net (fo=3, routed)           1.261    10.154    processor/mips/dp/alu/srca[2]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.552 r  processor/mips/dp/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.552    processor/mips/dp/alu/result0_inferred__0/i__carry_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.865 f  processor/mips/dp/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    11.963    processor/mips/dp/pcreg/data1[7]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.306    12.269 f  processor/mips/dp/pcreg/RAM_reg_0_63_0_0_i_7/O
                         net (fo=35, routed)          1.201    13.470    processor/mips/dp/pcreg/q_reg[6]_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.594 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.969    14.563    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.687 r  processor/mips/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804    16.491    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    20.026 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.026    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.942ns  (logic 6.144ns (30.808%)  route 13.798ns (69.192%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT4=3 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         4.842     5.360    processor/mips/dp/pcreg/q[4]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.150     5.510 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          2.008     7.518    processor/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     7.870 r  processor/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.675     8.545    processor/mips/dp/pcreg/rd10[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.348     8.893 r  processor/mips/dp/pcreg/i__carry_i_2/O
                         net (fo=3, routed)           1.261    10.154    processor/mips/dp/alu/srca[2]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.552 r  processor/mips/dp/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.552    processor/mips/dp/alu/result0_inferred__0/i__carry_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.865 f  processor/mips/dp/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    11.963    processor/mips/dp/pcreg/data1[7]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.306    12.269 f  processor/mips/dp/pcreg/RAM_reg_0_63_0_0_i_7/O
                         net (fo=35, routed)          1.201    13.470    processor/mips/dp/pcreg/q_reg[6]_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.594 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.796    14.390    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.514 r  processor/mips/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917    16.431    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.942 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.942    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/mips/dp/pcreg/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.927ns  (logic 3.676ns (18.447%)  route 16.251ns (81.553%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT3=1 LUT4=2 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         4.842     5.360    processor/mips/dp/pcreg/q[4]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.150     5.510 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          2.008     7.518    processor/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     7.870 r  processor/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.675     8.545    processor/mips/dp/pcreg/rd10[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.348     8.893 r  processor/mips/dp/pcreg/i__carry_i_2/O
                         net (fo=3, routed)           1.261    10.154    processor/mips/dp/alu/srca[2]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.552 r  processor/mips/dp/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.552    processor/mips/dp/alu/result0_inferred__0/i__carry_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.865 r  processor/mips/dp/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    11.963    processor/mips/dp/pcreg/data1[7]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.306    12.269 r  processor/mips/dp/pcreg/RAM_reg_0_63_0_0_i_7/O
                         net (fo=35, routed)          2.520    14.789    processor/mips/dp/pcreg/q_reg[6]_6
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124    14.913 r  processor/mips/dp/pcreg/q[6]_i_11/O
                         net (fo=1, routed)           1.089    16.002    processor/mips/dp/pcreg/q[6]_i_11_n_1
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.126 r  processor/mips/dp/pcreg/q[6]_i_6/O
                         net (fo=3, routed)           1.100    17.226    processor/mips/dp/pcadd2/q_reg[6]_i_3
    SLICE_X59Y12         LUT3 (Prop_lut3_I1_O)        0.124    17.350 r  processor/mips/dp/pcadd2/q[4]_i_4/O
                         net (fo=1, routed)           0.000    17.350    processor/mips/dp/pcreg/S[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.748 r  processor/mips/dp/pcreg/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.748    processor/mips/dp/pcreg/q_reg[4]_i_2_n_1
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.970 r  processor/mips/dp/pcreg/q_reg[6]_i_3/O[0]
                         net (fo=1, routed)           0.814    18.784    processor/mips/dp/pcreg/pcbrmux/y[5]
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.299    19.083 r  processor/mips/dp/pcreg/q[5]_i_1/O
                         net (fo=1, routed)           0.844    19.927    processor/mips/dp/pcreg/q[5]_i_1_n_1
    SLICE_X58Y15         FDCE                                         r  processor/mips/dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.913ns  (logic 6.162ns (30.945%)  route 13.751ns (69.055%))
  Logic Levels:           10  (CARRY4=2 FDCE=1 LUT4=3 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         4.842     5.360    processor/mips/dp/pcreg/q[4]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.150     5.510 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          2.008     7.518    processor/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     7.870 r  processor/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.675     8.545    processor/mips/dp/pcreg/rd10[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.348     8.893 r  processor/mips/dp/pcreg/i__carry_i_2/O
                         net (fo=3, routed)           1.261    10.154    processor/mips/dp/alu/srca[2]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.552 r  processor/mips/dp/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.552    processor/mips/dp/alu/result0_inferred__0/i__carry_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.865 f  processor/mips/dp/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    11.963    processor/mips/dp/pcreg/data1[7]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.306    12.269 f  processor/mips/dp/pcreg/RAM_reg_0_63_0_0_i_7/O
                         net (fo=35, routed)          1.201    13.470    processor/mips/dp/pcreg/q_reg[6]_6
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.594 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.801    14.395    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.519 r  processor/mips/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865    16.384    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.913 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.913    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/mips/dp/pcreg/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.406ns  (logic 3.792ns (19.541%)  route 15.614ns (80.459%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT3=1 LUT4=2 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         4.842     5.360    processor/mips/dp/pcreg/q[4]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.150     5.510 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          2.008     7.518    processor/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     7.870 r  processor/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.675     8.545    processor/mips/dp/pcreg/rd10[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.348     8.893 r  processor/mips/dp/pcreg/i__carry_i_2/O
                         net (fo=3, routed)           1.261    10.154    processor/mips/dp/alu/srca[2]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.552 r  processor/mips/dp/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.552    processor/mips/dp/alu/result0_inferred__0/i__carry_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.865 r  processor/mips/dp/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    11.963    processor/mips/dp/pcreg/data1[7]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.306    12.269 r  processor/mips/dp/pcreg/RAM_reg_0_63_0_0_i_7/O
                         net (fo=35, routed)          2.520    14.789    processor/mips/dp/pcreg/q_reg[6]_6
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124    14.913 r  processor/mips/dp/pcreg/q[6]_i_11/O
                         net (fo=1, routed)           1.089    16.002    processor/mips/dp/pcreg/q[6]_i_11_n_1
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.126 r  processor/mips/dp/pcreg/q[6]_i_6/O
                         net (fo=3, routed)           1.100    17.226    processor/mips/dp/pcadd2/q_reg[6]_i_3
    SLICE_X59Y12         LUT3 (Prop_lut3_I1_O)        0.124    17.350 r  processor/mips/dp/pcadd2/q[4]_i_4/O
                         net (fo=1, routed)           0.000    17.350    processor/mips/dp/pcreg/S[1]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.748 r  processor/mips/dp/pcreg/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.748    processor/mips/dp/pcreg/q_reg[4]_i_2_n_1
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.082 r  processor/mips/dp/pcreg/q_reg[6]_i_3/O[1]
                         net (fo=1, routed)           0.446    18.528    processor/mips/dp/pcreg/pcbrmux/y[6]
    SLICE_X58Y16         LUT6 (Prop_lut6_I0_O)        0.303    18.831 r  processor/mips/dp/pcreg/q[6]_i_1/O
                         net (fo=1, routed)           0.574    19.406    processor/mips/dp/pcreg/q[6]_i_1_n_1
    SLICE_X58Y15         FDCE                                         r  processor/mips/dp/pcreg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/mips/dp/pcreg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.095ns  (logic 3.639ns (19.058%)  route 15.456ns (80.942%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT3=1 LUT4=2 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         4.842     5.360    processor/mips/dp/pcreg/q[4]
    SLICE_X57Y19         LUT4 (Prop_lut4_I2_O)        0.150     5.510 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_0_5_i_9/O
                         net (fo=32, routed)          2.008     7.518    processor/mips/dp/rf/rf_reg_r1_0_31_0_5/ADDRB2
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.352     7.870 r  processor/mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB/O
                         net (fo=6, routed)           0.675     8.545    processor/mips/dp/pcreg/rd10[2]
    SLICE_X58Y17         LUT6 (Prop_lut6_I0_O)        0.348     8.893 r  processor/mips/dp/pcreg/i__carry_i_2/O
                         net (fo=3, routed)           1.261    10.154    processor/mips/dp/alu/srca[2]
    SLICE_X59Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.552 r  processor/mips/dp/alu/result0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.552    processor/mips/dp/alu/result0_inferred__0/i__carry_n_1
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.865 r  processor/mips/dp/alu/result0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           1.098    11.963    processor/mips/dp/pcreg/data1[7]
    SLICE_X62Y20         LUT4 (Prop_lut4_I2_O)        0.306    12.269 r  processor/mips/dp/pcreg/RAM_reg_0_63_0_0_i_7/O
                         net (fo=35, routed)          2.520    14.789    processor/mips/dp/pcreg/q_reg[6]_6
    SLICE_X62Y24         LUT6 (Prop_lut6_I2_O)        0.124    14.913 r  processor/mips/dp/pcreg/q[6]_i_11/O
                         net (fo=1, routed)           1.089    16.002    processor/mips/dp/pcreg/q[6]_i_11_n_1
    SLICE_X62Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.126 r  processor/mips/dp/pcreg/q[6]_i_6/O
                         net (fo=3, routed)           0.821    16.947    processor/mips/dp/pcadd2/q_reg[6]_i_3
    SLICE_X59Y12         LUT3 (Prop_lut3_I1_O)        0.124    17.071 r  processor/mips/dp/pcadd2/q[4]_i_5/O
                         net (fo=1, routed)           0.000    17.071    processor/mips/dp/pcreg/S[0]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    17.651 r  processor/mips/dp/pcreg/q_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.568    18.219    processor/mips/dp/pcreg/pcbrmux/y[3]
    SLICE_X58Y16         LUT6 (Prop_lut6_I5_O)        0.302    18.521 r  processor/mips/dp/pcreg/q[3]_i_1/O
                         net (fo=1, routed)           0.574    19.095    processor/mips/dp/pcreg/q[3]_i_1_n_1
    SLICE_X58Y15         FDCE                                         r  processor/mips/dp/pcreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/mips/dp/pcreg/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[4]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  processor/mips/dp/pcreg/q_reg[4]/Q
                         net (fo=136, routed)         0.200     0.364    processor/mips/dp/pcreg/q[4]
    SLICE_X56Y15         LUT6 (Prop_lut6_I3_O)        0.045     0.409 r  processor/mips/dp/pcreg/q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.409    processor/mips/dp/pcreg/q[4]_i_1_n_1
    SLICE_X56Y15         FDCE                                         r  processor/mips/dp/pcreg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/mips/dp/pcreg/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.186ns (31.620%)  route 0.402ns (68.380%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[6]/C
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  processor/mips/dp/pcreg/q_reg[6]/Q
                         net (fo=129, routed)         0.252     0.393    processor/mips/dp/pcreg/q[6]
    SLICE_X58Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.438 r  processor/mips/dp/pcreg/q[2]_i_1/O
                         net (fo=1, routed)           0.150     0.588    processor/mips/dp/pcreg/q[2]_i_1_n_1
    SLICE_X58Y15         FDCE                                         r  processor/mips/dp/pcreg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/mips/dp/pcreg/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.633ns  (logic 0.186ns (29.373%)  route 0.447ns (70.627%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[5]/C
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  processor/mips/dp/pcreg/q_reg[5]/Q
                         net (fo=136, routed)         0.256     0.397    processor/mips/dp/pcreg/q[5]
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.442 r  processor/mips/dp/pcreg/q[3]_i_1/O
                         net (fo=1, routed)           0.191     0.633    processor/mips/dp/pcreg/q[3]_i_1_n_1
    SLICE_X58Y15         FDCE                                         r  processor/mips/dp/pcreg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dmem/RAM_reg_0_63_23_23/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            processor/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.431ns (65.143%)  route 0.231ns (34.857%))
  Logic Levels:           2  (LUT5=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         RAMS64E                      0.000     0.000 r  processor/dmem/RAM_reg_0_63_23_23/SP/CLK
    SLICE_X64Y23         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     0.386 r  processor/dmem/RAM_reg_0_63_23_23/SP/O
                         net (fo=1, routed)           0.103     0.489    processor/mips/dp/pcreg/rd[23]
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.534 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.127     0.662    processor/mips/dp/rf/rf_reg_r1_0_31_18_23/DIC1
    SLICE_X60Y23         RAMD32                                       r  processor/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dmem/RAM_reg_0_63_23_23/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            processor/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.663ns  (logic 0.431ns (64.993%)  route 0.232ns (35.007%))
  Logic Levels:           2  (LUT5=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         RAMS64E                      0.000     0.000 r  processor/dmem/RAM_reg_0_63_23_23/SP/CLK
    SLICE_X64Y23         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     0.386 r  processor/dmem/RAM_reg_0_63_23_23/SP/O
                         net (fo=1, routed)           0.103     0.489    processor/mips/dp/pcreg/rd[23]
    SLICE_X62Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.534 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.129     0.663    processor/mips/dp/rf/rf_reg_r2_0_31_18_23/DIC1
    SLICE_X60Y24         RAMD32                                       r  processor/mips/dp/rf/rf_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dmem/RAM_reg_0_63_26_26/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            processor/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.433ns (63.036%)  route 0.254ns (36.964%))
  Logic Levels:           2  (LUT5=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         RAMS64E                      0.000     0.000 r  processor/dmem/RAM_reg_0_63_26_26/SP/CLK
    SLICE_X56Y23         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     0.388 r  processor/dmem/RAM_reg_0_63_26_26/SP/O
                         net (fo=1, routed)           0.108     0.496    processor/mips/dp/pcreg/rd[26]
    SLICE_X57Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.541 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.146     0.687    processor/mips/dp/rf/rf_reg_r2_0_31_24_29/DIB0
    SLICE_X56Y24         RAMD32                                       r  processor/mips/dp/rf/rf_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dmem/RAM_reg_0_63_30_30/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            processor/mips/dp/rf/rf_reg_r1_0_31_30_31/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.693ns  (logic 0.431ns (62.235%)  route 0.262ns (37.765%))
  Logic Levels:           2  (LUT5=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         RAMS64E                      0.000     0.000 r  processor/dmem/RAM_reg_0_63_30_30/SP/CLK
    SLICE_X64Y24         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     0.386 r  processor/dmem/RAM_reg_0_63_30_30/SP/O
                         net (fo=1, routed)           0.134     0.520    processor/mips/dp/pcreg/rd[30]
    SLICE_X62Y25         LUT5 (Prop_lut5_I2_O)        0.045     0.565 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.127     0.693    processor/mips/dp/rf/rf_reg_r1_0_31_30_31/D
    SLICE_X60Y25         RAMD32                                       r  processor/mips/dp/rf/rf_reg_r1_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/mips/dp/pcreg/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.186ns (26.819%)  route 0.508ns (73.181%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[3]/C
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  processor/mips/dp/pcreg/q_reg[3]/Q
                         net (fo=136, routed)         0.227     0.368    processor/mips/dp/pcreg/q[3]
    SLICE_X60Y15         LUT6 (Prop_lut6_I5_O)        0.045     0.413 r  processor/mips/dp/pcreg/q[5]_i_1/O
                         net (fo=1, routed)           0.280     0.694    processor/mips/dp/pcreg/q[5]_i_1_n_1
    SLICE_X58Y15         FDCE                                         r  processor/mips/dp/pcreg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/mips/dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            processor/mips/dp/pcreg/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.186ns (26.030%)  route 0.529ns (73.970%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDCE                         0.000     0.000 r  processor/mips/dp/pcreg/q_reg[6]/C
    SLICE_X58Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  processor/mips/dp/pcreg/q_reg[6]/Q
                         net (fo=129, routed)         0.337     0.478    processor/mips/dp/pcreg/q[6]
    SLICE_X58Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.523 r  processor/mips/dp/pcreg/q[6]_i_1/O
                         net (fo=1, routed)           0.191     0.715    processor/mips/dp/pcreg/q[6]_i_1_n_1
    SLICE_X58Y15         FDCE                                         r  processor/mips/dp/pcreg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/dmem/RAM_reg_0_63_21_21/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            processor/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.744ns  (logic 0.523ns (70.329%)  route 0.221ns (29.671%))
  Logic Levels:           2  (LUT5=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         RAMS64E                      0.000     0.000 r  processor/dmem/RAM_reg_0_63_21_21/SP/CLK
    SLICE_X64Y23         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.478     0.478 r  processor/dmem/RAM_reg_0_63_21_21/SP/O
                         net (fo=1, routed)           0.094     0.572    processor/mips/dp/pcreg/rd[21]
    SLICE_X63Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.617 r  processor/mips/dp/pcreg/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.126     0.744    processor/mips/dp/rf/rf_reg_r1_0_31_18_23/DIB1
    SLICE_X60Y23         RAMD32                                       r  processor/mips/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.437ns  (logic 4.535ns (53.746%)  route 3.902ns (46.254%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.123     6.791    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.915 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.969     7.884    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.154     8.038 r  processor/mips/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.811     9.849    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739    13.587 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.587    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.406ns  (logic 4.297ns (51.125%)  route 4.108ns (48.875%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.123     6.791    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.915 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.974     7.889    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.124     8.013 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.012    10.025    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.556 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.556    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 4.522ns (54.792%)  route 3.731ns (45.208%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.123     6.791    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.915 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.801     7.716    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.152     7.868 r  processor/mips/dp/pcreg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.807     9.675    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    13.403 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.403    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.243ns  (logic 4.498ns (54.572%)  route 3.745ns (45.428%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.123     6.791    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.915 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.796     7.711    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I3_O)        0.150     7.861 r  processor/mips/dp/pcreg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.826     9.687    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.393 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.393    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 4.301ns (52.473%)  route 3.896ns (47.527%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.123     6.791    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.915 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.969     7.884    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.008 r  processor/mips/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804     9.812    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.347 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.347    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.113ns  (logic 4.277ns (52.717%)  route 3.836ns (47.283%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.123     6.791    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.915 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.796     7.711    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.835 r  processor/mips/dp/pcreg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.917     9.752    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.263 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.263    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.295ns (53.132%)  route 3.789ns (46.868%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           1.123     6.791    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I3_O)        0.124     6.915 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.801     7.716    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.124     7.840 r  processor/mips/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.705    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.234 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.234    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.875ns  (logic 4.388ns (55.728%)  route 3.486ns (44.272%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  disp/count_reg[17]/Q
                         net (fo=9, routed)           1.823     7.492    disp/p_0_in[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.152     7.644 r  disp/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.306    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    13.025 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.025    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 4.373ns (55.779%)  route 3.467ns (44.221%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  disp/count_reg[17]/Q
                         net (fo=9, routed)           1.601     7.270    disp/p_0_in[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.150     7.420 r  disp/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     9.285    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.990 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.990    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.656ns  (logic 4.165ns (54.400%)  route 3.491ns (45.600%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.629     5.150    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  disp/count_reg[17]/Q
                         net (fo=9, routed)           1.823     7.492    disp/p_0_in[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     7.616 r  disp/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.284    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.807 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.807    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/mips/dp/pcreg/q_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.249ns (37.143%)  route 0.421ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  c2/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.175     1.769    c2/state[2]
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.101     1.870 f  c2/q[6]_i_2/O
                         net (fo=5, routed)           0.246     2.117    processor/mips/dp/pcreg/AR[0]
    SLICE_X56Y15         FDCE                                         f  processor/mips/dp/pcreg/q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/mips/dp/pcreg/q_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.249ns (29.024%)  route 0.609ns (70.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  c2/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.175     1.769    c2/state[2]
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.101     1.870 f  c2/q[6]_i_2/O
                         net (fo=5, routed)           0.434     2.304    processor/mips/dp/pcreg/AR[0]
    SLICE_X58Y15         FDCE                                         f  processor/mips/dp/pcreg/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/mips/dp/pcreg/q_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.249ns (29.024%)  route 0.609ns (70.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  c2/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.175     1.769    c2/state[2]
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.101     1.870 f  c2/q[6]_i_2/O
                         net (fo=5, routed)           0.434     2.304    processor/mips/dp/pcreg/AR[0]
    SLICE_X58Y15         FDCE                                         f  processor/mips/dp/pcreg/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/mips/dp/pcreg/q_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.249ns (29.024%)  route 0.609ns (70.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  c2/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.175     1.769    c2/state[2]
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.101     1.870 f  c2/q[6]_i_2/O
                         net (fo=5, routed)           0.434     2.304    processor/mips/dp/pcreg/AR[0]
    SLICE_X58Y15         FDCE                                         f  processor/mips/dp/pcreg/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/mips/dp/pcreg/q_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.249ns (29.024%)  route 0.609ns (70.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  c2/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.175     1.769    c2/state[2]
    SLICE_X54Y12         LUT3 (Prop_lut3_I2_O)        0.101     1.870 f  c2/q[6]_i_2/O
                         net (fo=5, routed)           0.434     2.304    processor/mips/dp/pcreg/AR[0]
    SLICE_X58Y15         FDCE                                         f  processor/mips/dp/pcreg/q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.490ns (66.595%)  route 0.747ns (33.405%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           0.189     1.825    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.164     2.033    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.045     2.078 r  processor/mips/dp/pcreg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.474    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.710 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.710    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.433ns (62.443%)  route 0.862ns (37.557%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           0.521     2.157    disp/p_0_in[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.202 r  disp/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.341     2.543    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.767 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.767    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.486ns (64.756%)  route 0.809ns (35.244%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           0.189     1.825    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.164     2.033    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.045     2.078 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.457     2.535    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.767 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.767    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.561ns (67.608%)  route 0.748ns (32.392%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           0.189     1.825    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X64Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.164     2.033    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.051     2.084 r  processor/mips/dp/pcreg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.480    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.301     3.782 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.782    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.484ns (64.140%)  route 0.830ns (35.860%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    disp/CLK
    SLICE_X64Y17         FDRE                                         r  disp/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  disp/count_reg[16]/Q
                         net (fo=9, routed)           0.208     1.844    processor/mips/dp/pcreg/p_0_in[0]
    SLICE_X63Y19         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.218     2.107    processor/mips/dp/pcreg/seg_OBUF[6]_inst_i_2_n_1
    SLICE_X65Y19         LUT4 (Prop_lut4_I2_O)        0.045     2.152 r  processor/mips/dp/pcreg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.556    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.786 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.786    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.759ns  (logic 1.601ns (33.649%)  route 3.157ns (66.351%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  button_clk_IBUF_inst/O
                         net (fo=3, routed)           3.157     4.609    c1/button_clk_IBUF
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.150     4.759 r  c1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.759    c1/nextstate[2]
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444     4.785    c1/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.575ns (33.285%)  route 3.157ns (66.715%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  button_clk_IBUF_inst/O
                         net (fo=3, routed)           3.157     4.609    c1/button_clk_IBUF
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.733 r  c1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.733    c1/FSM_sequential_state[0]_i_1_n_1
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444     4.785    c1/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.601ns (34.169%)  route 3.085ns (65.831%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  button_reset_IBUF_inst/O
                         net (fo=3, routed)           3.085     4.536    c2/button_reset_IBUF
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.150     4.686 r  c2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.686    c2/nextstate[2]
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448     4.789    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.660ns  (logic 1.575ns (33.802%)  route 3.085ns (66.198%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  button_reset_IBUF_inst/O
                         net (fo=3, routed)           3.085     4.536    c2/button_reset_IBUF
    SLICE_X54Y12         LUT5 (Prop_lut5_I1_O)        0.124     4.660 r  c2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.660    c2/FSM_sequential_state[0]_i_1__0_n_1
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448     4.789    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 1.601ns (35.366%)  route 2.926ns (64.634%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  button_clk_IBUF_inst/O
                         net (fo=3, routed)           2.926     4.378    c1/button_clk_IBUF
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.150     4.528 r  c1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.528    c1/FSM_sequential_state[1]_i_1_n_1
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444     4.785    c1/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.288ns  (logic 1.575ns (36.733%)  route 2.713ns (63.267%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  button_reset_IBUF_inst/O
                         net (fo=3, routed)           2.713     4.164    c2/button_reset_IBUF
    SLICE_X54Y12         LUT4 (Prop_lut4_I2_O)        0.124     4.288 r  c2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.288    c2/FSM_sequential_state[1]_i_1__0_n_1
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.448     4.789    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.264ns (17.722%)  route 1.227ns (82.278%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_reset_IBUF_inst/O
                         net (fo=3, routed)           1.227     1.446    c2/button_reset_IBUF
    SLICE_X54Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.491 r  c2/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.491    c2/FSM_sequential_state[1]_i_1__0_n_1
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.960    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.266ns (16.926%)  route 1.307ns (83.074%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_clk_IBUF_inst/O
                         net (fo=3, routed)           1.307     1.527    c1/button_clk_IBUF
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.047     1.574 r  c1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.574    c1/FSM_sequential_state[1]_i_1_n_1
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    c1/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.263ns (16.102%)  route 1.372ns (83.898%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  button_reset_IBUF_inst/O
                         net (fo=3, routed)           1.372     1.591    c2/button_reset_IBUF
    SLICE_X54Y12         LUT5 (Prop_lut5_I3_O)        0.044     1.635 r  c2/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.635    c2/nextstate[2]
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.960    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 button_reset
                            (input port)
  Destination:            c2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.264ns (16.153%)  route 1.372ns (83.847%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  button_reset (IN)
                         net (fo=0)                   0.000     0.000    button_reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_reset_IBUF_inst/O
                         net (fo=3, routed)           1.372     1.591    c2/button_reset_IBUF
    SLICE_X54Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.636 r  c2/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.636    c2/FSM_sequential_state[0]_i_1__0_n_1
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.960    c2/CLK_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  c2/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.263ns (15.840%)  route 1.399ns (84.160%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  button_clk_IBUF_inst/O
                         net (fo=3, routed)           1.399     1.619    c1/button_clk_IBUF
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.044     1.663 r  c1/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.663    c1/nextstate[2]
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    c1/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 button_clk
                            (input port)
  Destination:            c1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.264ns (15.890%)  route 1.399ns (84.110%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_clk (IN)
                         net (fo=0)                   0.000     0.000    button_clk
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_clk_IBUF_inst/O
                         net (fo=3, routed)           1.399     1.619    c1/button_clk_IBUF
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.664 r  c1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.664    c1/FSM_sequential_state[0]_i_1_n_1
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    c1/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  c1/FSM_sequential_state_reg[0]/C





