Analysis & Synthesis report for De0LEDPanel
Fri Aug 19 18:34:20 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |De0LEDPanel|dimmer:dimmer|state_q
 11. State Machine - |De0LEDPanel|dimmer:dimmer|state_d
 12. State Machine - |De0LEDPanel|led_panel:led_panel|state_q
 13. State Machine - |De0LEDPanel|led_panel:led_panel|state_d
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated
 19. Source assignments for ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated
 20. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component
 23. altpll Parameter Settings by Entity Instance
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "led_panel:led_panel"
 26. Port Connectivity Checks: "ext_mem:memory|dpram:ram_lo"
 27. Port Connectivity Checks: "ext_mem:memory|dpram:ram_hi"
 28. Port Connectivity Checks: "ext_mem:memory"
 29. Port Connectivity Checks: "pll:pll"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug 19 18:34:20 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; De0LEDPanel                                 ;
; Top-level Entity Name              ; De0LEDPanel                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 292                                         ;
;     Total combinational functions  ; 278                                         ;
;     Dedicated logic registers      ; 131                                         ;
; Total registers                    ; 131                                         ;
; Total pins                         ; 26                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 49,152                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; De0LEDPanel        ; De0LEDPanel        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+
; pll.v                            ; yes             ; User Wizard-Generated File            ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v                              ;         ;
; led_panel.v                      ; yes             ; User Verilog HDL File                 ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v                        ;         ;
; dpram.v                          ; yes             ; User Wizard-Generated File            ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v                            ;         ;
; De0LEDPanel_mem_init.hex         ; yes             ; User Hexadecimal (Intel-Format) File  ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel_mem_init.hex           ;         ;
; dimmer.v                         ; yes             ; User Verilog HDL File                 ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v                           ;         ;
; ext_mem.v                        ; yes             ; User Verilog HDL File                 ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/ext_mem.v                          ;         ;
; de0ledpanel.v                    ; yes             ; Auto-Found Verilog HDL File           ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction           ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/pll_altpll.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_f2r1.tdf           ; yes             ; Auto-Generated Megafunction           ; H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_f2r1.tdf             ;         ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 292                                                                        ;
;                                             ;                                                                            ;
; Total combinational functions               ; 278                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 103                                                                        ;
;     -- 3 input functions                    ; 74                                                                         ;
;     -- <=2 input functions                  ; 101                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 185                                                                        ;
;     -- arithmetic mode                      ; 93                                                                         ;
;                                             ;                                                                            ;
; Total registers                             ; 131                                                                        ;
;     -- Dedicated logic registers            ; 131                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 26                                                                         ;
; Total memory bits                           ; 49152                                                                      ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 180                                                                        ;
; Total fan-out                               ; 2362                                                                       ;
; Average fan-out                             ; 4.63                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name     ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |De0LEDPanel                                 ; 278 (0)           ; 131 (0)      ; 49152       ; 0            ; 0       ; 0         ; 26   ; 0            ; |De0LEDPanel                                                                                            ; De0LEDPanel     ; work         ;
;    |dimmer:dimmer|                           ; 128 (128)         ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|dimmer:dimmer                                                                              ; dimmer          ; work         ;
;    |ext_mem:memory|                          ; 2 (2)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory                                                                             ; ext_mem         ; work         ;
;       |dpram:ram_hi|                         ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_hi                                                                ; dpram           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_f2r1:auto_generated| ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated ; altsyncram_f2r1 ; work         ;
;       |dpram:ram_lo|                         ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_lo                                                                ; dpram           ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_f2r1:auto_generated| ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated ; altsyncram_f2r1 ; work         ;
;    |led_panel:led_panel|                     ; 148 (148)         ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|led_panel:led_panel                                                                        ; led_panel       ; work         ;
;    |pll:pll|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pll:pll                                                                                    ; pll             ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pll:pll|altpll:altpll_component                                                            ; altpll          ; work         ;
;          |pll_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |De0LEDPanel|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                  ; pll_altpll      ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; Name                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                      ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+
; ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; De0LEDPanel_mem_init.hex ;
; ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152 ; De0LEDPanel_mem_init.hex ;
+-------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |De0LEDPanel|ext_mem:memory|dpram:ram_hi ; dpram.v         ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |De0LEDPanel|ext_mem:memory|dpram:ram_lo ; dpram.v         ;
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |De0LEDPanel|pll:pll                     ; pll.v           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |De0LEDPanel|dimmer:dimmer|state_q                                      ;
+--------------------+--------------+-----------------+--------------------+--------------+
; Name               ; state_q.WAIT ; state_q.FILL_N1 ; state_q.FILL_START ; state_q.IDLE ;
+--------------------+--------------+-----------------+--------------------+--------------+
; state_q.IDLE       ; 0            ; 0               ; 0                  ; 0            ;
; state_q.FILL_START ; 0            ; 0               ; 1                  ; 1            ;
; state_q.FILL_N1    ; 0            ; 1               ; 0                  ; 1            ;
; state_q.WAIT       ; 1            ; 0               ; 0                  ; 1            ;
+--------------------+--------------+-----------------+--------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |De0LEDPanel|dimmer:dimmer|state_d                                      ;
+--------------------+--------------+-----------------+--------------------+--------------+
; Name               ; state_d.WAIT ; state_d.FILL_N1 ; state_d.FILL_START ; state_d.IDLE ;
+--------------------+--------------+-----------------+--------------------+--------------+
; state_d.IDLE       ; 0            ; 0               ; 0                  ; 0            ;
; state_d.FILL_START ; 0            ; 0               ; 1                  ; 1            ;
; state_d.FILL_N1    ; 0            ; 1               ; 0                  ; 1            ;
; state_d.WAIT       ; 1            ; 0               ; 0                  ; 1            ;
+--------------------+--------------+-----------------+--------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |De0LEDPanel|led_panel:led_panel|state_q                                                                                           ;
+------------------+------------------+---------------+--------------+-----------------+---------------+---------------+--------------+--------------+
; Name             ; state_q.PRE_READ ; state_q.SHIFT ; state_q.READ ; state_q.UNBLANK ; state_q.LATCH ; state_q.BLANK ; state_q.WAIT ; state_q.IDLE ;
+------------------+------------------+---------------+--------------+-----------------+---------------+---------------+--------------+--------------+
; state_q.IDLE     ; 0                ; 0             ; 0            ; 0               ; 0             ; 0             ; 0            ; 0            ;
; state_q.WAIT     ; 0                ; 0             ; 0            ; 0               ; 0             ; 0             ; 1            ; 1            ;
; state_q.BLANK    ; 0                ; 0             ; 0            ; 0               ; 0             ; 1             ; 0            ; 1            ;
; state_q.LATCH    ; 0                ; 0             ; 0            ; 0               ; 1             ; 0             ; 0            ; 1            ;
; state_q.UNBLANK  ; 0                ; 0             ; 0            ; 1               ; 0             ; 0             ; 0            ; 1            ;
; state_q.READ     ; 0                ; 0             ; 1            ; 0               ; 0             ; 0             ; 0            ; 1            ;
; state_q.SHIFT    ; 0                ; 1             ; 0            ; 0               ; 0             ; 0             ; 0            ; 1            ;
; state_q.PRE_READ ; 1                ; 0             ; 0            ; 0               ; 0             ; 0             ; 0            ; 1            ;
+------------------+------------------+---------------+--------------+-----------------+---------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |De0LEDPanel|led_panel:led_panel|state_d                                                                                           ;
+------------------+------------------+---------------+--------------+-----------------+---------------+---------------+--------------+--------------+
; Name             ; state_d.PRE_READ ; state_d.SHIFT ; state_d.READ ; state_d.UNBLANK ; state_d.LATCH ; state_d.BLANK ; state_d.WAIT ; state_d.IDLE ;
+------------------+------------------+---------------+--------------+-----------------+---------------+---------------+--------------+--------------+
; state_d.IDLE     ; 0                ; 0             ; 0            ; 0               ; 0             ; 0             ; 0            ; 0            ;
; state_d.WAIT     ; 0                ; 0             ; 0            ; 0               ; 0             ; 0             ; 1            ; 1            ;
; state_d.BLANK    ; 0                ; 0             ; 0            ; 0               ; 0             ; 1             ; 0            ; 1            ;
; state_d.LATCH    ; 0                ; 0             ; 0            ; 0               ; 1             ; 0             ; 0            ; 1            ;
; state_d.UNBLANK  ; 0                ; 0             ; 0            ; 1               ; 0             ; 0             ; 0            ; 1            ;
; state_d.READ     ; 0                ; 0             ; 1            ; 0               ; 0             ; 0             ; 0            ; 1            ;
; state_d.SHIFT    ; 0                ; 1             ; 0            ; 0               ; 0             ; 0             ; 0            ; 1            ;
; state_d.PRE_READ ; 1                ; 0             ; 0            ; 0               ; 0             ; 0             ; 0            ; 1            ;
+------------------+------------------+---------------+--------------+-----------------+---------------+---------------+--------------+--------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; dimmer:dimmer|state_q~2                ; Lost fanout        ;
; dimmer:dimmer|state_q~3                ; Lost fanout        ;
; dimmer:dimmer|state_d~8                ; Lost fanout        ;
; dimmer:dimmer|state_d~9                ; Lost fanout        ;
; led_panel:led_panel|state_q~11         ; Lost fanout        ;
; led_panel:led_panel|state_q~12         ; Lost fanout        ;
; led_panel:led_panel|state_q~13         ; Lost fanout        ;
; led_panel:led_panel|state_d~2          ; Lost fanout        ;
; led_panel:led_panel|state_d~3          ; Lost fanout        ;
; led_panel:led_panel|state_d~4          ; Lost fanout        ;
; Total Number of Removed Registers = 10 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 131   ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 96    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; dimmer:dimmer|color_pattern_d[1]       ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |De0LEDPanel|led_panel:led_panel|bit_plane[4]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |De0LEDPanel|led_panel:led_panel|time_slice_time[9] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |De0LEDPanel|led_panel:led_panel|A[3]               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |De0LEDPanel|led_panel:led_panel|BLUE[1]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |De0LEDPanel|led_panel:led_panel|col[4]             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |De0LEDPanel|dimmer:dimmer|LED[7]                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |De0LEDPanel|led_panel:led_panel|row[0]             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |De0LEDPanel|dimmer:dimmer|wr_col[4]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |De0LEDPanel|dimmer:dimmer|wr_row[4]                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |De0LEDPanel|dimmer:dimmer|color_pattern_q[1]       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |De0LEDPanel|dimmer:dimmer|wr_green[5]              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |De0LEDPanel|dimmer:dimmer|wr_blue[4]               ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |De0LEDPanel|dimmer:dimmer|wr_red[7]                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |De0LEDPanel|dimmer:dimmer|Selector12               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                     ;
+------------------------------------+--------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                  ;
; WIDTH_A                            ; 24                       ; Signed Integer                           ;
; WIDTHAD_A                          ; 11                       ; Signed Integer                           ;
; NUMWORDS_A                         ; 2048                     ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                  ;
; WIDTH_B                            ; 24                       ; Signed Integer                           ;
; WIDTHAD_B                          ; 11                       ; Signed Integer                           ;
; NUMWORDS_B                         ; 2048                     ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0                   ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                  ;
; BYTE_SIZE                          ; 8                        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                 ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                  ;
; INIT_FILE                          ; De0LEDPanel_mem_init.hex ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_f2r1          ; Untyped                                  ;
+------------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                     ;
+------------------------------------+--------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                  ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                  ;
; WIDTH_A                            ; 24                       ; Signed Integer                           ;
; WIDTHAD_A                          ; 11                       ; Signed Integer                           ;
; NUMWORDS_A                         ; 2048                     ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                  ;
; WIDTH_B                            ; 24                       ; Signed Integer                           ;
; WIDTHAD_B                          ; 11                       ; Signed Integer                           ;
; NUMWORDS_B                         ; 2048                     ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK0                   ; Untyped                                  ;
; OUTDATA_REG_B                      ; CLOCK0                   ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                  ;
; BYTE_SIZE                          ; 8                        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                 ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                  ;
; INIT_FILE                          ; De0LEDPanel_mem_init.hex ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                   ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_f2r1          ; Untyped                                  ;
+------------------------------------+--------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 2                                                           ;
; Entity Instance                           ; ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 24                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 24                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                    ;
; Entity Instance                           ; ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                   ;
;     -- WIDTH_A                            ; 24                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 24                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                      ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                    ;
+-------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_panel:led_panel"                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rd_addr ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_mem:memory|dpram:ram_lo"                                                                                                                              ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "rdaddress[10..10]" will be connected to GND. ;
; wraddress ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "wraddress[10..10]" will be connected to GND. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_mem:memory|dpram:ram_hi"                                                                                                                              ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "rdaddress[10..10]" will be connected to GND. ;
; wraddress ; Input ; Warning  ; Input port expression (10 bits) is smaller than the input port (11 bits) it drives.  Extra input bit(s) "wraddress[10..10]" will be connected to GND. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ext_mem:memory"                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_addr ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rd_addr ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 26                          ;
; cycloneiii_ff         ; 131                         ;
;     CLR               ; 5                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 46                          ;
;     ENA CLR           ; 36                          ;
;     ENA SLD           ; 14                          ;
;     SCLR              ; 3                           ;
;     SLD               ; 2                           ;
;     plain             ; 24                          ;
; cycloneiii_lcell_comb ; 278                         ;
;     arith             ; 93                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 43                          ;
;     normal            ; 185                         ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 103                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 5.50                        ;
; Average LUT depth     ; 2.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Aug 19 18:34:01 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off De0LEDPanel -c De0LEDPanel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file led_panel.v
    Info (12023): Found entity 1: led_panel File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file dpram.v
    Info (12023): Found entity 1: dpram File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dimmer.v
    Info (12023): Found entity 1: dimmer File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ext_mem.v
    Info (12023): Found entity 1: ext_mem File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/ext_mem.v Line: 1
Warning (12125): Using design file de0ledpanel.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: De0LEDPanel File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 6
Info (12127): Elaborating entity "De0LEDPanel" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 91
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v Line: 103
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ext_mem" for hierarchy "ext_mem:memory" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 103
Info (12128): Elaborating entity "dpram" for hierarchy "ext_mem:memory|dpram:ram_hi" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/ext_mem.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v Line: 89
Info (12130): Elaborated megafunction instantiation "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v Line: 89
Info (12133): Instantiated megafunction "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component" with the following parameter: File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dpram.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "init_file" = "De0LEDPanel_mem_init.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f2r1.tdf
    Info (12023): Found entity 1: altsyncram_f2r1 File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_f2r1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f2r1" for hierarchy "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "led_panel" for hierarchy "led_panel:led_panel" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 127
Warning (10230): Verilog HDL assignment warning at led_panel.v(114): truncated value with size 32 to match size of target (16) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 114
Warning (10230): Verilog HDL assignment warning at led_panel.v(143): truncated value with size 32 to match size of target (8) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 143
Warning (10230): Verilog HDL assignment warning at led_panel.v(146): truncated value with size 32 to match size of target (4) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 146
Warning (10230): Verilog HDL assignment warning at led_panel.v(207): truncated value with size 32 to match size of target (5) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 207
Info (10264): Verilog HDL Case Statement information at led_panel.v(117): all case item expressions in this case statement are onehot File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/led_panel.v Line: 117
Info (12128): Elaborating entity "dimmer" for hierarchy "dimmer:dimmer" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 141
Warning (10230): Verilog HDL assignment warning at dimmer.v(64): truncated value with size 32 to match size of target (2) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 64
Warning (10230): Verilog HDL assignment warning at dimmer.v(86): truncated value with size 32 to match size of target (5) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 86
Warning (10230): Verilog HDL assignment warning at dimmer.v(89): truncated value with size 32 to match size of target (5) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 89
Warning (10230): Verilog HDL assignment warning at dimmer.v(119): truncated value with size 32 to match size of target (8) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 119
Warning (10230): Verilog HDL assignment warning at dimmer.v(129): truncated value with size 32 to match size of target (8) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 129
Warning (10230): Verilog HDL assignment warning at dimmer.v(139): truncated value with size 32 to match size of target (8) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 139
Warning (10230): Verilog HDL assignment warning at dimmer.v(150): truncated value with size 32 to match size of target (10) File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 150
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rd_addr[10]" is missing source, defaulting to GND File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 78
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rd_addr[10]" is missing source, defaulting to GND File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/de0ledpanel.v Line: 78
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/dimmer.v Line: 63
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "ext_mem:memory|dpram:ram_hi|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_f2r1.tdf Line: 34
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "ext_mem:memory|dpram:ram_lo|altsyncram:altsyncram_component|altsyncram_f2r1:auto_generated|ALTSYNCRAM" File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/altsyncram_f2r1.tdf Line: 34
Info (144001): Generated suppressed messages file H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: H:/Projects/FPGA/Altera/FPGA-LED-Panel/db/pll_altpll.v Line: 44
Info (21057): Implemented 368 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 293 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 859 megabytes
    Info: Processing ended: Fri Aug 19 18:34:20 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Projects/FPGA/Altera/FPGA-LED-Panel/De0LEDPanel.map.smsg.


