Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.3.1 (lin64) Build 1056140 Thu Oct 30 16:30:39 MDT 2014
| Date             : Thu Sep  7 16:18:38 2017
| Host             : leopard-ubuntu running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file xt_connectivity_trd_power_routed.rpt -pb xt_connectivity_trd_power_summary_routed.pb
| Design           : xt_connectivity_trd
| Device           : xc7vx690tffg1761-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 9.626 |
| Dynamic (W)              | 9.127 |
| Device Static (W)        | 0.499 |
| Total Off-Chip Power (W) | 0.000 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 74.1  |
| Junction Temperature (C) | 35.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     1.204 |       22 |       --- |             --- |
| Slice Logic              |     1.080 |   339762 |       --- |             --- |
|   LUT as Logic           |     0.994 |   167917 |    433200 |           38.76 |
|   Register               |     0.053 |   139518 |    866400 |           16.10 |
|   LUT as Distributed RAM |     0.016 |     5306 |    174200 |            3.04 |
|   CARRY4                 |     0.014 |     2795 |    108300 |            2.58 |
|   LUT as Shift Register  |     0.002 |      305 |    174200 |            0.17 |
|   F7/F8 Muxes            |     0.002 |    11781 |    433200 |            2.71 |
|   Others                 |     0.000 |     3830 |       --- |             --- |
| Signals                  |     1.583 |   248400 |       --- |             --- |
| Block RAM                |     0.670 |      188 |      1470 |           12.78 |
| MMCM                     |     0.109 |        1 |        20 |            5.00 |
| PCIE                     |     0.334 |        1 |       --- |             --- |
| I/O                      |     0.009 |       21 |       850 |            2.47 |
| GTH                      |     4.097 |       12 |       --- |             --- |
| XADC                     |    <0.001 |        1 |       --- |             --- |
| Static Power             |     0.499 |          |           |                 |
| Total                    |     9.626 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     5.835 |       5.531 |      0.303 |
| Vccaux    |       1.800 |     0.119 |       0.063 |      0.057 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.042 |       0.026 |      0.016 |
| MGTAVcc   |       1.000 |     2.108 |       2.078 |      0.029 |
| MGTAVtt   |       1.200 |     1.138 |       1.131 |      0.008 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                       | Domain                                                                                                                                              | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_250mhz_mux                                                                                                                                              | ext_clk.pipe_clock_i/pipe_oobclk_in                                                                                                                 |             4.0 |
| clk_125mhz_mux                                                                                                                                              | ext_clk.pipe_clock_i/pipe_oobclk_in                                                                                                                 |             4.0 |
| clk50                                                                                                                                                       | clk_divide[1]                                                                                                                                       |            20.0 |
| network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK | network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txclk322 |             3.1 |
| pcie_inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK                                                | pcie_inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out                                                           |            10.0 |
| clk_250mhz                                                                                                                                                  | ext_clk.pipe_clock_i/clk_250mhz                                                                                                                     |             4.0 |
| network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                             | network_path_inst_1/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/rxclk322                             |             3.1 |
| userclk1                                                                                                                                                    | ext_clk.pipe_clock_i/userclk1                                                                                                                       |             2.0 |
| mmcm_fb                                                                                                                                                     | ext_clk.pipe_clock_i/mmcm_fb                                                                                                                        |            10.0 |
| xphy_refclk_clk_p                                                                                                                                           | xphy_refclk_clk_p                                                                                                                                   |             6.4 |
| userclk2                                                                                                                                                    | ext_clk.pipe_clock_i/userclk2                                                                                                                       |             4.0 |
| clk_125mhz                                                                                                                                                  | ext_clk.pipe_clock_i/clk_125mhz                                                                                                                     |             8.0 |
| network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK | network_path_inst_0/ten_gig_eth_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/rxclk322 |             3.1 |
| network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                             | network_path_inst_2/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/rxclk322                             |             3.1 |
| network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                             | network_path_inst_3/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/rxclk322                             |             3.1 |
| mcb_clk_ref                                                                                                                                                 | clk_ref_p                                                                                                                                           |             5.0 |
| sys_clk                                                                                                                                                     | pcie_clk_p                                                                                                                                          |            10.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                    | Power (W) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| xt_connectivity_trd                                                                                                                                                     |     9.086 |
|   U_PCIE_MON                                                                                                                                                            |     0.012 |
|   axilite_system                                                                                                                                                        |     0.006 |
|     axi4lite_system                                                                                                                                                     |     0.006 |
|       inst                                                                                                                                                              |     0.006 |
|         gen_sasd.crossbar_sasd_0                                                                                                                                        |     0.006 |
|           addr_arbiter_inst                                                                                                                                             |     0.003 |
|           gen_decerr.decerr_slave_inst                                                                                                                                  |    <0.001 |
|           reg_slice_r                                                                                                                                                   |     0.001 |
|           splitter_ar                                                                                                                                                   |    <0.001 |
|           splitter_aw                                                                                                                                                   |    <0.001 |
|   axis_ic_inst                                                                                                                                                          |     0.115 |
|     axis_ic_inst.genblk1[0].axis_ic_rd0_inst                                                                                                                            |     0.013 |
|       inst                                                                                                                                                              |     0.013 |
|         axis_interconnect_0                                                                                                                                             |     0.013 |
|           inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                       |     0.003 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.003 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.003 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.003 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.003 |
|                     gen_nested.dynamic_datapath_0                                                                                                                       |     0.003 |
|                       gen_nested.dynamic_datapath_0                                                                                                                     |     0.003 |
|                         gen_data_fifo.axis_data_fifo_0                                                                                                                  |     0.003 |
|                           gen_fifo_generator.fifo_generator_inst                                                                                                        |     0.003 |
|                             inst_fifo_gen                                                                                                                               |     0.003 |
|                               gaxis_fifo.gaxisf.axisf                                                                                                                   |     0.003 |
|                                 grf.rf                                                                                                                                  |     0.003 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                                           |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                       c2                                                                                                                                |     0.000 |
|                                     rpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                                           |    <0.001 |
|                                       c0                                                                                                                                |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                     wpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                 |     0.003 |
|                                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                            |    <0.001 |
|                                       inst_blk_mem_gen                                                                                                                  |    <0.001 |
|                                         gnativebmg.native_blk_mem_gen                                                                                                   |    <0.001 |
|                                           valid.cstr                                                                                                                    |    <0.001 |
|                                             ramloop[0].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[1].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[2].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[3].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[4].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                   rstblk                                                                                                                                |    <0.001 |
|           inst_si_datapath[0].dynamic_datapath_si                                                                                                                       |     0.010 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.010 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.010 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.010 |
|                   gen_clock_converter.axis_clock_converter_0                                                                                                            |     0.008 |
|                     gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                               |     0.008 |
|                       gen_fifo_generator.fifo_generator_inst                                                                                                            |     0.008 |
|                         inst_fifo_gen                                                                                                                                   |     0.008 |
|                           gaxis_fifo.gaxisf.axisf                                                                                                                       |     0.008 |
|                             grf.rf                                                                                                                                      |     0.008 |
|                               gntv_or_sync_fifo.gcx.clkx                                                                                                                |    <0.001 |
|                                 gsync_stage[1].rd_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[1].wr_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[2].rd_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[2].wr_stg_inst                                                                                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                                               |    <0.001 |
|                                 gras.rsts                                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                  |    <0.001 |
|                                 gwas.wsts                                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                     |     0.007 |
|                                 gdm.dm                                                                                                                                  |     0.005 |
|                                   RAM_reg_0_31_0_5                                                                                                                      |    <0.001 |
|                                   RAM_reg_0_31_102_107                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_108_113                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_114_119                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_120_125                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_126_131                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_132_137                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_138_143                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_144_149                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_150_155                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_156_161                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_162_167                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_168_173                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_174_179                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_180_185                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_186_191                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_192_197                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_198_203                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_204_209                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_210_215                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_216_221                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_222_227                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_228_233                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_234_239                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_240_245                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_246_251                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_252_257                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_258_263                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_264_269                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_270_275                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_276_281                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_282_287                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_288_288                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_30_35                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_36_41                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_42_47                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_48_53                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_54_59                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_60_65                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_66_71                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_72_77                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_78_83                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_84_89                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_90_95                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_96_101                                                                                                                   |    <0.001 |
|                               rstblk                                                                                                                                    |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.002 |
|                     gen_dwidth_converter.axis_dwidth_converter_0                                                                                                        |     0.002 |
|                       gen_upsizer_conversion.axisc_upsizer_0                                                                                                            |     0.002 |
|     axis_ic_inst.genblk1[0].axis_ic_wr0_inst                                                                                                                            |     0.015 |
|       inst                                                                                                                                                              |     0.015 |
|         axis_interconnect_0                                                                                                                                             |     0.015 |
|           inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                       |     0.015 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.015 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.015 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.015 |
|                   gen_dwidth_converter.axis_dwidth_converter_0                                                                                                          |     0.002 |
|                     gen_downsizer_conversion.axisc_downsizer_0                                                                                                          |     0.002 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.013 |
|                     gen_clock_converter.axis_clock_converter_0                                                                                                          |     0.007 |
|                       gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                             |     0.007 |
|                         gen_fifo_generator.fifo_generator_inst                                                                                                          |     0.007 |
|                           inst_fifo_gen                                                                                                                                 |     0.007 |
|                             gaxis_fifo.gaxisf.axisf                                                                                                                     |     0.007 |
|                               grf.rf                                                                                                                                    |     0.007 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                                              |    <0.001 |
|                                   gsync_stage[1].rd_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[1].wr_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[2].rd_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[2].wr_stg_inst                                                                                                            |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                                                |    <0.001 |
|                                   gr1.rfwft                                                                                                                             |    <0.001 |
|                                   gras.rsts                                                                                                                             |    <0.001 |
|                                   rpntr                                                                                                                                 |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                                                |    <0.001 |
|                                   gwas.wsts                                                                                                                             |    <0.001 |
|                                   wpntr                                                                                                                                 |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                                                   |     0.007 |
|                                   gdm.dm                                                                                                                                |     0.005 |
|                                     RAM_reg_0_31_0_5                                                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_102_107                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_108_113                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_114_119                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_120_125                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_126_131                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_132_137                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_138_143                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_144_149                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_150_155                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_156_161                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_162_167                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_168_173                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_174_179                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_180_185                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_186_191                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_192_197                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_198_203                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_204_209                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_210_215                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_216_221                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_222_227                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_228_233                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_234_239                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_240_245                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_246_251                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_252_257                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_258_263                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_264_269                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_270_275                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_276_281                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_282_287                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_288_288                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_60_65                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_66_71                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                                                   |    <0.001 |
|                                     RAM_reg_0_31_72_77                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_78_83                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_84_89                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_90_95                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_96_101                                                                                                                 |    <0.001 |
|                                 rstblk                                                                                                                                  |    <0.001 |
|                     gen_nested.dynamic_datapath_0                                                                                                                       |     0.006 |
|                       gen_nested.dynamic_datapath_0                                                                                                                     |     0.006 |
|                         gen_data_fifo.axis_data_fifo_0                                                                                                                  |     0.006 |
|                           gen_fifo_generator.fifo_generator_inst                                                                                                        |     0.006 |
|                             inst_fifo_gen                                                                                                                               |     0.006 |
|                               gaxis_fifo.gaxisf.axisf                                                                                                                   |     0.005 |
|                                 grf.rf                                                                                                                                  |     0.005 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                                           |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                       c2                                                                                                                                |    <0.001 |
|                                     rpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                                           |    <0.001 |
|                                       c0                                                                                                                                |     0.000 |
|                                       c1                                                                                                                                |    <0.001 |
|                                       gaf.c2                                                                                                                            |    <0.001 |
|                                     wpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                 |     0.004 |
|                                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                            |     0.002 |
|                                       inst_blk_mem_gen                                                                                                                  |     0.002 |
|                                         gnativebmg.native_blk_mem_gen                                                                                                   |     0.002 |
|                                           valid.cstr                                                                                                                    |     0.002 |
|                                             ramloop[0].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[1].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[2].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[3].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[4].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[5].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[6].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[7].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[8].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                   rstblk                                                                                                                                |    <0.001 |
|     axis_ic_inst.genblk1[2].axis_ic_rd0_inst                                                                                                                            |     0.013 |
|       inst                                                                                                                                                              |     0.013 |
|         axis_interconnect_0                                                                                                                                             |     0.013 |
|           inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                       |     0.003 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.003 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.003 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.003 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.003 |
|                     gen_nested.dynamic_datapath_0                                                                                                                       |     0.003 |
|                       gen_nested.dynamic_datapath_0                                                                                                                     |     0.003 |
|                         gen_data_fifo.axis_data_fifo_0                                                                                                                  |     0.003 |
|                           gen_fifo_generator.fifo_generator_inst                                                                                                        |     0.003 |
|                             inst_fifo_gen                                                                                                                               |     0.003 |
|                               gaxis_fifo.gaxisf.axisf                                                                                                                   |     0.003 |
|                                 grf.rf                                                                                                                                  |     0.003 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                                           |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                       c2                                                                                                                                |     0.000 |
|                                     rpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                                           |    <0.001 |
|                                       c0                                                                                                                                |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                     wpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                 |     0.002 |
|                                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                            |    <0.001 |
|                                       inst_blk_mem_gen                                                                                                                  |    <0.001 |
|                                         gnativebmg.native_blk_mem_gen                                                                                                   |    <0.001 |
|                                           valid.cstr                                                                                                                    |    <0.001 |
|                                             ramloop[0].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[1].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[2].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[3].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[4].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                   rstblk                                                                                                                                |    <0.001 |
|           inst_si_datapath[0].dynamic_datapath_si                                                                                                                       |     0.010 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.010 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.010 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.010 |
|                   gen_clock_converter.axis_clock_converter_0                                                                                                            |     0.008 |
|                     gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                               |     0.008 |
|                       gen_fifo_generator.fifo_generator_inst                                                                                                            |     0.008 |
|                         inst_fifo_gen                                                                                                                                   |     0.008 |
|                           gaxis_fifo.gaxisf.axisf                                                                                                                       |     0.008 |
|                             grf.rf                                                                                                                                      |     0.008 |
|                               gntv_or_sync_fifo.gcx.clkx                                                                                                                |    <0.001 |
|                                 gsync_stage[1].rd_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[1].wr_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[2].rd_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[2].wr_stg_inst                                                                                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                                               |    <0.001 |
|                                 gras.rsts                                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                  |    <0.001 |
|                                 gwas.wsts                                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                     |     0.007 |
|                                 gdm.dm                                                                                                                                  |     0.005 |
|                                   RAM_reg_0_31_0_5                                                                                                                      |    <0.001 |
|                                   RAM_reg_0_31_102_107                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_108_113                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_114_119                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_120_125                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_126_131                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_132_137                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_138_143                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_144_149                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_150_155                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_156_161                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_162_167                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_168_173                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_174_179                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_180_185                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_186_191                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_192_197                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_198_203                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_204_209                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_210_215                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_216_221                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_222_227                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_228_233                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_234_239                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_240_245                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_246_251                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_252_257                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_258_263                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_264_269                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_270_275                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_276_281                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_282_287                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_288_288                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_30_35                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_36_41                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_42_47                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_48_53                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_54_59                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_60_65                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_66_71                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_72_77                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_78_83                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_84_89                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_90_95                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_96_101                                                                                                                   |    <0.001 |
|                               rstblk                                                                                                                                    |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.002 |
|                     gen_dwidth_converter.axis_dwidth_converter_0                                                                                                        |     0.002 |
|                       gen_upsizer_conversion.axisc_upsizer_0                                                                                                            |     0.002 |
|     axis_ic_inst.genblk1[2].axis_ic_wr0_inst                                                                                                                            |     0.016 |
|       inst                                                                                                                                                              |     0.016 |
|         axis_interconnect_0                                                                                                                                             |     0.016 |
|           inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                       |     0.016 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.016 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.016 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.016 |
|                   gen_dwidth_converter.axis_dwidth_converter_0                                                                                                          |     0.002 |
|                     gen_downsizer_conversion.axisc_downsizer_0                                                                                                          |     0.002 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.014 |
|                     gen_clock_converter.axis_clock_converter_0                                                                                                          |     0.007 |
|                       gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                             |     0.007 |
|                         gen_fifo_generator.fifo_generator_inst                                                                                                          |     0.007 |
|                           inst_fifo_gen                                                                                                                                 |     0.007 |
|                             gaxis_fifo.gaxisf.axisf                                                                                                                     |     0.007 |
|                               grf.rf                                                                                                                                    |     0.007 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                                              |    <0.001 |
|                                   gsync_stage[1].rd_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[1].wr_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[2].rd_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[2].wr_stg_inst                                                                                                            |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                                                |    <0.001 |
|                                   gr1.rfwft                                                                                                                             |    <0.001 |
|                                   gras.rsts                                                                                                                             |    <0.001 |
|                                   rpntr                                                                                                                                 |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                                                |    <0.001 |
|                                   gwas.wsts                                                                                                                             |    <0.001 |
|                                   wpntr                                                                                                                                 |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                                                   |     0.007 |
|                                   gdm.dm                                                                                                                                |     0.005 |
|                                     RAM_reg_0_31_0_5                                                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_102_107                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_108_113                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_114_119                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_120_125                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_126_131                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_132_137                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_138_143                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_144_149                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_150_155                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_156_161                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_162_167                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_168_173                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_174_179                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_180_185                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_186_191                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_192_197                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_198_203                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_204_209                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_210_215                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_216_221                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_222_227                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_228_233                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_234_239                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_240_245                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_246_251                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_252_257                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_258_263                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_264_269                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_270_275                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_276_281                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_282_287                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_288_288                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_60_65                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_66_71                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                                                   |    <0.001 |
|                                     RAM_reg_0_31_72_77                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_78_83                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_84_89                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_90_95                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_96_101                                                                                                                 |    <0.001 |
|                                 rstblk                                                                                                                                  |    <0.001 |
|                     gen_nested.dynamic_datapath_0                                                                                                                       |     0.007 |
|                       gen_nested.dynamic_datapath_0                                                                                                                     |     0.007 |
|                         gen_data_fifo.axis_data_fifo_0                                                                                                                  |     0.007 |
|                           gen_fifo_generator.fifo_generator_inst                                                                                                        |     0.007 |
|                             inst_fifo_gen                                                                                                                               |     0.007 |
|                               gaxis_fifo.gaxisf.axisf                                                                                                                   |     0.006 |
|                                 grf.rf                                                                                                                                  |     0.006 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                                           |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                       c2                                                                                                                                |    <0.001 |
|                                     rpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                                           |    <0.001 |
|                                       c0                                                                                                                                |     0.000 |
|                                       c1                                                                                                                                |    <0.001 |
|                                       gaf.c2                                                                                                                            |    <0.001 |
|                                     wpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                 |     0.006 |
|                                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                            |     0.003 |
|                                       inst_blk_mem_gen                                                                                                                  |     0.003 |
|                                         gnativebmg.native_blk_mem_gen                                                                                                   |     0.003 |
|                                           valid.cstr                                                                                                                    |     0.003 |
|                                             ramloop[0].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[1].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[2].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[3].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[4].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[5].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[6].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[7].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[8].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                   rstblk                                                                                                                                |    <0.001 |
|     axis_ic_inst.genblk1[4].axis_ic_rd0_inst                                                                                                                            |     0.013 |
|       inst                                                                                                                                                              |     0.013 |
|         axis_interconnect_0                                                                                                                                             |     0.013 |
|           inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                       |     0.003 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.003 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.003 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.003 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.003 |
|                     gen_nested.dynamic_datapath_0                                                                                                                       |     0.003 |
|                       gen_nested.dynamic_datapath_0                                                                                                                     |     0.003 |
|                         gen_data_fifo.axis_data_fifo_0                                                                                                                  |     0.003 |
|                           gen_fifo_generator.fifo_generator_inst                                                                                                        |     0.003 |
|                             inst_fifo_gen                                                                                                                               |     0.003 |
|                               gaxis_fifo.gaxisf.axisf                                                                                                                   |     0.003 |
|                                 grf.rf                                                                                                                                  |     0.003 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                                           |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                       c2                                                                                                                                |     0.000 |
|                                     rpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                                           |    <0.001 |
|                                       c0                                                                                                                                |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                     wpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                 |     0.002 |
|                                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                            |    <0.001 |
|                                       inst_blk_mem_gen                                                                                                                  |    <0.001 |
|                                         gnativebmg.native_blk_mem_gen                                                                                                   |    <0.001 |
|                                           valid.cstr                                                                                                                    |    <0.001 |
|                                             ramloop[0].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[1].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[2].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[3].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[4].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                   rstblk                                                                                                                                |    <0.001 |
|           inst_si_datapath[0].dynamic_datapath_si                                                                                                                       |     0.010 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.010 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.010 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.010 |
|                   gen_clock_converter.axis_clock_converter_0                                                                                                            |     0.008 |
|                     gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                               |     0.008 |
|                       gen_fifo_generator.fifo_generator_inst                                                                                                            |     0.008 |
|                         inst_fifo_gen                                                                                                                                   |     0.008 |
|                           gaxis_fifo.gaxisf.axisf                                                                                                                       |     0.008 |
|                             grf.rf                                                                                                                                      |     0.008 |
|                               gntv_or_sync_fifo.gcx.clkx                                                                                                                |    <0.001 |
|                                 gsync_stage[1].rd_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[1].wr_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[2].rd_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[2].wr_stg_inst                                                                                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                                               |    <0.001 |
|                                 gras.rsts                                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                  |    <0.001 |
|                                 gwas.wsts                                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                     |     0.007 |
|                                 gdm.dm                                                                                                                                  |     0.005 |
|                                   RAM_reg_0_31_0_5                                                                                                                      |    <0.001 |
|                                   RAM_reg_0_31_102_107                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_108_113                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_114_119                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_120_125                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_126_131                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_132_137                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_138_143                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_144_149                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_150_155                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_156_161                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_162_167                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_168_173                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_174_179                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_180_185                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_186_191                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_192_197                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_198_203                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_204_209                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_210_215                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_216_221                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_222_227                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_228_233                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_234_239                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_240_245                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_246_251                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_252_257                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_258_263                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_264_269                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_270_275                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_276_281                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_282_287                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_288_288                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_30_35                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_36_41                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_42_47                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_48_53                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_54_59                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_60_65                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_66_71                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_72_77                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_78_83                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_84_89                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_90_95                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_96_101                                                                                                                   |    <0.001 |
|                               rstblk                                                                                                                                    |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.002 |
|                     gen_dwidth_converter.axis_dwidth_converter_0                                                                                                        |     0.002 |
|                       gen_upsizer_conversion.axisc_upsizer_0                                                                                                            |     0.002 |
|     axis_ic_inst.genblk1[4].axis_ic_wr0_inst                                                                                                                            |     0.016 |
|       inst                                                                                                                                                              |     0.016 |
|         axis_interconnect_0                                                                                                                                             |     0.016 |
|           inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                       |     0.016 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.016 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.016 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.016 |
|                   gen_dwidth_converter.axis_dwidth_converter_0                                                                                                          |     0.002 |
|                     gen_downsizer_conversion.axisc_downsizer_0                                                                                                          |     0.002 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.014 |
|                     gen_clock_converter.axis_clock_converter_0                                                                                                          |     0.007 |
|                       gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                             |     0.007 |
|                         gen_fifo_generator.fifo_generator_inst                                                                                                          |     0.007 |
|                           inst_fifo_gen                                                                                                                                 |     0.007 |
|                             gaxis_fifo.gaxisf.axisf                                                                                                                     |     0.007 |
|                               grf.rf                                                                                                                                    |     0.007 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                                              |    <0.001 |
|                                   gsync_stage[1].rd_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[1].wr_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[2].rd_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[2].wr_stg_inst                                                                                                            |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                                                |    <0.001 |
|                                   gr1.rfwft                                                                                                                             |    <0.001 |
|                                   gras.rsts                                                                                                                             |    <0.001 |
|                                   rpntr                                                                                                                                 |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                                                |    <0.001 |
|                                   gwas.wsts                                                                                                                             |    <0.001 |
|                                   wpntr                                                                                                                                 |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                                                   |     0.007 |
|                                   gdm.dm                                                                                                                                |     0.005 |
|                                     RAM_reg_0_31_0_5                                                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_102_107                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_108_113                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_114_119                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_120_125                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_126_131                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_132_137                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_138_143                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_144_149                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_150_155                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_156_161                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_162_167                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_168_173                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_174_179                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_180_185                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_186_191                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_192_197                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_198_203                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_204_209                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_210_215                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_216_221                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_222_227                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_228_233                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_234_239                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_240_245                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_246_251                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_252_257                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_258_263                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_264_269                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_270_275                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_276_281                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_282_287                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_288_288                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_60_65                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_66_71                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                                                   |    <0.001 |
|                                     RAM_reg_0_31_72_77                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_78_83                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_84_89                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_90_95                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_96_101                                                                                                                 |    <0.001 |
|                                 rstblk                                                                                                                                  |    <0.001 |
|                     gen_nested.dynamic_datapath_0                                                                                                                       |     0.007 |
|                       gen_nested.dynamic_datapath_0                                                                                                                     |     0.007 |
|                         gen_data_fifo.axis_data_fifo_0                                                                                                                  |     0.007 |
|                           gen_fifo_generator.fifo_generator_inst                                                                                                        |     0.007 |
|                             inst_fifo_gen                                                                                                                               |     0.007 |
|                               gaxis_fifo.gaxisf.axisf                                                                                                                   |     0.006 |
|                                 grf.rf                                                                                                                                  |     0.006 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                                           |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                       c2                                                                                                                                |    <0.001 |
|                                     rpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                                           |    <0.001 |
|                                       c0                                                                                                                                |     0.000 |
|                                       c1                                                                                                                                |    <0.001 |
|                                       gaf.c2                                                                                                                            |    <0.001 |
|                                     wpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                 |     0.006 |
|                                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                            |     0.003 |
|                                       inst_blk_mem_gen                                                                                                                  |     0.003 |
|                                         gnativebmg.native_blk_mem_gen                                                                                                   |     0.003 |
|                                           valid.cstr                                                                                                                    |     0.003 |
|                                             ramloop[0].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[1].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[2].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[3].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[4].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[5].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[6].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[7].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[8].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                   rstblk                                                                                                                                |    <0.001 |
|     axis_ic_inst.genblk1[6].axis_ic_rd0_inst                                                                                                                            |     0.013 |
|       inst                                                                                                                                                              |     0.013 |
|         axis_interconnect_0                                                                                                                                             |     0.013 |
|           inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                       |     0.003 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.003 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.003 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.003 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.003 |
|                     gen_nested.dynamic_datapath_0                                                                                                                       |     0.003 |
|                       gen_nested.dynamic_datapath_0                                                                                                                     |     0.003 |
|                         gen_data_fifo.axis_data_fifo_0                                                                                                                  |     0.003 |
|                           gen_fifo_generator.fifo_generator_inst                                                                                                        |     0.003 |
|                             inst_fifo_gen                                                                                                                               |     0.003 |
|                               gaxis_fifo.gaxisf.axisf                                                                                                                   |     0.003 |
|                                 grf.rf                                                                                                                                  |     0.003 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                                           |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                       c2                                                                                                                                |     0.000 |
|                                     rpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                                           |    <0.001 |
|                                       c0                                                                                                                                |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                     wpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                 |     0.002 |
|                                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                            |    <0.001 |
|                                       inst_blk_mem_gen                                                                                                                  |    <0.001 |
|                                         gnativebmg.native_blk_mem_gen                                                                                                   |    <0.001 |
|                                           valid.cstr                                                                                                                    |    <0.001 |
|                                             ramloop[0].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[1].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[2].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[3].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[4].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                   rstblk                                                                                                                                |    <0.001 |
|           inst_si_datapath[0].dynamic_datapath_si                                                                                                                       |     0.010 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.010 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.010 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.010 |
|                   gen_clock_converter.axis_clock_converter_0                                                                                                            |     0.008 |
|                     gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                               |     0.008 |
|                       gen_fifo_generator.fifo_generator_inst                                                                                                            |     0.008 |
|                         inst_fifo_gen                                                                                                                                   |     0.008 |
|                           gaxis_fifo.gaxisf.axisf                                                                                                                       |     0.008 |
|                             grf.rf                                                                                                                                      |     0.008 |
|                               gntv_or_sync_fifo.gcx.clkx                                                                                                                |    <0.001 |
|                                 gsync_stage[1].rd_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[1].wr_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[2].rd_stg_inst                                                                                                              |    <0.001 |
|                                 gsync_stage[2].wr_stg_inst                                                                                                              |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                                                                                                  |    <0.001 |
|                                 gr1.rfwft                                                                                                                               |    <0.001 |
|                                 gras.rsts                                                                                                                               |    <0.001 |
|                                 rpntr                                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                                                                                                  |    <0.001 |
|                                 gwas.wsts                                                                                                                               |    <0.001 |
|                                 wpntr                                                                                                                                   |    <0.001 |
|                               gntv_or_sync_fifo.mem                                                                                                                     |     0.007 |
|                                 gdm.dm                                                                                                                                  |     0.005 |
|                                   RAM_reg_0_31_0_5                                                                                                                      |    <0.001 |
|                                   RAM_reg_0_31_102_107                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_108_113                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_114_119                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_120_125                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_126_131                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_12_17                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_132_137                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_138_143                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_144_149                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_150_155                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_156_161                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_162_167                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_168_173                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_174_179                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_180_185                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_186_191                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_18_23                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_192_197                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_198_203                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_204_209                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_210_215                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_216_221                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_222_227                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_228_233                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_234_239                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_240_245                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_246_251                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_24_29                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_252_257                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_258_263                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_264_269                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_270_275                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_276_281                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_282_287                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_288_288                                                                                                                  |    <0.001 |
|                                   RAM_reg_0_31_30_35                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_36_41                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_42_47                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_48_53                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_54_59                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_60_65                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_66_71                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_6_11                                                                                                                     |    <0.001 |
|                                   RAM_reg_0_31_72_77                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_78_83                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_84_89                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_90_95                                                                                                                    |    <0.001 |
|                                   RAM_reg_0_31_96_101                                                                                                                   |    <0.001 |
|                               rstblk                                                                                                                                    |    <0.001 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.002 |
|                     gen_dwidth_converter.axis_dwidth_converter_0                                                                                                        |     0.002 |
|                       gen_upsizer_conversion.axisc_upsizer_0                                                                                                            |     0.002 |
|     axis_ic_inst.genblk1[6].axis_ic_wr0_inst                                                                                                                            |     0.016 |
|       inst                                                                                                                                                              |     0.016 |
|         axis_interconnect_0                                                                                                                                             |     0.016 |
|           inst_mi_datapath[0].dynamic_datapath_mi                                                                                                                       |     0.016 |
|             gen_nested.dynamic_datapath_0                                                                                                                               |     0.016 |
|               gen_nested.dynamic_datapath_0                                                                                                                             |     0.016 |
|                 gen_nested.dynamic_datapath_0                                                                                                                           |     0.016 |
|                   gen_dwidth_converter.axis_dwidth_converter_0                                                                                                          |     0.002 |
|                     gen_downsizer_conversion.axisc_downsizer_0                                                                                                          |     0.002 |
|                   gen_nested.dynamic_datapath_0                                                                                                                         |     0.014 |
|                     gen_clock_converter.axis_clock_converter_0                                                                                                          |     0.007 |
|                       gen_fifo_gen_ck_conv.axis_data_fifo_0                                                                                                             |     0.007 |
|                         gen_fifo_generator.fifo_generator_inst                                                                                                          |     0.007 |
|                           inst_fifo_gen                                                                                                                                 |     0.007 |
|                             gaxis_fifo.gaxisf.axisf                                                                                                                     |     0.007 |
|                               grf.rf                                                                                                                                    |     0.007 |
|                                 gntv_or_sync_fifo.gcx.clkx                                                                                                              |    <0.001 |
|                                   gsync_stage[1].rd_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[1].wr_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[2].rd_stg_inst                                                                                                            |    <0.001 |
|                                   gsync_stage[2].wr_stg_inst                                                                                                            |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.rd                                                                                                                |    <0.001 |
|                                   gr1.rfwft                                                                                                                             |    <0.001 |
|                                   gras.rsts                                                                                                                             |    <0.001 |
|                                   rpntr                                                                                                                                 |    <0.001 |
|                                 gntv_or_sync_fifo.gl0.wr                                                                                                                |    <0.001 |
|                                   gwas.wsts                                                                                                                             |    <0.001 |
|                                   wpntr                                                                                                                                 |    <0.001 |
|                                 gntv_or_sync_fifo.mem                                                                                                                   |     0.007 |
|                                   gdm.dm                                                                                                                                |     0.005 |
|                                     RAM_reg_0_31_0_5                                                                                                                    |    <0.001 |
|                                     RAM_reg_0_31_102_107                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_108_113                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_114_119                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_120_125                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_126_131                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_12_17                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_132_137                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_138_143                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_144_149                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_150_155                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_156_161                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_162_167                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_168_173                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_174_179                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_180_185                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_186_191                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_18_23                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_192_197                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_198_203                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_204_209                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_210_215                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_216_221                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_222_227                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_228_233                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_234_239                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_240_245                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_246_251                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_24_29                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_252_257                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_258_263                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_264_269                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_270_275                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_276_281                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_282_287                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_288_288                                                                                                                |    <0.001 |
|                                     RAM_reg_0_31_30_35                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_36_41                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_42_47                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_48_53                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_54_59                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_60_65                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_66_71                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_6_11                                                                                                                   |    <0.001 |
|                                     RAM_reg_0_31_72_77                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_78_83                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_84_89                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_90_95                                                                                                                  |    <0.001 |
|                                     RAM_reg_0_31_96_101                                                                                                                 |    <0.001 |
|                                 rstblk                                                                                                                                  |    <0.001 |
|                     gen_nested.dynamic_datapath_0                                                                                                                       |     0.007 |
|                       gen_nested.dynamic_datapath_0                                                                                                                     |     0.007 |
|                         gen_data_fifo.axis_data_fifo_0                                                                                                                  |     0.007 |
|                           gen_fifo_generator.fifo_generator_inst                                                                                                        |     0.007 |
|                             inst_fifo_gen                                                                                                                               |     0.007 |
|                               gaxis_fifo.gaxisf.axisf                                                                                                                   |     0.006 |
|                                 grf.rf                                                                                                                                  |     0.006 |
|                                   gntv_or_sync_fifo.gl0.rd                                                                                                              |    <0.001 |
|                                     gr1.rfwft                                                                                                                           |    <0.001 |
|                                     grss.rsts                                                                                                                           |    <0.001 |
|                                       c1                                                                                                                                |     0.000 |
|                                       c2                                                                                                                                |    <0.001 |
|                                     rpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.gl0.wr                                                                                                              |    <0.001 |
|                                     gwss.wsts                                                                                                                           |    <0.001 |
|                                       c0                                                                                                                                |     0.000 |
|                                       c1                                                                                                                                |    <0.001 |
|                                       gaf.c2                                                                                                                            |    <0.001 |
|                                     wpntr                                                                                                                               |    <0.001 |
|                                   gntv_or_sync_fifo.mem                                                                                                                 |     0.006 |
|                                     gbm.gbmg.gbmga.ngecc.bmg                                                                                                            |     0.003 |
|                                       inst_blk_mem_gen                                                                                                                  |     0.003 |
|                                         gnativebmg.native_blk_mem_gen                                                                                                   |     0.003 |
|                                           valid.cstr                                                                                                                    |     0.003 |
|                                             ramloop[0].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[1].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[2].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[3].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[4].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[5].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[6].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[7].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                             ramloop[8].ram.r                                                                                                            |    <0.001 |
|                                               prim_noinit.ram                                                                                                           |    <0.001 |
|                                   rstblk                                                                                                                                |    <0.001 |
|   cc_inst                                                                                                                                                               |     0.002 |
|     processor                                                                                                                                                           |     0.001 |
|       active_interrupt_lut                                                                                                                                              |    <0.001 |
|       address_loop[0].output_data.pc_vector_mux_lut                                                                                                                     |    <0.001 |
|       address_loop[10].output_data.pc_vector_mux_lut                                                                                                                    |    <0.001 |
|       address_loop[2].output_data.pc_vector_mux_lut                                                                                                                     |    <0.001 |
|       address_loop[4].output_data.pc_vector_mux_lut                                                                                                                     |    <0.001 |
|       address_loop[6].output_data.pc_vector_mux_lut                                                                                                                     |    <0.001 |
|       address_loop[8].output_data.pc_vector_mux_lut                                                                                                                     |    <0.001 |
|       alu_decode0_lut                                                                                                                                                   |    <0.001 |
|       alu_decode1_lut                                                                                                                                                   |    <0.001 |
|       alu_decode2_lut                                                                                                                                                   |    <0.001 |
|       carry_flag_lut                                                                                                                                                    |    <0.001 |
|       data_path_loop[0].arith_logical_lut                                                                                                                               |    <0.001 |
|       data_path_loop[0].lsb_shift_rotate.shift_rotate_lut                                                                                                               |    <0.001 |
|       data_path_loop[0].output_data.sy_kk_mux_lut                                                                                                                       |    <0.001 |
|       data_path_loop[0].second_operand.out_port_lut                                                                                                                     |    <0.001 |
|       data_path_loop[0].small_spm.small_spm_ram.spm_ram                                                                                                                 |    <0.001 |
|       data_path_loop[1].arith_logical_lut                                                                                                                               |    <0.001 |
|       data_path_loop[2].arith_logical_lut                                                                                                                               |    <0.001 |
|       data_path_loop[2].mid_shift_rotate.shift_rotate_lut                                                                                                               |    <0.001 |
|       data_path_loop[2].output_data.sy_kk_mux_lut                                                                                                                       |    <0.001 |
|       data_path_loop[3].arith_logical_lut                                                                                                                               |    <0.001 |
|       data_path_loop[4].arith_logical_lut                                                                                                                               |    <0.001 |
|       data_path_loop[4].mid_shift_rotate.shift_rotate_lut                                                                                                               |    <0.001 |
|       data_path_loop[4].output_data.sy_kk_mux_lut                                                                                                                       |    <0.001 |
|       data_path_loop[4].small_spm.small_spm_ram.spm_ram                                                                                                                 |    <0.001 |
|       data_path_loop[5].arith_logical_lut                                                                                                                               |    <0.001 |
|       data_path_loop[6].arith_logical_lut                                                                                                                               |    <0.001 |
|       data_path_loop[6].msb_shift_rotate.shift_rotate_lut                                                                                                               |    <0.001 |
|       data_path_loop[6].output_data.sy_kk_mux_lut                                                                                                                       |    <0.001 |
|       data_path_loop[7].arith_logical_lut                                                                                                                               |    <0.001 |
|       int_enable_type_lut                                                                                                                                               |    <0.001 |
|       lower_reg_banks                                                                                                                                                   |    <0.001 |
|       move_type_lut                                                                                                                                                     |    <0.001 |
|       pc_mode1_lut                                                                                                                                                      |    <0.001 |
|       push_pop_lut                                                                                                                                                      |    <0.001 |
|       register_enable_lut                                                                                                                                               |    <0.001 |
|       register_enable_type_lut                                                                                                                                          |    <0.001 |
|       reset_lut                                                                                                                                                         |    <0.001 |
|       stack_ram_high                                                                                                                                                    |    <0.001 |
|       stack_ram_low                                                                                                                                                     |    <0.001 |
|       t_state_lut                                                                                                                                                       |    <0.001 |
|       upper_reg_banks                                                                                                                                                   |    <0.001 |
|       use_zero_flag_lut                                                                                                                                                 |    <0.001 |
|     program_rom                                                                                                                                                         |    <0.001 |
|   comp_inst                                                                                                                                                             |     0.027 |
|     s2c0_compression_inst                                                                                                                                               |     0.027 |
|       inst                                                                                                                                                              |     0.027 |
|         comp_unit                                                                                                                                                       |    <0.001 |
|         controller                                                                                                                                                      |     0.005 |
|           U0                                                                                                                                                            |     0.005 |
|             gext_inst.abcv4_0_ext_inst                                                                                                                                  |     0.005 |
|               GEN_AXI4.I_FULL_AXI                                                                                                                                       |     0.005 |
|                 GEN_ARB.I_SNG_PORT                                                                                                                                      |    <0.001 |
|                 I_RD_CHNL                                                                                                                                               |     0.005 |
|                   I_WRAP_BRST                                                                                                                                           |    <0.001 |
|                 I_WR_CHNL                                                                                                                                               |    <0.001 |
|                   I_WRAP_BRST                                                                                                                                           |     0.000 |
|         dma                                                                                                                                                             |     0.019 |
|           U0                                                                                                                                                            |     0.019 |
|             GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I                                                                                           |     0.002 |
|             I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                                                                   |    <0.001 |
|             I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                                                                      |    <0.001 |
|             I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                                                                          |    <0.001 |
|         dout_bram                                                                                                                                                       |    <0.001 |
|           U0                                                                                                                                                            |    <0.001 |
|             inst_blk_mem_gen                                                                                                                                            |    <0.001 |
|               gnativebmg.native_blk_mem_gen                                                                                                                             |    <0.001 |
|                 valid.cstr                                                                                                                                              |    <0.001 |
|                   ramloop[0].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|                   ramloop[2].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|                   ramloop[3].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|                   ramloop[4].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|                   ramloop[5].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|                   ramloop[6].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|                   ramloop[7].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|         sg_bram_controller_inst                                                                                                                                         |     0.002 |
|         sg_bram_inst                                                                                                                                                    |    <0.001 |
|           U0                                                                                                                                                            |    <0.001 |
|             inst_blk_mem_gen                                                                                                                                            |    <0.001 |
|               gnativebmg.native_blk_mem_gen                                                                                                                             |    <0.001 |
|                 valid.cstr                                                                                                                                              |    <0.001 |
|                   ramloop[0].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|                   ramloop[2].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|                   ramloop[3].ram.r                                                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                                                     |    <0.001 |
|         shift                                                                                                                                                           |    <0.001 |
|         wbram                                                                                                                                                           |    <0.001 |
|   ext_clk.pipe_clock_i                                                                                                                                                  |     0.111 |
|   gen_chk_inst0                                                                                                                                                         |     0.028 |
|     U_CRC_CHK                                                                                                                                                           |     0.014 |
|       crc32_i                                                                                                                                                           |    <0.001 |
|     U_CRC_INSERT                                                                                                                                                        |     0.008 |
|       U_CRC32                                                                                                                                                           |     0.005 |
|     axi_stream_gen_i                                                                                                                                                    |     0.006 |
|   in_port_reg[0]_i_2                                                                                                                                                    |    <0.001 |
|   in_port_reg[0]_i_4                                                                                                                                                    |    <0.001 |
|   in_port_reg[1]_i_2                                                                                                                                                    |    <0.001 |
|   in_port_reg[1]_i_4                                                                                                                                                    |    <0.001 |
|   network_path_inst_0                                                                                                                                                   |     0.521 |
|     rx_interface_i                                                                                                                                                      |     0.006 |
|       axis_fifo_inst1                                                                                                                                                   |     0.002 |
|         U0                                                                                                                                                              |     0.002 |
|           inst_fifo_gen                                                                                                                                                 |     0.002 |
|             gaxis_fifo.gaxisf.axisf                                                                                                                                     |     0.002 |
|               grf.rf                                                                                                                                                    |     0.002 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                              |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                                                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                |    <0.001 |
|                   gr1.rfwft                                                                                                                                             |    <0.001 |
|                   gras.rsts                                                                                                                                             |    <0.001 |
|                     c0                                                                                                                                                  |     0.000 |
|                     c1                                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                |    <0.001 |
|                   gwas.gwdc1.wdcext                                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                             |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                     c2                                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                   |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                                                              |    <0.001 |
|                     inst_blk_mem_gen                                                                                                                                    |    <0.001 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                     |    <0.001 |
|                         valid.cstr                                                                                                                                      |    <0.001 |
|                           ramloop[0].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[2].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[3].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[4].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[5].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[6].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[7].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[8].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                 rstblk                                                                                                                                                  |    <0.001 |
|       cmd_fifo_inst                                                                                                                                                     |     0.002 |
|         U0                                                                                                                                                              |     0.002 |
|           inst_fifo_gen                                                                                                                                                 |     0.002 |
|             gconvfifo.rf                                                                                                                                                |     0.002 |
|               grf.rf                                                                                                                                                    |     0.002 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                |    <0.001 |
|                   grss.rsts                                                                                                                                             |    <0.001 |
|                     c1                                                                                                                                                  |     0.000 |
|                     c2                                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                |    <0.001 |
|                   gwss.wsts                                                                                                                                             |    <0.001 |
|                     c0                                                                                                                                                  |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                   |     0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                                                              |     0.001 |
|                     inst_blk_mem_gen                                                                                                                                    |     0.001 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                     |     0.001 |
|                         valid.cstr                                                                                                                                      |     0.001 |
|                           ramloop[0].ram.r                                                                                                                              |     0.001 |
|                             prim_noinit.ram                                                                                                                             |     0.001 |
|                 rstblk                                                                                                                                                  |    <0.001 |
|       sync_to_mac_clk_0                                                                                                                                                 |    <0.001 |
|       sync_to_mac_clk_1                                                                                                                                                 |    <0.001 |
|       sync_to_mac_clk_reset                                                                                                                                             |    <0.001 |
|     ten_gig_eth_pcs_pma_inst                                                                                                                                            |     0.389 |
|       inst                                                                                                                                                              |     0.389 |
|         ten_gig_eth_pcs_pma_block_i                                                                                                                                     |     0.388 |
|           cable_pull_logic_i                                                                                                                                            |     0.001 |
|             cable_pull_reset_rising_rxusrclk2_sync_i                                                                                                                    |    <0.001 |
|             cable_pull_reset_sync_i                                                                                                                                     |    <0.001 |
|             cable_unpull_reset_rising_rxusrclk2_sync_i                                                                                                                  |    <0.001 |
|             cable_unpull_reset_sync_i                                                                                                                                   |    <0.001 |
|           gt0_gtwizard_10gbaser_multi_gt_i                                                                                                                              |     0.327 |
|             gt0_gtwizard_gth_10gbaser_i                                                                                                                                 |     0.327 |
|           gt0_rxresetdone_i_regrx322_sync_i                                                                                                                             |    <0.001 |
|           gt0_rxresetdone_i_sync_i                                                                                                                                      |    <0.001 |
|           gt0_txresetdone_i_sync_i                                                                                                                                      |    <0.001 |
|           gtrxreset_clk156_sync_i                                                                                                                                       |    <0.001 |
|           qplllock_clk156_sync_i                                                                                                                                        |    <0.001 |
|           qplllock_rxusrclk2_sync_i                                                                                                                                     |    <0.001 |
|           qplllock_txusrclk2_sync_i                                                                                                                                     |    <0.001 |
|           ten_gig_eth_pcs_pma_ip_shared_logic_in_core_core                                                                                                              |     0.057 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i                           |     0.007 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5                                                                                                                   |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11                                                                                                                  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs2_i/resynch[0].synch_inst                     |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[0].synchc_inst                     |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[1].synchc_inst                     |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[2].synchc_inst                     |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[3].synchc_inst                     |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[0].synchc_inst  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[13].synchc_inst |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[15].synchc_inst |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[3].synchc_inst  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[6].synchc_inst  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[7].synchc_inst  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[9].synchc_inst  |    <0.001 |
|             ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i                 |     0.005 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5                                                                                                                   |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71                                                                                                                 |    <0.001 |
|               dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11                                                                                                                  |    <0.001 |
|           ten_gig_eth_pcs_pma_ip_shared_logic_in_core_local_clock_reset_block                                                                                           |     0.001 |
|             areset_rxusrclk2_sync_i                                                                                                                                     |    <0.001 |
|             clk156_areset_sync_i                                                                                                                                        |    <0.001 |
|             clk156_reset_rx_sync_i                                                                                                                                      |    <0.001 |
|             clk156_reset_tx_sync_i                                                                                                                                      |    <0.001 |
|             dclk_areset_sync_i                                                                                                                                          |    <0.001 |
|             dclk_reset_rx_sync_i                                                                                                                                        |    <0.001 |
|             gtrxreset_rxusrclk2_sync_i                                                                                                                                  |    <0.001 |
|             pma_resetout_rising_rxusrclk2_sync_i                                                                                                                        |    <0.001 |
|             rxreset322_sync_i                                                                                                                                           |    <0.001 |
|             rxresetdone_dclk_sync_i                                                                                                                                     |    <0.001 |
|             sim_speedup_controller_inst                                                                                                                                 |    <0.001 |
|             txreset322_sync_i                                                                                                                                           |    <0.001 |
|         ten_gig_eth_pcs_pma_gt_common_block                                                                                                                             |    <0.001 |
|         ten_gig_eth_pcs_pma_shared_clock_reset_block                                                                                                                    |     0.001 |
|           areset_clk156_sync_i                                                                                                                                          |    <0.001 |
|           gttxreset_txusrclk2_sync_i                                                                                                                                    |    <0.001 |
|           qplllock_txusrclk2_sync_i                                                                                                                                     |    <0.001 |
|     xgemac_core_inst                                                                                                                                                    |     0.127 |
|       inst                                                                                                                                                              |     0.127 |
|         ten_gig_eth_mac_axi_st_ip_core                                                                                                                                  |     0.125 |
|           xgmac_inst                                                                                                                                                    |     0.125 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_0_0                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_10_10                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_11_11                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_12_12                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_13_13                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_14_14                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_15_15                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_16_16                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_17_17                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_18_18                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_19_19                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_1_1                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_20_20                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_21_21                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_22_22                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_23_23                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_24_24                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_25_25                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_26_26                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_27_27                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_28_28                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_29_29                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_2_2                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_30_30                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_31_31                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_32_32                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_33_33                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_34_34                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_35_35                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_36_36                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_37_37                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_38_38                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_39_39                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_3_3                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_40_40                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_41_41                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_42_42                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_43_43                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_44_44                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_45_45                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_46_46                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_47_47                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_48_48                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_49_49                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_4_4                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_50_50                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_51_51                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_52_52                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_53_53                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_54_54                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_55_55                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_56_56                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_57_57                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_58_58                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_59_59                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_5_5                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_60_60                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_61_61                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_62_62                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_63_63                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_6_6                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_7_7                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_8_8                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_9_9                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_0_0                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_10_10                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_11_11                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_12_12                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_13_13                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_14_14                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_15_15                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_16_16                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_17_17                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_18_18                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_19_19                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_1_1                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_20_20                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_21_21                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_22_22                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_23_23                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_24_24                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_25_25                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_26_26                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_27_27                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_28_28                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_29_29                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_2_2                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_30_30                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_31_31                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_3_3                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_4_4                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_5_5                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_6_6                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_7_7                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_8_8                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_9_9                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/fifo_ram_reg_0_31_0_5                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/fifo_ram_reg_0_31_6_9                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/fifo_ram_reg_0_31_0_5                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/fifo_ram_reg_0_31_6_9                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/fifo_ram_reg_0_31_0_5                                                                           |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/fifo_ram_reg_0_31_6_9                                                                           |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_0_0                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_10_10                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_11_11                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_12_12                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_13_13                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_14_14                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_15_15                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_16_16                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_17_17                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_18_18                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_19_19                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_1_1                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_20_20                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_21_21                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_22_22                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_23_23                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_24_24                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_25_25                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_26_26                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_27_27                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_28_28                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_29_29                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_2_2                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_30_30                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_31_31                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_32_32                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_33_33                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_34_34                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_35_35                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_36_36                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_37_37                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_38_38                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_39_39                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_3_3                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_40_40                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_41_41                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_42_42                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_43_43                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_44_44                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_45_45                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_46_46                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_47_47                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_48_48                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_49_49                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_4_4                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_50_50                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_51_51                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_52_52                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_53_53                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_54_54                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_55_55                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_56_56                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_57_57                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_58_58                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_59_59                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_5_5                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_60_60                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_61_61                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_62_62                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_63_63                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_6_6                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_7_7                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_8_8                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_9_9                                                                                                      |    <0.001 |
|   network_path_inst_1                                                                                                                                                   |     0.529 |
|     rx_interface_i                                                                                                                                                      |     0.020 |
|       axis_fifo_inst1                                                                                                                                                   |     0.016 |
|         U0                                                                                                                                                              |     0.016 |
|           inst_fifo_gen                                                                                                                                                 |     0.016 |
|             gaxis_fifo.gaxisf.axisf                                                                                                                                     |     0.016 |
|               grf.rf                                                                                                                                                    |     0.016 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                              |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                                                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                |    <0.001 |
|                   gr1.rfwft                                                                                                                                             |    <0.001 |
|                   gras.rsts                                                                                                                                             |    <0.001 |
|                     c0                                                                                                                                                  |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                |    <0.001 |
|                   gwas.gwdc1.wdcext                                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                             |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                     c2                                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                   |     0.014 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                                                              |     0.014 |
|                     inst_blk_mem_gen                                                                                                                                    |     0.014 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                     |     0.014 |
|                         valid.cstr                                                                                                                                      |     0.014 |
|                           ramloop[0].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[2].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[3].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[4].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[5].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[6].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[7].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[8].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                 rstblk                                                                                                                                                  |    <0.001 |
|       cmd_fifo_inst                                                                                                                                                     |     0.002 |
|         U0                                                                                                                                                              |     0.002 |
|           inst_fifo_gen                                                                                                                                                 |     0.002 |
|             gconvfifo.rf                                                                                                                                                |     0.002 |
|               grf.rf                                                                                                                                                    |     0.002 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                |    <0.001 |
|                   grss.rsts                                                                                                                                             |    <0.001 |
|                     c1                                                                                                                                                  |     0.000 |
|                     c2                                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                |    <0.001 |
|                   gwss.wsts                                                                                                                                             |    <0.001 |
|                     c0                                                                                                                                                  |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                   |     0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                                                              |     0.001 |
|                     inst_blk_mem_gen                                                                                                                                    |     0.001 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                     |     0.001 |
|                         valid.cstr                                                                                                                                      |     0.001 |
|                           ramloop[0].ram.r                                                                                                                              |     0.001 |
|                             prim_noinit.ram                                                                                                                             |     0.001 |
|                 rstblk                                                                                                                                                  |    <0.001 |
|       sync_to_mac_clk_0                                                                                                                                                 |    <0.001 |
|       sync_to_mac_clk_1                                                                                                                                                 |    <0.001 |
|       sync_to_mac_clk_reset                                                                                                                                             |    <0.001 |
|     ten_gig_eth_pcs_pma_inst                                                                                                                                            |     0.389 |
|       inst                                                                                                                                                              |     0.389 |
|         cable_pull_logic_i                                                                                                                                              |     0.001 |
|           cable_pull_reset_rising_rxusrclk2_sync_i                                                                                                                      |    <0.001 |
|           cable_pull_reset_sync_i                                                                                                                                       |    <0.001 |
|           cable_unpull_reset_rising_rxusrclk2_sync_i                                                                                                                    |    <0.001 |
|           cable_unpull_reset_sync_i                                                                                                                                     |    <0.001 |
|         gt0_gtwizard_10gbaser_multi_gt_i                                                                                                                                |     0.327 |
|           gt0_gtwizard_gth_10gbaser_i                                                                                                                                   |     0.327 |
|         gt0_rxresetdone_i_regrx322_sync_i                                                                                                                               |    <0.001 |
|         gt0_rxresetdone_i_sync_i                                                                                                                                        |    <0.001 |
|         gt0_txresetdone_i_sync_i                                                                                                                                        |    <0.001 |
|         gtrxreset_clk156_sync_i                                                                                                                                         |    <0.001 |
|         qplllock_clk156_sync_i                                                                                                                                          |    <0.001 |
|         qplllock_rxusrclk2_sync_i                                                                                                                                       |    <0.001 |
|         qplllock_txusrclk2_sync_i                                                                                                                                       |    <0.001 |
|         ten_gig_eth_pcs_pma_ip_core                                                                                                                                     |     0.058 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i                             |     0.007 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5                                                                                                                     |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11                                                                                                                    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs2_i/resynch[0].synch_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[0].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[1].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[2].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[3].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[0].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[13].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[15].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[3].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[6].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[7].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[9].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i                   |     0.005 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5                                                                                                                     |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11                                                                                                                    |    <0.001 |
|         ten_gig_eth_pcs_pma_ip_local_clock_reset_block                                                                                                                  |     0.001 |
|           areset_rxusrclk2_sync_i                                                                                                                                       |    <0.001 |
|           clk156_areset_sync_i                                                                                                                                          |    <0.001 |
|           clk156_reset_rx_sync_i                                                                                                                                        |    <0.001 |
|           clk156_reset_tx_sync_i                                                                                                                                        |    <0.001 |
|           dclk_areset_sync_i                                                                                                                                            |    <0.001 |
|           dclk_reset_rx_sync_i                                                                                                                                          |    <0.001 |
|           gtrxreset_rxusrclk2_sync_i                                                                                                                                    |    <0.001 |
|           pma_resetout_rising_rxusrclk2_sync_i                                                                                                                          |    <0.001 |
|           rxreset322_sync_i                                                                                                                                             |    <0.001 |
|           rxresetdone_dclk_sync_i                                                                                                                                       |    <0.001 |
|           sim_speedup_controller_inst                                                                                                                                   |    <0.001 |
|           txreset322_sync_i                                                                                                                                             |    <0.001 |
|     xgemac_core_inst                                                                                                                                                    |     0.120 |
|       inst                                                                                                                                                              |     0.120 |
|         ten_gig_eth_mac_axi_st_ip_core                                                                                                                                  |     0.119 |
|           xgmac_inst                                                                                                                                                    |     0.119 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_0_0                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_10_10                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_11_11                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_12_12                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_13_13                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_14_14                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_15_15                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_16_16                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_17_17                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_18_18                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_19_19                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_1_1                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_20_20                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_21_21                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_22_22                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_23_23                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_24_24                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_25_25                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_26_26                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_27_27                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_28_28                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_29_29                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_2_2                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_30_30                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_31_31                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_32_32                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_33_33                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_34_34                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_35_35                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_36_36                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_37_37                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_38_38                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_39_39                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_3_3                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_40_40                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_41_41                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_42_42                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_43_43                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_44_44                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_45_45                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_46_46                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_47_47                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_48_48                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_49_49                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_4_4                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_50_50                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_51_51                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_52_52                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_53_53                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_54_54                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_55_55                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_56_56                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_57_57                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_58_58                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_59_59                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_5_5                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_60_60                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_61_61                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_62_62                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_63_63                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_6_6                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_7_7                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_8_8                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_9_9                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_0_0                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_10_10                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_11_11                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_12_12                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_13_13                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_14_14                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_15_15                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_16_16                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_17_17                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_18_18                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_19_19                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_1_1                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_20_20                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_21_21                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_22_22                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_23_23                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_24_24                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_25_25                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_26_26                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_27_27                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_28_28                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_29_29                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_2_2                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_30_30                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_31_31                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_3_3                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_4_4                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_5_5                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_6_6                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_7_7                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_8_8                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_9_9                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/fifo_ram_reg_0_31_0_5                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/fifo_ram_reg_0_31_6_9                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/fifo_ram_reg_0_31_0_5                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/fifo_ram_reg_0_31_6_9                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/fifo_ram_reg_0_31_0_5                                                                           |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/fifo_ram_reg_0_31_6_9                                                                           |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_0_0                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_10_10                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_11_11                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_12_12                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_13_13                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_14_14                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_15_15                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_16_16                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_17_17                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_18_18                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_19_19                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_1_1                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_20_20                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_21_21                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_22_22                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_23_23                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_24_24                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_25_25                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_26_26                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_27_27                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_28_28                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_29_29                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_2_2                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_30_30                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_31_31                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_32_32                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_33_33                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_34_34                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_35_35                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_36_36                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_37_37                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_38_38                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_39_39                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_3_3                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_40_40                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_41_41                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_42_42                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_43_43                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_44_44                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_45_45                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_46_46                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_47_47                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_48_48                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_49_49                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_4_4                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_50_50                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_51_51                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_52_52                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_53_53                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_54_54                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_55_55                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_56_56                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_57_57                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_58_58                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_59_59                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_5_5                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_60_60                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_61_61                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_62_62                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_63_63                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_6_6                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_7_7                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_8_8                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_9_9                                                                                                      |    <0.001 |
|   network_path_inst_2                                                                                                                                                   |     0.533 |
|     rx_interface_i                                                                                                                                                      |     0.020 |
|       axis_fifo_inst1                                                                                                                                                   |     0.016 |
|         U0                                                                                                                                                              |     0.016 |
|           inst_fifo_gen                                                                                                                                                 |     0.016 |
|             gaxis_fifo.gaxisf.axisf                                                                                                                                     |     0.016 |
|               grf.rf                                                                                                                                                    |     0.016 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                              |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                                                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                |    <0.001 |
|                   gr1.rfwft                                                                                                                                             |    <0.001 |
|                   gras.rsts                                                                                                                                             |    <0.001 |
|                     c0                                                                                                                                                  |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                |    <0.001 |
|                   gwas.gwdc1.wdcext                                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                             |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                     c2                                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                   |     0.014 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                                                              |     0.014 |
|                     inst_blk_mem_gen                                                                                                                                    |     0.014 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                     |     0.014 |
|                         valid.cstr                                                                                                                                      |     0.014 |
|                           ramloop[0].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[2].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[3].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[4].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[5].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[6].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[7].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[8].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                 rstblk                                                                                                                                                  |    <0.001 |
|       cmd_fifo_inst                                                                                                                                                     |     0.002 |
|         U0                                                                                                                                                              |     0.002 |
|           inst_fifo_gen                                                                                                                                                 |     0.002 |
|             gconvfifo.rf                                                                                                                                                |     0.002 |
|               grf.rf                                                                                                                                                    |     0.002 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                |    <0.001 |
|                   grss.rsts                                                                                                                                             |    <0.001 |
|                     c1                                                                                                                                                  |     0.000 |
|                     c2                                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                |    <0.001 |
|                   gwss.wsts                                                                                                                                             |    <0.001 |
|                     c0                                                                                                                                                  |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                   |     0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                                                              |     0.001 |
|                     inst_blk_mem_gen                                                                                                                                    |     0.001 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                     |     0.001 |
|                         valid.cstr                                                                                                                                      |     0.001 |
|                           ramloop[0].ram.r                                                                                                                              |     0.001 |
|                             prim_noinit.ram                                                                                                                             |     0.001 |
|                 rstblk                                                                                                                                                  |    <0.001 |
|       sync_to_mac_clk_0                                                                                                                                                 |    <0.001 |
|       sync_to_mac_clk_1                                                                                                                                                 |    <0.001 |
|       sync_to_mac_clk_reset                                                                                                                                             |    <0.001 |
|     ten_gig_eth_pcs_pma_inst                                                                                                                                            |     0.389 |
|       inst                                                                                                                                                              |     0.389 |
|         cable_pull_logic_i                                                                                                                                              |     0.001 |
|           cable_pull_reset_rising_rxusrclk2_sync_i                                                                                                                      |    <0.001 |
|           cable_pull_reset_sync_i                                                                                                                                       |    <0.001 |
|           cable_unpull_reset_rising_rxusrclk2_sync_i                                                                                                                    |    <0.001 |
|           cable_unpull_reset_sync_i                                                                                                                                     |    <0.001 |
|         gt0_gtwizard_10gbaser_multi_gt_i                                                                                                                                |     0.327 |
|           gt0_gtwizard_gth_10gbaser_i                                                                                                                                   |     0.327 |
|         gt0_rxresetdone_i_regrx322_sync_i                                                                                                                               |    <0.001 |
|         gt0_rxresetdone_i_sync_i                                                                                                                                        |    <0.001 |
|         gt0_txresetdone_i_sync_i                                                                                                                                        |    <0.001 |
|         gtrxreset_clk156_sync_i                                                                                                                                         |    <0.001 |
|         qplllock_clk156_sync_i                                                                                                                                          |    <0.001 |
|         qplllock_rxusrclk2_sync_i                                                                                                                                       |    <0.001 |
|         qplllock_txusrclk2_sync_i                                                                                                                                       |    <0.001 |
|         ten_gig_eth_pcs_pma_ip_core                                                                                                                                     |     0.058 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i                             |     0.007 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5                                                                                                                     |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11                                                                                                                    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs2_i/resynch[0].synch_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[0].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[1].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[2].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[3].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[0].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[13].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[15].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[3].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[6].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[7].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[9].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i                   |     0.005 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5                                                                                                                     |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11                                                                                                                    |    <0.001 |
|         ten_gig_eth_pcs_pma_ip_local_clock_reset_block                                                                                                                  |     0.001 |
|           areset_rxusrclk2_sync_i                                                                                                                                       |    <0.001 |
|           clk156_areset_sync_i                                                                                                                                          |    <0.001 |
|           clk156_reset_rx_sync_i                                                                                                                                        |    <0.001 |
|           clk156_reset_tx_sync_i                                                                                                                                        |    <0.001 |
|           dclk_areset_sync_i                                                                                                                                            |    <0.001 |
|           dclk_reset_rx_sync_i                                                                                                                                          |    <0.001 |
|           gtrxreset_rxusrclk2_sync_i                                                                                                                                    |    <0.001 |
|           pma_resetout_rising_rxusrclk2_sync_i                                                                                                                          |    <0.001 |
|           rxreset322_sync_i                                                                                                                                             |    <0.001 |
|           rxresetdone_dclk_sync_i                                                                                                                                       |    <0.001 |
|           sim_speedup_controller_inst                                                                                                                                   |    <0.001 |
|           txreset322_sync_i                                                                                                                                             |    <0.001 |
|     xgemac_core_inst                                                                                                                                                    |     0.125 |
|       inst                                                                                                                                                              |     0.125 |
|         ten_gig_eth_mac_axi_st_ip_core                                                                                                                                  |     0.124 |
|           xgmac_inst                                                                                                                                                    |     0.124 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_0_0                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_10_10                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_11_11                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_12_12                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_13_13                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_14_14                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_15_15                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_16_16                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_17_17                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_18_18                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_19_19                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_1_1                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_20_20                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_21_21                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_22_22                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_23_23                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_24_24                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_25_25                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_26_26                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_27_27                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_28_28                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_29_29                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_2_2                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_30_30                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_31_31                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_32_32                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_33_33                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_34_34                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_35_35                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_36_36                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_37_37                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_38_38                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_39_39                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_3_3                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_40_40                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_41_41                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_42_42                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_43_43                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_44_44                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_45_45                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_46_46                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_47_47                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_48_48                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_49_49                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_4_4                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_50_50                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_51_51                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_52_52                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_53_53                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_54_54                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_55_55                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_56_56                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_57_57                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_58_58                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_59_59                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_5_5                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_60_60                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_61_61                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_62_62                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_63_63                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_6_6                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_7_7                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_8_8                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_9_9                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_0_0                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_10_10                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_11_11                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_12_12                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_13_13                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_14_14                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_15_15                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_16_16                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_17_17                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_18_18                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_19_19                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_1_1                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_20_20                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_21_21                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_22_22                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_23_23                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_24_24                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_25_25                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_26_26                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_27_27                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_28_28                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_29_29                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_2_2                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_30_30                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_31_31                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_3_3                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_4_4                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_5_5                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_6_6                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_7_7                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_8_8                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_9_9                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/fifo_ram_reg_0_31_0_5                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/fifo_ram_reg_0_31_6_9                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/fifo_ram_reg_0_31_0_5                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/fifo_ram_reg_0_31_6_9                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/fifo_ram_reg_0_31_0_5                                                                           |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/fifo_ram_reg_0_31_6_9                                                                           |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_0_0                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_10_10                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_11_11                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_12_12                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_13_13                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_14_14                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_15_15                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_16_16                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_17_17                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_18_18                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_19_19                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_1_1                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_20_20                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_21_21                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_22_22                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_23_23                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_24_24                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_25_25                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_26_26                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_27_27                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_28_28                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_29_29                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_2_2                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_30_30                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_31_31                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_32_32                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_33_33                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_34_34                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_35_35                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_36_36                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_37_37                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_38_38                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_39_39                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_3_3                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_40_40                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_41_41                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_42_42                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_43_43                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_44_44                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_45_45                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_46_46                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_47_47                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_48_48                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_49_49                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_4_4                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_50_50                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_51_51                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_52_52                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_53_53                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_54_54                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_55_55                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_56_56                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_57_57                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_58_58                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_59_59                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_5_5                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_60_60                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_61_61                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_62_62                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_63_63                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_6_6                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_7_7                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_8_8                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_9_9                                                                                                      |    <0.001 |
|   network_path_inst_3                                                                                                                                                   |     0.536 |
|     rx_interface_i                                                                                                                                                      |     0.020 |
|       axis_fifo_inst1                                                                                                                                                   |     0.016 |
|         U0                                                                                                                                                              |     0.016 |
|           inst_fifo_gen                                                                                                                                                 |     0.016 |
|             gaxis_fifo.gaxisf.axisf                                                                                                                                     |     0.016 |
|               grf.rf                                                                                                                                                    |     0.016 |
|                 gntv_or_sync_fifo.gcx.clkx                                                                                                                              |    <0.001 |
|                   gsync_stage[1].rd_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[1].wr_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[2].rd_stg_inst                                                                                                                            |    <0.001 |
|                   gsync_stage[2].wr_stg_inst                                                                                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                |    <0.001 |
|                   gr1.rfwft                                                                                                                                             |    <0.001 |
|                   gras.rsts                                                                                                                                             |    <0.001 |
|                     c0                                                                                                                                                  |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                |    <0.001 |
|                   gwas.gwdc1.wdcext                                                                                                                                     |    <0.001 |
|                   gwas.wsts                                                                                                                                             |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                     c2                                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                   |     0.014 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                                                              |     0.014 |
|                     inst_blk_mem_gen                                                                                                                                    |     0.014 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                     |     0.014 |
|                         valid.cstr                                                                                                                                      |     0.014 |
|                           ramloop[0].ram.r                                                                                                                              |    <0.001 |
|                             prim_noinit.ram                                                                                                                             |    <0.001 |
|                           ramloop[1].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[2].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[3].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[4].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[5].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[6].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[7].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                           ramloop[8].ram.r                                                                                                                              |     0.002 |
|                             prim_noinit.ram                                                                                                                             |     0.002 |
|                 rstblk                                                                                                                                                  |    <0.001 |
|       cmd_fifo_inst                                                                                                                                                     |     0.002 |
|         U0                                                                                                                                                              |     0.002 |
|           inst_fifo_gen                                                                                                                                                 |     0.002 |
|             gconvfifo.rf                                                                                                                                                |     0.002 |
|               grf.rf                                                                                                                                                    |     0.002 |
|                 gntv_or_sync_fifo.gl0.rd                                                                                                                                |    <0.001 |
|                   grss.rsts                                                                                                                                             |    <0.001 |
|                     c1                                                                                                                                                  |     0.000 |
|                     c2                                                                                                                                                  |    <0.001 |
|                   rpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                                                                                                |    <0.001 |
|                   gwss.wsts                                                                                                                                             |    <0.001 |
|                     c0                                                                                                                                                  |    <0.001 |
|                     c1                                                                                                                                                  |    <0.001 |
|                   wpntr                                                                                                                                                 |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                                                                                                   |     0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                                                                                              |     0.001 |
|                     inst_blk_mem_gen                                                                                                                                    |     0.001 |
|                       gnativebmg.native_blk_mem_gen                                                                                                                     |     0.001 |
|                         valid.cstr                                                                                                                                      |     0.001 |
|                           ramloop[0].ram.r                                                                                                                              |     0.001 |
|                             prim_noinit.ram                                                                                                                             |     0.001 |
|                 rstblk                                                                                                                                                  |    <0.001 |
|       sync_to_mac_clk_0                                                                                                                                                 |    <0.001 |
|       sync_to_mac_clk_1                                                                                                                                                 |    <0.001 |
|       sync_to_mac_clk_reset                                                                                                                                             |    <0.001 |
|     ten_gig_eth_pcs_pma_inst                                                                                                                                            |     0.392 |
|       inst                                                                                                                                                              |     0.392 |
|         cable_pull_logic_i                                                                                                                                              |     0.001 |
|           cable_pull_reset_rising_rxusrclk2_sync_i                                                                                                                      |    <0.001 |
|           cable_pull_reset_sync_i                                                                                                                                       |    <0.001 |
|           cable_unpull_reset_rising_rxusrclk2_sync_i                                                                                                                    |    <0.001 |
|           cable_unpull_reset_sync_i                                                                                                                                     |    <0.001 |
|         gt0_gtwizard_10gbaser_multi_gt_i                                                                                                                                |     0.327 |
|           gt0_gtwizard_gth_10gbaser_i                                                                                                                                   |     0.327 |
|         gt0_rxresetdone_i_regrx322_sync_i                                                                                                                               |    <0.001 |
|         gt0_rxresetdone_i_sync_i                                                                                                                                        |    <0.001 |
|         gt0_txresetdone_i_sync_i                                                                                                                                        |    <0.001 |
|         gtrxreset_clk156_sync_i                                                                                                                                         |    <0.001 |
|         qplllock_clk156_sync_i                                                                                                                                          |    <0.001 |
|         qplllock_rxusrclk2_sync_i                                                                                                                                       |    <0.001 |
|         qplllock_txusrclk2_sync_i                                                                                                                                       |    <0.001 |
|         ten_gig_eth_pcs_pma_ip_core                                                                                                                                     |     0.060 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/G_7SERIES_TXFIFO.txratefifo_i/asynch_fifo_i                             |     0.007 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5                                                                                                                     |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11                                                                                                                    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs2_i/resynch[0].synch_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[0].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[1].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[2].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/clk156_rxusrclk2_resyncs_i/resynch[3].synchc_inst                       |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[0].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[10].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[11].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[12].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[13].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[14].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[15].synchc_inst   |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[1].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[2].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[3].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[4].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[5].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[6].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[7].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[8].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/pcs_top_i/clk156_rxusrclk2_timer_125us_resync/resynch[9].synchc_inst    |    <0.001 |
|           ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/ten_gig_eth_pcs_pma_inst/rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i                   |     0.005 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5                                                                                                                     |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_18_23                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_24_29                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_30_35                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_36_41                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_42_47                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_48_53                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_54_59                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_60_65                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_66_71                                                                                                                   |    <0.001 |
|             dp_ram_i/ten_gig_disti_ram_reg_0_31_6_11                                                                                                                    |    <0.001 |
|         ten_gig_eth_pcs_pma_ip_local_clock_reset_block                                                                                                                  |     0.001 |
|           areset_rxusrclk2_sync_i                                                                                                                                       |    <0.001 |
|           clk156_areset_sync_i                                                                                                                                          |    <0.001 |
|           clk156_reset_rx_sync_i                                                                                                                                        |    <0.001 |
|           clk156_reset_tx_sync_i                                                                                                                                        |    <0.001 |
|           dclk_areset_sync_i                                                                                                                                            |    <0.001 |
|           dclk_reset_rx_sync_i                                                                                                                                          |    <0.001 |
|           gtrxreset_rxusrclk2_sync_i                                                                                                                                    |    <0.001 |
|           pma_resetout_rising_rxusrclk2_sync_i                                                                                                                          |    <0.001 |
|           rxreset322_sync_i                                                                                                                                             |    <0.001 |
|           rxresetdone_dclk_sync_i                                                                                                                                       |    <0.001 |
|           sim_speedup_controller_inst                                                                                                                                   |    <0.001 |
|           txreset322_sync_i                                                                                                                                             |    <0.001 |
|     xgemac_core_inst                                                                                                                                                    |     0.124 |
|       inst                                                                                                                                                              |     0.124 |
|         ten_gig_eth_mac_axi_st_ip_core                                                                                                                                  |     0.123 |
|           xgmac_inst                                                                                                                                                    |     0.123 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_0_0                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_10_10                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_11_11                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_12_12                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_13_13                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_14_14                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_15_15                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_16_16                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_17_17                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_18_18                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_19_19                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_1_1                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_20_20                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_21_21                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_22_22                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_23_23                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_24_24                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_25_25                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_26_26                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_27_27                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_28_28                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_29_29                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_2_2                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_30_30                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_31_31                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_32_32                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_33_33                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_34_34                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_35_35                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_36_36                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_37_37                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_38_38                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_39_39                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_3_3                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_40_40                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_41_41                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_42_42                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_43_43                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_44_44                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_45_45                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_46_46                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_47_47                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_48_48                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_49_49                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_4_4                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_50_50                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_51_51                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_52_52                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_53_53                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_54_54                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_55_55                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_56_56                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_57_57                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_58_58                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_59_59                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_5_5                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_60_60                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_61_61                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_62_62                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_63_63                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_6_6                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_7_7                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_8_8                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/rx1_mem_reg_0_15_9_9                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_0_0                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_10_10                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_11_11                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_12_12                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_13_13                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_14_14                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_15_15                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_16_16                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_17_17                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_18_18                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_19_19                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_1_1                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_20_20                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_21_21                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_22_22                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_23_23                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_24_24                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_25_25                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_26_26                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_27_27                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_28_28                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_29_29                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_2_2                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_30_30                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_31_31                                                                                               |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_3_3                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_4_4                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_5_5                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_6_6                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_7_7                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_8_8                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/mem1_reg_0_7_9_9                                                                                                 |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/fifo_ram_reg_0_31_0_5                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_byte_reclock/fifo_ram_reg_0_31_6_9                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/fifo_ram_reg_0_31_0_5                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_frag_reclock/fifo_ram_reg_0_31_6_9                                                                            |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/fifo_ram_reg_0_31_0_5                                                                           |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/stat_add/rx_small_reclock/fifo_ram_reg_0_31_6_9                                                                           |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_0_0                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_10_10                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_11_11                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_12_12                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_13_13                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_14_14                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_15_15                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_16_16                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_17_17                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_18_18                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_19_19                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_1_1                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_20_20                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_21_21                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_22_22                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_23_23                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_24_24                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_25_25                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_26_26                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_27_27                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_28_28                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_29_29                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_2_2                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_30_30                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_31_31                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_32_32                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_33_33                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_34_34                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_35_35                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_36_36                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_37_37                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_38_38                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_39_39                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_3_3                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_40_40                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_41_41                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_42_42                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_43_43                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_44_44                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_45_45                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_46_46                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_47_47                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_48_48                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_49_49                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_4_4                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_50_50                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_51_51                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_52_52                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_53_53                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_54_54                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_55_55                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_56_56                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_57_57                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_58_58                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_59_59                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_5_5                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_60_60                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_61_61                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_62_62                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_63_63                                                                                                    |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_6_6                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_7_7                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_8_8                                                                                                      |    <0.001 |
|             G_MANAGEMENT.managen/G_STATS.stat/tx1_mem_reg_0_15_9_9                                                                                                      |    <0.001 |
|   packet_dma_axi_inst                                                                                                                                                   |     3.239 |
|     dma_back_end_axi                                                                                                                                                    |     3.236 |
|       be_stream_arb                                                                                                                                                     |     0.047 |
|       common_registers                                                                                                                                                  |     0.001 |
|       cpl_monitor                                                                                                                                                       |     0.016 |
|       desc_engine_c2s                                                                                                                                                   |     0.005 |
|       desc_engine_s2c                                                                                                                                                   |     0.006 |
|       desc_update_engine                                                                                                                                                |     0.004 |
|       dword_master                                                                                                                                                      |    <0.001 |
|       gen_c2s_dma[0].gen_c2s_dma_axi.c2s_dma_axi                                                                                                                        |     0.453 |
|         c2s_axi_if                                                                                                                                                      |     0.358 |
|           be_tiny_fifo_cmd_fifo                                                                                                                                         |    <0.001 |
|           be_tiny_fifo_data                                                                                                                                             |     0.114 |
|           be_tiny_fifo_data_offset_fifo                                                                                                                                 |     0.013 |
|           cmd_fifo                                                                                                                                                      |    <0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_3_0_5                                                                                                                                           |    <0.001 |
|               mem_reg_0_3_36_41                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_42_47                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_48_53                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_54_58                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_6_11                                                                                                                                          |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_ctrl                                                                                                                                                |     0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_31_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_31_6_10                                                                                                                                         |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_data                                                                                                                                                |     0.056 |
|             fifo_ram                                                                                                                                                    |     0.055 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[8].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[8].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_offset_fifo                                                                                                                                              |    <0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|           util_sync_rst                                                                                                                                                 |    <0.001 |
|         c2s_dma_engine_pkt                                                                                                                                              |     0.081 |
|           c2s_tx_pkt                                                                                                                                                    |     0.074 |
|             c2s_fifo                                                                                                                                                    |     0.008 |
|               fifo_ram                                                                                                                                                  |     0.008 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_102_107                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_108_113                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_114_119                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_120_125                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_126_131                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_12_17                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_132_137                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_138_143                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_144_149                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_150_155                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_156_161                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_162_167                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_168_173                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_174_179                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_180_185                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_186_191                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_18_23                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_192_197                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_198_203                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_204_209                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_210_215                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_216_221                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_222_227                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_228_233                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_234_239                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_240_245                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_246_251                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_24_29                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_252_257                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_258_263                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_264_269                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_270_275                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_288_293                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_294_299                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_300_305                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_306_311                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_30_35                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_312_317                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_318_323                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_324_329                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_330_335                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_336_341                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_342_347                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_348_353                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_354_359                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_360_365                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_366_371                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_36_41                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_372_377                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_378_383                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_390_395                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_396_400                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_42_47                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_48_53                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_54_59                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_60_65                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_66_71                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_6_11                                                                                                                                       |    <0.001 |
|                 mem_reg_0_15_72_77                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_78_83                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_84_89                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_90_95                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_96_101                                                                                                                                     |    <0.001 |
|             parse_dma_constants                                                                                                                                         |     0.000 |
|           cmd_if_pkt                                                                                                                                                    |    <0.001 |
|           data_if_pkt                                                                                                                                                   |     0.005 |
|           desc_store_pkt                                                                                                                                                |     0.001 |
|         dma_registers_packet                                                                                                                                            |     0.013 |
|           status_fifo                                                                                                                                                   |     0.003 |
|             fifo_ram                                                                                                                                                    |     0.003 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_102_107                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_108_113                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_114_119                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_120_125                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_126_130                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_12_17                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_18_23                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_24_29                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_30_35                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_48_53                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_54_59                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_60_65                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_66_71                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|               mem_reg_0_15_72_77                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_78_83                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_84_89                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_90_95                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_96_101                                                                                                                                       |    <0.001 |
|       gen_c2s_dma[1].gen_c2s_dma_axi.c2s_dma_axi                                                                                                                        |     0.429 |
|         c2s_axi_if                                                                                                                                                      |     0.344 |
|           be_tiny_fifo_cmd_fifo                                                                                                                                         |    <0.001 |
|           be_tiny_fifo_data                                                                                                                                             |     0.124 |
|           be_tiny_fifo_data_offset_fifo                                                                                                                                 |     0.006 |
|           cmd_fifo                                                                                                                                                      |     0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_3_0_5                                                                                                                                           |    <0.001 |
|               mem_reg_0_3_36_41                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_42_47                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_48_53                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_54_58                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_6_11                                                                                                                                          |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_ctrl                                                                                                                                                |     0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_31_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_31_6_10                                                                                                                                         |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_data                                                                                                                                                |     0.056 |
|             fifo_ram                                                                                                                                                    |     0.055 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[8].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[8].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_offset_fifo                                                                                                                                              |    <0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|           util_sync_rst                                                                                                                                                 |    <0.001 |
|         c2s_dma_engine_pkt                                                                                                                                              |     0.073 |
|           c2s_tx_pkt                                                                                                                                                    |     0.066 |
|             c2s_fifo                                                                                                                                                    |     0.008 |
|               fifo_ram                                                                                                                                                  |     0.008 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_102_107                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_108_113                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_114_119                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_120_125                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_126_131                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_12_17                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_132_137                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_138_143                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_144_149                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_150_155                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_156_161                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_162_167                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_168_173                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_174_179                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_180_185                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_186_191                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_18_23                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_192_197                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_198_203                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_204_209                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_210_215                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_216_221                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_222_227                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_228_233                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_234_239                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_240_245                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_246_251                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_24_29                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_252_257                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_258_263                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_264_269                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_270_275                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_288_293                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_294_299                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_300_305                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_306_311                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_30_35                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_312_317                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_318_323                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_324_329                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_330_335                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_336_341                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_342_347                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_348_353                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_354_359                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_360_365                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_366_371                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_36_41                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_372_377                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_378_383                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_390_395                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_396_400                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_42_47                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_48_53                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_54_59                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_60_65                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_66_71                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_6_11                                                                                                                                       |    <0.001 |
|                 mem_reg_0_15_72_77                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_78_83                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_84_89                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_90_95                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_96_101                                                                                                                                     |    <0.001 |
|             parse_dma_constants                                                                                                                                         |     0.000 |
|           cmd_if_pkt                                                                                                                                                    |    <0.001 |
|           data_if_pkt                                                                                                                                                   |     0.005 |
|           desc_store_pkt                                                                                                                                                |     0.001 |
|         dma_registers_packet                                                                                                                                            |     0.013 |
|           status_fifo                                                                                                                                                   |     0.003 |
|             fifo_ram                                                                                                                                                    |     0.003 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_102_107                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_108_113                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_114_119                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_120_125                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_126_130                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_12_17                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_18_23                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_24_29                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_30_35                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_48_53                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_54_59                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_60_65                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_66_71                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|               mem_reg_0_15_72_77                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_78_83                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_84_89                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_90_95                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_96_101                                                                                                                                       |    <0.001 |
|       gen_c2s_dma[2].gen_c2s_dma_axi.c2s_dma_axi                                                                                                                        |     0.423 |
|         c2s_axi_if                                                                                                                                                      |     0.336 |
|           be_tiny_fifo_cmd_fifo                                                                                                                                         |    <0.001 |
|           be_tiny_fifo_data                                                                                                                                             |     0.116 |
|           be_tiny_fifo_data_offset_fifo                                                                                                                                 |     0.006 |
|           cmd_fifo                                                                                                                                                      |    <0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_3_0_5                                                                                                                                           |    <0.001 |
|               mem_reg_0_3_36_41                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_42_47                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_48_53                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_54_58                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_6_11                                                                                                                                          |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_ctrl                                                                                                                                                |     0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_31_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_31_6_10                                                                                                                                         |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_data                                                                                                                                                |     0.056 |
|             fifo_ram                                                                                                                                                    |     0.055 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[8].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[8].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_offset_fifo                                                                                                                                              |    <0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|           util_sync_rst                                                                                                                                                 |    <0.001 |
|         c2s_dma_engine_pkt                                                                                                                                              |     0.075 |
|           c2s_tx_pkt                                                                                                                                                    |     0.068 |
|             c2s_fifo                                                                                                                                                    |     0.008 |
|               fifo_ram                                                                                                                                                  |     0.008 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_102_107                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_108_113                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_114_119                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_120_125                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_126_131                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_12_17                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_132_137                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_138_143                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_144_149                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_150_155                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_156_161                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_162_167                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_168_173                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_174_179                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_180_185                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_186_191                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_18_23                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_192_197                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_198_203                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_204_209                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_210_215                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_216_221                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_222_227                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_228_233                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_234_239                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_240_245                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_246_251                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_24_29                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_252_257                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_258_263                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_264_269                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_270_275                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_288_293                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_294_299                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_300_305                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_306_311                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_30_35                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_312_317                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_318_323                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_324_329                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_330_335                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_336_341                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_342_347                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_348_353                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_354_359                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_360_365                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_366_371                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_36_41                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_372_377                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_378_383                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_390_395                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_396_400                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_42_47                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_48_53                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_54_59                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_60_65                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_66_71                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_6_11                                                                                                                                       |    <0.001 |
|                 mem_reg_0_15_72_77                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_78_83                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_84_89                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_90_95                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_96_101                                                                                                                                     |    <0.001 |
|             parse_dma_constants                                                                                                                                         |     0.000 |
|           cmd_if_pkt                                                                                                                                                    |    <0.001 |
|           data_if_pkt                                                                                                                                                   |     0.005 |
|           desc_store_pkt                                                                                                                                                |     0.001 |
|         dma_registers_packet                                                                                                                                            |     0.013 |
|           status_fifo                                                                                                                                                   |     0.003 |
|             fifo_ram                                                                                                                                                    |     0.003 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_102_107                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_108_113                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_114_119                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_120_125                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_126_130                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_12_17                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_18_23                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_24_29                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_30_35                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_48_53                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_54_59                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_60_65                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_66_71                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|               mem_reg_0_15_72_77                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_78_83                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_84_89                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_90_95                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_96_101                                                                                                                                       |    <0.001 |
|       gen_c2s_dma[3].gen_c2s_dma_axi.c2s_dma_axi                                                                                                                        |     0.441 |
|         c2s_axi_if                                                                                                                                                      |     0.343 |
|           be_tiny_fifo_cmd_fifo                                                                                                                                         |    <0.001 |
|           be_tiny_fifo_data                                                                                                                                             |     0.123 |
|           be_tiny_fifo_data_offset_fifo                                                                                                                                 |     0.006 |
|           cmd_fifo                                                                                                                                                      |    <0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_3_0_5                                                                                                                                           |    <0.001 |
|               mem_reg_0_3_36_41                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_42_47                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_48_53                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_54_58                                                                                                                                         |    <0.001 |
|               mem_reg_0_3_6_11                                                                                                                                          |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_ctrl                                                                                                                                                |    <0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_31_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_31_6_10                                                                                                                                         |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_data                                                                                                                                                |     0.057 |
|             fifo_ram                                                                                                                                                    |     0.056 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[8].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[8].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_offset_fifo                                                                                                                                              |    <0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|           util_sync_rst                                                                                                                                                 |    <0.001 |
|         c2s_dma_engine_pkt                                                                                                                                              |     0.085 |
|           c2s_tx_pkt                                                                                                                                                    |     0.078 |
|             c2s_fifo                                                                                                                                                    |     0.008 |
|               fifo_ram                                                                                                                                                  |     0.008 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_102_107                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_108_113                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_114_119                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_120_125                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_126_131                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_12_17                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_132_137                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_138_143                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_144_149                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_150_155                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_156_161                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_162_167                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_168_173                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_174_179                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_180_185                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_186_191                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_18_23                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_192_197                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_198_203                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_204_209                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_210_215                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_216_221                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_222_227                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_228_233                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_234_239                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_240_245                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_246_251                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_24_29                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_252_257                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_258_263                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_264_269                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_270_275                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_288_293                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_294_299                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_300_305                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_306_311                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_30_35                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_312_317                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_318_323                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_324_329                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_330_335                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_336_341                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_342_347                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_348_353                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_354_359                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_360_365                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_366_371                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_36_41                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_372_377                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_378_383                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_390_395                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_396_400                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_42_47                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_48_53                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_54_59                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_60_65                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_66_71                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_6_11                                                                                                                                       |    <0.001 |
|                 mem_reg_0_15_72_77                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_78_83                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_84_89                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_90_95                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_96_101                                                                                                                                     |    <0.001 |
|             parse_dma_constants                                                                                                                                         |     0.000 |
|           cmd_if_pkt                                                                                                                                                    |    <0.001 |
|           data_if_pkt                                                                                                                                                   |     0.005 |
|           desc_store_pkt                                                                                                                                                |     0.001 |
|         dma_registers_packet                                                                                                                                            |     0.013 |
|           status_fifo                                                                                                                                                   |     0.003 |
|             fifo_ram                                                                                                                                                    |     0.003 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_102_107                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_108_113                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_114_119                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_120_125                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_126_130                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_12_17                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_18_23                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_24_29                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_30_35                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_48_53                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_54_59                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_60_65                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_66_71                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|               mem_reg_0_15_72_77                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_78_83                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_84_89                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_90_95                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_96_101                                                                                                                                       |    <0.001 |
|       gen_s2c_dma[0].gen_s2c_dma_axi.s2c_dma_axi                                                                                                                        |     0.335 |
|         dma_registers_packet                                                                                                                                            |     0.011 |
|           status_fifo                                                                                                                                                   |     0.002 |
|             fifo_ram                                                                                                                                                    |     0.002 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_126_130                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_12_17                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_18_23                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_24_29                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_30_35                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_48_53                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_54_59                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_60_65                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|         s2c_axi_if                                                                                                                                                      |     0.158 |
|           be_tiny_fifo_cmd                                                                                                                                              |     0.002 |
|           be_tiny_fifo_data                                                                                                                                             |     0.004 |
|           cmd_fifo                                                                                                                                                      |     0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_48_53                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_54_59                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_60_65                                                                                                                                        |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_data                                                                                                                                                |     0.043 |
|             fifo_ram                                                                                                                                                    |     0.043 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           util_sync_rst                                                                                                                                                 |    <0.001 |
|         s2c_dma_engine_pkt                                                                                                                                              |     0.166 |
|           cmd_if_pkt                                                                                                                                                    |    <0.001 |
|           data_if_pkt                                                                                                                                                   |     0.005 |
|           desc_store_pkt                                                                                                                                                |     0.002 |
|           s2c_tx_pkt                                                                                                                                                    |     0.158 |
|             cpl_reorder_queue_pkt                                                                                                                                       |     0.156 |
|               caddr_no_inc_ram                                                                                                                                          |    <0.001 |
|                 mem_reg_0_15_0_0                                                                                                                                        |    <0.001 |
|               caddr_ram                                                                                                                                                 |    <0.001 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_6_11                                                                                                                                       |    <0.001 |
|               info_ram                                                                                                                                                  |     0.002 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_102_107                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_108_113                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_114_119                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_120_125                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_126_131                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_12_17                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_132_137                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_138_142                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_18_23                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_60_65                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_66_71                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_6_11                                                                                                                                       |    <0.001 |
|                 mem_reg_0_15_72_77                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_78_83                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_96_101                                                                                                                                     |    <0.001 |
|               reorder_queue                                                                                                                                             |     0.032 |
|       gen_s2c_dma[1].gen_s2c_dma_axi.s2c_dma_axi                                                                                                                        |     0.314 |
|         dma_registers_packet                                                                                                                                            |     0.010 |
|           status_fifo                                                                                                                                                   |     0.002 |
|             fifo_ram                                                                                                                                                    |     0.002 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_126_130                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_12_17                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_18_23                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_24_29                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_30_35                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_48_53                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_54_59                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_60_65                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|         s2c_axi_if                                                                                                                                                      |     0.134 |
|           be_tiny_fifo_cmd                                                                                                                                              |     0.001 |
|           be_tiny_fifo_data                                                                                                                                             |     0.004 |
|           cmd_fifo                                                                                                                                                      |     0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_data                                                                                                                                                |     0.046 |
|             fifo_ram                                                                                                                                                    |     0.045 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           util_sync_rst                                                                                                                                                 |    <0.001 |
|         s2c_dma_engine_pkt                                                                                                                                              |     0.170 |
|           cmd_if_pkt                                                                                                                                                    |    <0.001 |
|           data_if_pkt                                                                                                                                                   |     0.005 |
|           desc_store_pkt                                                                                                                                                |     0.002 |
|           s2c_tx_pkt                                                                                                                                                    |     0.162 |
|             cpl_reorder_queue_pkt                                                                                                                                       |     0.160 |
|               caddr_no_inc_ram                                                                                                                                          |    <0.001 |
|                 mem_reg_0_15_0_0                                                                                                                                        |    <0.001 |
|               caddr_ram                                                                                                                                                 |    <0.001 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_6_11                                                                                                                                       |    <0.001 |
|               info_ram                                                                                                                                                  |     0.002 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_102_107                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_108_113                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_114_119                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_120_125                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_126_131                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_132_137                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_138_142                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_60_65                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_66_71                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_72_77                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_78_83                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_96_101                                                                                                                                     |    <0.001 |
|               reorder_queue                                                                                                                                             |     0.030 |
|       gen_s2c_dma[2].gen_s2c_dma_axi.s2c_dma_axi                                                                                                                        |     0.308 |
|         dma_registers_packet                                                                                                                                            |     0.011 |
|           status_fifo                                                                                                                                                   |     0.002 |
|             fifo_ram                                                                                                                                                    |     0.002 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_126_130                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_12_17                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_18_23                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_24_29                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_30_35                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_48_53                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_54_59                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_60_65                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|         s2c_axi_if                                                                                                                                                      |     0.134 |
|           be_tiny_fifo_cmd                                                                                                                                              |     0.001 |
|           be_tiny_fifo_data                                                                                                                                             |     0.004 |
|           cmd_fifo                                                                                                                                                      |     0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_data                                                                                                                                                |     0.045 |
|             fifo_ram                                                                                                                                                    |     0.044 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           util_sync_rst                                                                                                                                                 |    <0.001 |
|         s2c_dma_engine_pkt                                                                                                                                              |     0.163 |
|           cmd_if_pkt                                                                                                                                                    |    <0.001 |
|           data_if_pkt                                                                                                                                                   |     0.005 |
|           desc_store_pkt                                                                                                                                                |     0.002 |
|           s2c_tx_pkt                                                                                                                                                    |     0.155 |
|             cpl_reorder_queue_pkt                                                                                                                                       |     0.153 |
|               caddr_no_inc_ram                                                                                                                                          |    <0.001 |
|                 mem_reg_0_15_0_0                                                                                                                                        |    <0.001 |
|               caddr_ram                                                                                                                                                 |    <0.001 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_6_11                                                                                                                                       |    <0.001 |
|               info_ram                                                                                                                                                  |     0.002 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_102_107                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_108_113                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_114_119                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_120_125                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_126_131                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_132_137                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_138_142                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_60_65                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_66_71                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_72_77                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_78_83                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_96_101                                                                                                                                     |    <0.001 |
|               reorder_queue                                                                                                                                             |     0.030 |
|       gen_s2c_dma[3].gen_s2c_dma_axi.s2c_dma_axi                                                                                                                        |     0.301 |
|         dma_registers_packet                                                                                                                                            |     0.011 |
|           status_fifo                                                                                                                                                   |     0.002 |
|             fifo_ram                                                                                                                                                    |     0.002 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_126_130                                                                                                                                      |    <0.001 |
|               mem_reg_0_15_12_17                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_18_23                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_24_29                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_30_35                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_48_53                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_54_59                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_60_65                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_6_11                                                                                                                                         |    <0.001 |
|         s2c_axi_if                                                                                                                                                      |     0.131 |
|           be_tiny_fifo_cmd                                                                                                                                              |     0.001 |
|           be_tiny_fifo_data                                                                                                                                             |     0.004 |
|           cmd_fifo                                                                                                                                                      |     0.001 |
|             fifo_ram                                                                                                                                                    |    <0.001 |
|               mem_reg_0_15_0_5                                                                                                                                          |    <0.001 |
|               mem_reg_0_15_36_41                                                                                                                                        |    <0.001 |
|               mem_reg_0_15_42_47                                                                                                                                        |    <0.001 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           data_fifo_data                                                                                                                                                |     0.044 |
|             fifo_ram                                                                                                                                                    |     0.044 |
|             sync_c_wr_rd_addr                                                                                                                                           |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|             sync_wr_addr                                                                                                                                                |    <0.001 |
|               util_sync_gray                                                                                                                                            |    <0.001 |
|                 gen_util_sync_flops[0].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[1].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[2].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[3].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[4].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[5].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[6].util_sync_flops                                                                                                                  |    <0.001 |
|                 gen_util_sync_flops[7].util_sync_flops                                                                                                                  |    <0.001 |
|             util_sync_rd_rst                                                                                                                                            |    <0.001 |
|             util_sync_wr_rst                                                                                                                                            |    <0.001 |
|           util_sync_rst                                                                                                                                                 |    <0.001 |
|         s2c_dma_engine_pkt                                                                                                                                              |     0.159 |
|           cmd_if_pkt                                                                                                                                                    |    <0.001 |
|           data_if_pkt                                                                                                                                                   |     0.005 |
|           desc_store_pkt                                                                                                                                                |     0.002 |
|           s2c_tx_pkt                                                                                                                                                    |     0.151 |
|             cpl_reorder_queue_pkt                                                                                                                                       |     0.149 |
|               caddr_no_inc_ram                                                                                                                                          |    <0.001 |
|                 mem_reg_0_15_0_0                                                                                                                                        |    <0.001 |
|               caddr_ram                                                                                                                                                 |    <0.001 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_6_11                                                                                                                                       |    <0.001 |
|               info_ram                                                                                                                                                  |     0.002 |
|                 mem_reg_0_15_0_5                                                                                                                                        |    <0.001 |
|                 mem_reg_0_15_102_107                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_108_113                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_114_119                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_120_125                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_126_131                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_132_137                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_138_142                                                                                                                                    |    <0.001 |
|                 mem_reg_0_15_60_65                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_66_71                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_72_77                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_78_83                                                                                                                                      |    <0.001 |
|                 mem_reg_0_15_96_101                                                                                                                                     |    <0.001 |
|               reorder_queue                                                                                                                                             |     0.030 |
|       master_axi                                                                                                                                                        |    <0.001 |
|         be_toggle_pos_sync_sync_axi_wr_en                                                                                                                               |    <0.001 |
|           util_sync_flops                                                                                                                                               |    <0.001 |
|         be_toggle_pos_sync_sync_pcie_rd_done                                                                                                                            |    <0.001 |
|           util_sync_flops                                                                                                                                               |    <0.001 |
|         util_sync_pcie_up                                                                                                                                               |    <0.001 |
|       msix_int_arb                                                                                                                                                      |     0.010 |
|         be_tiny_stream_fifo                                                                                                                                             |    <0.001 |
|         gen_msix_table[0].msix_table_a0                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[0].msix_table_a1                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[0].msix_table_b1                                                                                                                                 |     0.000 |
|         gen_msix_table[10].msix_table_a0                                                                                                                                |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[10].msix_table_a1                                                                                                                                |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[11].msix_table_a0                                                                                                                                |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[11].msix_table_a1                                                                                                                                |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[1].msix_table_a0                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[1].msix_table_a1                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[2].msix_table_a0                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[2].msix_table_a1                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[3].msix_table_a0                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[3].msix_table_a1                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[4].msix_table_a0                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[4].msix_table_a1                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[5].msix_table_a0                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[5].msix_table_a1                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[6].msix_table_a0                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[6].msix_table_a1                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[7].msix_table_a0                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[7].msix_table_a1                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[8].msix_table_a0                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[8].msix_table_a1                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[9].msix_table_a0                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|         gen_msix_table[9].msix_table_a1                                                                                                                                 |    <0.001 |
|           mem_reg_0_15_0_5                                                                                                                                              |    <0.001 |
|           mem_reg_0_15_6_7                                                                                                                                              |    <0.001 |
|       target_cpl                                                                                                                                                        |     0.035 |
|         axi_rd_fifo                                                                                                                                                     |    <0.001 |
|           fifo_ram                                                                                                                                                      |    <0.001 |
|         be_tiny_stream_fifo_target_tx                                                                                                                                   |    <0.001 |
|         cpl_h_fifo                                                                                                                                                      |    <0.001 |
|           fifo_ram                                                                                                                                                      |    <0.001 |
|             mem_reg_0_15_0_5                                                                                                                                            |    <0.001 |
|             mem_reg_0_15_30_35                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_36_41                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_54_59                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_60_65                                                                                                                                          |    <0.001 |
|         cpl_tx_fifo                                                                                                                                                     |    <0.001 |
|           fifo_ram                                                                                                                                                      |    <0.001 |
|             mem_reg_0_15_252_257                                                                                                                                        |    <0.001 |
|         out_fifo                                                                                                                                                        |     0.006 |
|         rx_cfifo                                                                                                                                                        |    <0.001 |
|           fifo_ram                                                                                                                                                      |    <0.001 |
|             mem_reg_0_15_0_5                                                                                                                                            |    <0.001 |
|             mem_reg_0_15_6_8                                                                                                                                            |    <0.001 |
|         rx_dfifo                                                                                                                                                        |     0.011 |
|           fifo_ram                                                                                                                                                      |     0.011 |
|       target_rx                                                                                                                                                         |     0.090 |
|         axi_h_fifo                                                                                                                                                      |     0.002 |
|           fifo_ram                                                                                                                                                      |     0.001 |
|             mem_reg_0_31_0_5                                                                                                                                            |    <0.001 |
|             mem_reg_0_31_12_17                                                                                                                                          |    <0.001 |
|             mem_reg_0_31_18_23                                                                                                                                          |    <0.001 |
|             mem_reg_0_31_24_29                                                                                                                                          |    <0.001 |
|             mem_reg_0_31_30_35                                                                                                                                          |    <0.001 |
|             mem_reg_0_31_36_41                                                                                                                                          |    <0.001 |
|             mem_reg_0_31_42_47                                                                                                                                          |    <0.001 |
|             mem_reg_0_31_48_53                                                                                                                                          |    <0.001 |
|             mem_reg_0_31_6_11                                                                                                                                           |    <0.001 |
|           sync_wr_addr                                                                                                                                                  |    <0.001 |
|             util_sync_gray                                                                                                                                              |    <0.001 |
|               gen_util_sync_flops[0].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[1].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[2].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[3].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[4].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[5].util_sync_flops                                                                                                                    |    <0.001 |
|           util_sync_rd_rst                                                                                                                                              |    <0.001 |
|           util_sync_wr_rst                                                                                                                                              |    <0.001 |
|         axi_h_fifo_tiny_fifo                                                                                                                                            |     0.004 |
|         axi_ra_fifo                                                                                                                                                     |     0.002 |
|           fifo_ram                                                                                                                                                      |     0.001 |
|             mem_reg_0_15_0_5                                                                                                                                            |    <0.001 |
|             mem_reg_0_15_12_17                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_18_23                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_30_35                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_36_41                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_42_47                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_6_11                                                                                                                                           |    <0.001 |
|         axi_ra_util_reg                                                                                                                                                 |    <0.001 |
|         axi_ralo_fifo                                                                                                                                                   |    <0.001 |
|           fifo_ram                                                                                                                                                      |    <0.001 |
|             mem_reg_0_15_0_5                                                                                                                                            |    <0.001 |
|             mem_reg_0_15_6_9                                                                                                                                            |    <0.001 |
|         axi_rc_fifo                                                                                                                                                     |    <0.001 |
|           fifo_ram                                                                                                                                                      |    <0.001 |
|             mem_reg_0_15_0_0                                                                                                                                            |    <0.001 |
|           sync_wr_addr                                                                                                                                                  |    <0.001 |
|             bin_to_gray_component                                                                                                                                       |     0.000 |
|             util_sync_gray                                                                                                                                              |    <0.001 |
|               gen_util_sync_flops[0].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[1].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[2].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[3].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[4].util_sync_flops                                                                                                                    |    <0.001 |
|           util_sync_rd_rst                                                                                                                                              |    <0.001 |
|           util_sync_wr_rst                                                                                                                                              |    <0.001 |
|         axi_rd_fifo                                                                                                                                                     |    <0.001 |
|           fifo_ram                                                                                                                                                      |    <0.001 |
|           util_sync_rd_rst                                                                                                                                              |    <0.001 |
|           util_sync_wr_rst                                                                                                                                              |    <0.001 |
|         axi_wd_fifo                                                                                                                                                     |     0.008 |
|           fifo_ram                                                                                                                                                      |     0.008 |
|           sync_wr_addr                                                                                                                                                  |    <0.001 |
|             util_sync_gray                                                                                                                                              |    <0.001 |
|               gen_util_sync_flops[0].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[1].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[2].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[3].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[4].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[5].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[6].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[7].util_sync_flops                                                                                                                    |    <0.001 |
|               gen_util_sync_flops[8].util_sync_flops                                                                                                                    |    <0.001 |
|           util_sync_rd_rst                                                                                                                                              |    <0.001 |
|           util_sync_wr_rst                                                                                                                                              |    <0.001 |
|         axi_wlen_fifo                                                                                                                                                   |    <0.001 |
|           fifo_ram                                                                                                                                                      |    <0.001 |
|             mem_reg_0_31_0_3                                                                                                                                            |    <0.001 |
|         be_tiny_stream_fifo_target_tx                                                                                                                                   |     0.004 |
|         cpl_h_fifo                                                                                                                                                      |     0.002 |
|           fifo_ram                                                                                                                                                      |     0.002 |
|             mem_reg_0_15_0_5                                                                                                                                            |    <0.001 |
|             mem_reg_0_15_12_17                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_18_23                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_24_29                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_30_35                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_36_41                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_42_47                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_48_53                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_54_59                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_60_65                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_66_69                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_6_11                                                                                                                                           |    <0.001 |
|         cpl_tx_fifo                                                                                                                                                     |     0.006 |
|           fifo_ram                                                                                                                                                      |     0.005 |
|             mem_reg_0_15_0_5                                                                                                                                            |    <0.001 |
|             mem_reg_0_15_102_107                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_108_113                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_114_119                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_120_125                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_126_131                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_12_17                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_132_137                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_138_143                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_144_149                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_150_155                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_156_161                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_162_167                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_168_173                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_174_179                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_180_185                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_186_191                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_18_23                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_192_197                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_198_203                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_204_209                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_210_215                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_216_221                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_222_227                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_228_233                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_234_239                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_240_245                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_246_251                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_24_29                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_252_257                                                                                                                                        |    <0.001 |
|             mem_reg_0_15_30_35                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_36_41                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_42_47                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_48_53                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_54_59                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_60_65                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_66_71                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_6_11                                                                                                                                           |    <0.001 |
|             mem_reg_0_15_72_77                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_78_83                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_84_89                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_90_95                                                                                                                                          |    <0.001 |
|             mem_reg_0_15_96_101                                                                                                                                         |    <0.001 |
|         out_fifo                                                                                                                                                        |     0.005 |
|         rx_cfifo                                                                                                                                                        |    <0.001 |
|           fifo_ram                                                                                                                                                      |    <0.001 |
|             mem_reg_0_15_0_5                                                                                                                                            |    <0.001 |
|             mem_reg_0_15_6_8                                                                                                                                            |    <0.001 |
|         rx_dfifo                                                                                                                                                        |     0.010 |
|           fifo_ram                                                                                                                                                      |     0.010 |
|         sync_b_ctr                                                                                                                                                      |    <0.001 |
|           bin_to_gray_component                                                                                                                                         |     0.000 |
|           gray_to_bin_component                                                                                                                                         |     0.000 |
|           util_sync_gray                                                                                                                                                |    <0.001 |
|             gen_util_sync_flops[0].util_sync_flops                                                                                                                      |    <0.001 |
|             gen_util_sync_flops[1].util_sync_flops                                                                                                                      |    <0.001 |
|             gen_util_sync_flops[2].util_sync_flops                                                                                                                      |    <0.001 |
|             gen_util_sync_flops[3].util_sync_flops                                                                                                                      |    <0.001 |
|         util_sync_t_areset                                                                                                                                              |    <0.001 |
|       xil_pcie_tx_axi                                                                                                                                                   |     0.014 |
|         be_tiny_fifo_cc_fifo                                                                                                                                            |     0.005 |
|         be_tiny_fifo_rq_fifo                                                                                                                                            |     0.005 |
|   pcie_inst                                                                                                                                                             |     3.398 |
|     inst                                                                                                                                                                |     3.398 |
|       gt_top.gt_top_i                                                                                                                                                   |     2.867 |
|         pipe_wrapper_i                                                                                                                                                  |     2.867 |
|           pipe_lane[0].gt_wrapper_i                                                                                                                                     |     0.350 |
|             cpllPDInst                                                                                                                                                  |    <0.001 |
|           pipe_lane[0].pipe_drp_i                                                                                                                                       |    <0.001 |
|           pipe_lane[0].pipe_eq.pipe_eq_i                                                                                                                                |     0.003 |
|             rxeq_scan_i                                                                                                                                                 |    <0.001 |
|           pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i                                                                                            |    <0.001 |
|             qpll_drp_i                                                                                                                                                  |    <0.001 |
|             qpll_wrapper_i                                                                                                                                              |    <0.001 |
|           pipe_lane[0].pipe_rate_i                                                                                                                                      |     0.002 |
|           pipe_lane[0].pipe_sync_i                                                                                                                                      |    <0.001 |
|           pipe_lane[0].pipe_user_i                                                                                                                                      |     0.001 |
|           pipe_lane[1].gt_wrapper_i                                                                                                                                     |     0.350 |
|             cpllPDInst                                                                                                                                                  |    <0.001 |
|           pipe_lane[1].pipe_drp_i                                                                                                                                       |    <0.001 |
|           pipe_lane[1].pipe_eq.pipe_eq_i                                                                                                                                |     0.003 |
|             rxeq_scan_i                                                                                                                                                 |    <0.001 |
|           pipe_lane[1].pipe_rate_i                                                                                                                                      |     0.002 |
|           pipe_lane[1].pipe_sync_i                                                                                                                                      |    <0.001 |
|           pipe_lane[1].pipe_user_i                                                                                                                                      |     0.001 |
|           pipe_lane[2].gt_wrapper_i                                                                                                                                     |     0.350 |
|             cpllPDInst                                                                                                                                                  |    <0.001 |
|           pipe_lane[2].pipe_drp_i                                                                                                                                       |    <0.001 |
|           pipe_lane[2].pipe_eq.pipe_eq_i                                                                                                                                |     0.003 |
|             rxeq_scan_i                                                                                                                                                 |    <0.001 |
|           pipe_lane[2].pipe_rate_i                                                                                                                                      |     0.002 |
|           pipe_lane[2].pipe_sync_i                                                                                                                                      |    <0.001 |
|           pipe_lane[2].pipe_user_i                                                                                                                                      |     0.001 |
|           pipe_lane[3].gt_wrapper_i                                                                                                                                     |     0.350 |
|             cpllPDInst                                                                                                                                                  |    <0.001 |
|           pipe_lane[3].pipe_drp_i                                                                                                                                       |    <0.001 |
|           pipe_lane[3].pipe_eq.pipe_eq_i                                                                                                                                |     0.003 |
|             rxeq_scan_i                                                                                                                                                 |    <0.001 |
|           pipe_lane[3].pipe_rate_i                                                                                                                                      |     0.002 |
|           pipe_lane[3].pipe_sync_i                                                                                                                                      |    <0.001 |
|           pipe_lane[3].pipe_user_i                                                                                                                                      |     0.001 |
|           pipe_lane[4].gt_wrapper_i                                                                                                                                     |     0.350 |
|             cpllPDInst                                                                                                                                                  |    <0.001 |
|           pipe_lane[4].pipe_drp_i                                                                                                                                       |    <0.001 |
|           pipe_lane[4].pipe_eq.pipe_eq_i                                                                                                                                |     0.003 |
|             rxeq_scan_i                                                                                                                                                 |    <0.001 |
|           pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i                                                                                            |    <0.001 |
|             qpll_drp_i                                                                                                                                                  |    <0.001 |
|             qpll_wrapper_i                                                                                                                                              |    <0.001 |
|           pipe_lane[4].pipe_rate_i                                                                                                                                      |     0.002 |
|           pipe_lane[4].pipe_sync_i                                                                                                                                      |    <0.001 |
|           pipe_lane[4].pipe_user_i                                                                                                                                      |     0.001 |
|           pipe_lane[5].gt_wrapper_i                                                                                                                                     |     0.350 |
|             cpllPDInst                                                                                                                                                  |    <0.001 |
|           pipe_lane[5].pipe_drp_i                                                                                                                                       |    <0.001 |
|           pipe_lane[5].pipe_eq.pipe_eq_i                                                                                                                                |     0.003 |
|             rxeq_scan_i                                                                                                                                                 |    <0.001 |
|           pipe_lane[5].pipe_rate_i                                                                                                                                      |     0.003 |
|           pipe_lane[5].pipe_sync_i                                                                                                                                      |    <0.001 |
|           pipe_lane[5].pipe_user_i                                                                                                                                      |     0.001 |
|           pipe_lane[6].gt_wrapper_i                                                                                                                                     |     0.350 |
|             cpllPDInst                                                                                                                                                  |    <0.001 |
|           pipe_lane[6].pipe_drp_i                                                                                                                                       |    <0.001 |
|           pipe_lane[6].pipe_eq.pipe_eq_i                                                                                                                                |     0.003 |
|             rxeq_scan_i                                                                                                                                                 |    <0.001 |
|           pipe_lane[6].pipe_rate_i                                                                                                                                      |     0.002 |
|           pipe_lane[6].pipe_sync_i                                                                                                                                      |    <0.001 |
|           pipe_lane[6].pipe_user_i                                                                                                                                      |     0.001 |
|           pipe_lane[7].gt_wrapper_i                                                                                                                                     |     0.350 |
|             cpllPDInst                                                                                                                                                  |    <0.001 |
|           pipe_lane[7].pipe_drp_i                                                                                                                                       |    <0.001 |
|           pipe_lane[7].pipe_eq.pipe_eq_i                                                                                                                                |     0.003 |
|             rxeq_scan_i                                                                                                                                                 |    <0.001 |
|           pipe_lane[7].pipe_rate_i                                                                                                                                      |     0.002 |
|           pipe_lane[7].pipe_sync_i                                                                                                                                      |    <0.001 |
|           pipe_lane[7].pipe_user_i                                                                                                                                      |     0.001 |
|           pipe_reset_i                                                                                                                                                  |     0.006 |
|           qpll_reset.qpll_reset_i                                                                                                                                       |     0.002 |
|       pcie_top_i                                                                                                                                                        |     0.532 |
|         force_adapt_i                                                                                                                                                   |     0.005 |
|         pcie_7vx_i                                                                                                                                                      |     0.513 |
|           pcie_bram_7vx_i                                                                                                                                               |     0.158 |
|             cpl_fifo                                                                                                                                                    |     0.068 |
|               genblk1.CPL_FIFO_16KB.U0                                                                                                                                  |     0.068 |
|             replay_buffer                                                                                                                                               |     0.054 |
|               U0                                                                                                                                                        |     0.054 |
|             req_fifo                                                                                                                                                    |     0.036 |
|               U0                                                                                                                                                        |     0.036 |
|         pcie_init_ctrl_7vx_i                                                                                                                                            |    <0.001 |
|         pcie_tlp_tph_tbl_7vx_i                                                                                                                                          |     0.013 |
|   sync_core_reset_to_userclk                                                                                                                                            |    <0.001 |
|   sync_perst_to_ethclk                                                                                                                                                  |    <0.001 |
|   sync_user_reset_to_ethclk                                                                                                                                             |    <0.001 |
|   user_reg_slave_inst                                                                                                                                                   |     0.016 |
|     axi_lite_ipif_inst                                                                                                                                                  |     0.001 |
|       I_SLAVE_ATTACHMENT                                                                                                                                                |     0.001 |
|         DATA_PHASE_WDT.I_DPTO_COUNTER                                                                                                                                   |    <0.001 |
|         I_DECODER                                                                                                                                                       |    <0.001 |
|     registers_inst                                                                                                                                                      |     0.004 |
|     sync_calib_to_axi_clk                                                                                                                                               |    <0.001 |
|     sync_calib_to_clk50                                                                                                                                                 |    <0.001 |
|     sync_phystatus_to_axi_clk                                                                                                                                           |    <0.001 |
|     sync_to_axi_clk                                                                                                                                                     |     0.004 |
|     vc709_pvt_monitor                                                                                                                                                   |     0.004 |
|       test_controller                                                                                                                                                   |     0.004 |
|         processor                                                                                                                                                       |     0.002 |
|           active_interrupt_lut                                                                                                                                          |     0.000 |
|           address_loop[0].output_data.pc_vector_mux_lut                                                                                                                 |    <0.001 |
|           address_loop[10].output_data.pc_vector_mux_lut                                                                                                                |    <0.001 |
|           address_loop[2].output_data.pc_vector_mux_lut                                                                                                                 |    <0.001 |
|           address_loop[4].output_data.pc_vector_mux_lut                                                                                                                 |    <0.001 |
|           address_loop[6].output_data.pc_vector_mux_lut                                                                                                                 |    <0.001 |
|           address_loop[8].output_data.pc_vector_mux_lut                                                                                                                 |    <0.001 |
|           alu_decode0_lut                                                                                                                                               |     0.000 |
|           alu_decode1_lut                                                                                                                                               |     0.000 |
|           alu_decode2_lut                                                                                                                                               |     0.000 |
|           carry_flag_lut                                                                                                                                                |    <0.001 |
|           data_path_loop[0].arith_logical_lut                                                                                                                           |    <0.001 |
|           data_path_loop[0].lsb_shift_rotate.shift_rotate_lut                                                                                                           |    <0.001 |
|           data_path_loop[0].output_data.sy_kk_mux_lut                                                                                                                   |    <0.001 |
|           data_path_loop[0].second_operand.out_port_lut                                                                                                                 |    <0.001 |
|           data_path_loop[0].small_spm.small_spm_ram.spm_ram                                                                                                             |    <0.001 |
|           data_path_loop[1].arith_logical_lut                                                                                                                           |    <0.001 |
|           data_path_loop[2].arith_logical_lut                                                                                                                           |    <0.001 |
|           data_path_loop[2].mid_shift_rotate.shift_rotate_lut                                                                                                           |    <0.001 |
|           data_path_loop[2].output_data.sy_kk_mux_lut                                                                                                                   |    <0.001 |
|           data_path_loop[2].second_operand.out_port_lut                                                                                                                 |    <0.001 |
|           data_path_loop[3].arith_logical_lut                                                                                                                           |    <0.001 |
|           data_path_loop[4].arith_logical_lut                                                                                                                           |    <0.001 |
|           data_path_loop[4].mid_shift_rotate.shift_rotate_lut                                                                                                           |    <0.001 |
|           data_path_loop[4].output_data.sy_kk_mux_lut                                                                                                                   |    <0.001 |
|           data_path_loop[4].second_operand.out_port_lut                                                                                                                 |    <0.001 |
|           data_path_loop[4].small_spm.small_spm_ram.spm_ram                                                                                                             |    <0.001 |
|           data_path_loop[5].arith_logical_lut                                                                                                                           |    <0.001 |
|           data_path_loop[6].arith_logical_lut                                                                                                                           |    <0.001 |
|           data_path_loop[6].msb_shift_rotate.shift_rotate_lut                                                                                                           |    <0.001 |
|           data_path_loop[6].output_data.sy_kk_mux_lut                                                                                                                   |    <0.001 |
|           data_path_loop[6].second_operand.out_port_lut                                                                                                                 |    <0.001 |
|           data_path_loop[7].arith_logical_lut                                                                                                                           |    <0.001 |
|           int_enable_type_lut                                                                                                                                           |     0.000 |
|           lower_reg_banks                                                                                                                                               |    <0.001 |
|           move_type_lut                                                                                                                                                 |     0.000 |
|           pc_mode1_lut                                                                                                                                                  |     0.000 |
|           push_pop_lut                                                                                                                                                  |     0.000 |
|           register_enable_lut                                                                                                                                           |     0.000 |
|           register_enable_type_lut                                                                                                                                      |     0.000 |
|           reset_lut                                                                                                                                                     |    <0.001 |
|           spm_enable_lut                                                                                                                                                |     0.000 |
|           stack_ram_high                                                                                                                                                |    <0.001 |
|           stack_ram_low                                                                                                                                                 |    <0.001 |
|           t_state_lut                                                                                                                                                   |    <0.001 |
|           upper_reg_banks                                                                                                                                               |    <0.001 |
|           use_zero_flag_lut                                                                                                                                             |     0.000 |
|         program_rom                                                                                                                                                     |    <0.001 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


