ADDRESS_ACLR_A=NONE
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_OUTPUT_A=BYPASS
INIT_FILE=../FPGA_SIM/ROM4K_SP_141PF.mif
INTENDED_DEVICE_FAMILY="MAX 10"
NUMWORDS_A=4096
OPERATION_MODE=ROM
OUTDATA_ACLR_A=NONE
OUTDATA_REG_A=UNREGISTERED
WIDTHAD_A=12
WIDTH_A=8
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="MAX 10"
address_a
clock0
rden_a
q_a
