// Seed: 2510481035
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri id_4,
    output uwire id_5,
    input wand id_6,
    output uwire id_7,
    output tri1 id_8,
    input wor id_9,
    input wor id_10,
    input wire id_11,
    output tri0 id_12,
    input tri id_13,
    input wand id_14,
    input wand id_15,
    output uwire id_16,
    input wand id_17,
    input tri1 id_18,
    output tri0 id_19,
    input supply1 id_20
);
  tri id_22;
  assign id_22 = 1 + -1;
  logic id_23;
  assign id_12 = id_9;
endmodule
module module_1 #(
    parameter id_10 = 32'd36,
    parameter id_12 = 32'd52
) (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wire id_3,
    output wand id_4,
    input uwire id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input tri1 void _id_10,
    output wor id_11,
    input tri _id_12,
    output wire id_13,
    input tri0 id_14,
    output wor id_15,
    input uwire id_16,
    input tri0 id_17,
    output tri id_18
    , id_22,
    input wor id_19,
    input supply1 id_20[1 'b0 : id_12  |  -1  !==  id_10]
);
  assign id_4  = id_14;
  assign id_22 = 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6,
      id_0,
      id_6,
      id_11,
      id_6,
      id_9,
      id_9,
      id_17,
      id_6,
      id_5,
      id_11,
      id_14,
      id_20,
      id_0,
      id_9,
      id_6,
      id_5,
      id_13,
      id_1
  );
  assign modCall_1.id_3 = 0;
  always id_22 = 1;
endmodule
