<stg><name>keccak_absorb</name>


<trans_list>

<trans id="244" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="13" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
<literal name="icmp_ln422" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="13" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
<literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="14" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="15" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="16" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %m_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m_1_read)

]]></Node>
<StgValue><ssdm name="m_1_read_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %m_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %m_0_read)

]]></Node>
<StgValue><ssdm name="m_0_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %pos_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %pos_r)

]]></Node>
<StgValue><ssdm name="pos_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %r_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %r)

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="7">
<![CDATA[
:4  %empty = trunc i7 %pos_read to i6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="9">
<![CDATA[
:5  %empty_77 = trunc i9 %r_read to i8

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
:6  %t = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln387 = phi i3 [ 0, %0 ], [ %add_ln387, %meminst ]

]]></Node>
<StgValue><ssdm name="phi_ln387"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:1  %add_ln387 = add i3 %phi_ln387, 1

]]></Node>
<StgValue><ssdm name="add_ln387"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="3">
<![CDATA[
meminst:2  %zext_ln387 = zext i3 %phi_ln387 to i64

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %t_addr_4 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="t_addr_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
meminst:4  store i8 0, i8* %t_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:5  %icmp_ln387 = icmp eq i3 %phi_ln387, -1

]]></Node>
<StgValue><ssdm name="icmp_ln387"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_t_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %icmp_ln387, label %1, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="7">
<![CDATA[
:0  %trunc_ln389 = trunc i7 %pos_read to i3

]]></Node>
<StgValue><ssdm name="trunc_ln389"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="3">
<![CDATA[
:1  %zext_ln389 = zext i3 %trunc_ln389 to i32

]]></Node>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="3">
<![CDATA[
:2  %zext_ln389_1 = zext i3 %trunc_ln389 to i5

]]></Node>
<StgValue><ssdm name="zext_ln389_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln389 = icmp eq i3 %trunc_ln389, 0

]]></Node>
<StgValue><ssdm name="icmp_ln389"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln389, label %._crit_edge, label %2

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="3">
<![CDATA[
:0  %zext_ln391 = zext i3 %trunc_ln389 to i4

]]></Node>
<StgValue><ssdm name="zext_ln391"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %sub_ln391 = sub i4 -8, %zext_ln391

]]></Node>
<StgValue><ssdm name="sub_ln391"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
:2  %empty_79 = trunc i4 %sub_ln391 to i3

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %xor_ln391_1 = xor i3 %empty_79, -1

]]></Node>
<StgValue><ssdm name="xor_ln391_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %empty_80 = icmp ugt i4 %sub_ln391, 2

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %umax = select i1 %empty_80, i3 -3, i3 %xor_ln391_1

]]></Node>
<StgValue><ssdm name="umax"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %xor_ln391_2 = xor i3 %umax, -1

]]></Node>
<StgValue><ssdm name="xor_ln391_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="3">
<![CDATA[
:7  %sext_ln391 = sext i3 %xor_ln391_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln391"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="3">
<![CDATA[
:8  %p_cast6 = sext i3 %xor_ln391_2 to i5

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="3">
<![CDATA[
:9  %sext_ln393 = sext i3 %xor_ln391_2 to i6

]]></Node>
<StgValue><ssdm name="sext_ln393"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="3">
<![CDATA[
:10  %trunc_ln393 = trunc i3 %umax to i2

]]></Node>
<StgValue><ssdm name="trunc_ln393"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:11  %add_ln393 = add i2 -1, %trunc_ln393

]]></Node>
<StgValue><ssdm name="add_ln393"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %add_ln394 = add i6 %sext_ln393, %empty

]]></Node>
<StgValue><ssdm name="add_ln394"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln387" val="1"/>
<literal name="icmp_ln389" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %3

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %p_05_rec = phi i64 [ 0, %2 ], [ %add_ln392, %4 ]

]]></Node>
<StgValue><ssdm name="p_05_rec"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i32 [ %zext_ln389, %2 ], [ %i, %4 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="64">
<![CDATA[
:2  %empty_81 = trunc i64 %p_05_rec to i1

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %exitcond = icmp eq i64 %p_05_rec, %sext_ln391

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %add_ln392 = add i64 1, %p_05_rec

]]></Node>
<StgValue><ssdm name="add_ln392"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %.preheader16.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  %select_ln392 = select i1 %empty_81, i8 %m_1_read_1, i8 %m_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln392"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i = add i32 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln392 = zext i32 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln392"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %t_addr_5 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln392

]]></Node>
<StgValue><ssdm name="t_addr_5"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:4  store i8 %select_ln392, i8* %t_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:0  br label %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader16:0  %i_0_i = phi i4 [ %i_38, %5 ], [ 0, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader16:1  %r_0_i = phi i64 [ %r_2, %5 ], [ 0, %.preheader16.preheader ]

]]></Node>
<StgValue><ssdm name="r_0_i"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader16:2  %icmp_ln30 = icmp eq i4 %i_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:3  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader16:4  %i_38 = add i4 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_38"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:5  br i1 %icmp_ln30, label %load64.exit, label %5

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln31 = zext i4 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr_7 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="t_addr_7"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="3">
<![CDATA[
:2  %t_load = load i8* %t_addr_7, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
load64.exit:0  %add_ln390 = add i5 %p_cast6, %zext_ln389_1

]]></Node>
<StgValue><ssdm name="add_ln390"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="5">
<![CDATA[
load64.exit:1  %sext_ln396 = sext i5 %add_ln390 to i6

]]></Node>
<StgValue><ssdm name="sext_ln396"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load64.exit:2  %sub_ln396 = sub i6 %add_ln394, %sext_ln396

]]></Node>
<StgValue><ssdm name="sub_ln396"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
load64.exit:3  %tmp = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %sub_ln396, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="3">
<![CDATA[
load64.exit:4  %zext_ln396 = zext i3 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln396"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load64.exit:5  %s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln396

]]></Node>
<StgValue><ssdm name="s_addr"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="5">
<![CDATA[
load64.exit:6  %s_load = load i64* %s_addr, align 8

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="3">
<![CDATA[
:2  %t_load = load i8* %t_addr_7, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln31_13 = zext i8 %t_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_13"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="4">
<![CDATA[
:4  %trunc_ln31 = trunc i4 %i_0_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="6">
<![CDATA[
:6  %zext_ln31_14 = zext i6 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_14"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %shl_ln31 = shl i64 %zext_ln31_13, %zext_ln31_14

]]></Node>
<StgValue><ssdm name="shl_ln31"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %r_2 = or i64 %shl_ln31, %r_0_i

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="5">
<![CDATA[
load64.exit:6  %s_load = load i64* %s_addr, align 8

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load64.exit:7  %xor_ln396 = xor i64 %s_load, %r_0_i

]]></Node>
<StgValue><ssdm name="xor_ln396"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
load64.exit:8  store i64 %xor_ln396, i64* %s_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
load64.exit:9  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge:0  %p_1620 = phi i3 [ %xor_ln391_2, %load64.exit ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="p_1620"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge:1  %p_12 = phi i6 [ %add_ln394, %load64.exit ], [ %empty, %1 ]

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge:2  %p_1 = phi i2 [ %add_ln393, %load64.exit ], [ -2, %1 ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge:3  %zext_ln399_1 = zext i6 %p_12 to i8

]]></Node>
<StgValue><ssdm name="zext_ln399_1"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="3">
<![CDATA[
._crit_edge:4  %sext_ln399 = sext i3 %p_1620 to i9

]]></Node>
<StgValue><ssdm name="sext_ln399"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge:5  %zext_ln399 = zext i2 %p_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln399"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="2">
<![CDATA[
._crit_edge:6  %zext_ln399_2 = zext i2 %p_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln399_2"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:7  %icmp_ln399 = icmp eq i6 %p_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:8  br i1 %icmp_ln399, label %._crit_edge15, label %6

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %sub_ln399 = sub i8 %empty_77, %zext_ln399_1

]]></Node>
<StgValue><ssdm name="sub_ln399"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln399_1 = icmp ult i8 %zext_ln399_2, %sub_ln399

]]></Node>
<StgValue><ssdm name="icmp_ln399_1"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln399_1, label %._crit_edge15, label %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln399"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
<literal name="icmp_ln399_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0">
<![CDATA[
.preheader14.preheader:2  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)

]]></Node>
<StgValue><ssdm name="call_ln405"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
<literal name="icmp_ln399_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="8">
<![CDATA[
.preheader14.preheader:0  %trunc_ln403 = trunc i8 %sub_ln399 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln403"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
<literal name="icmp_ln399_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14.preheader:1  %sub_ln403 = sub i3 %zext_ln399, %trunc_ln403

]]></Node>
<StgValue><ssdm name="sub_ln403"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
<literal name="icmp_ln399_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="0">
<![CDATA[
.preheader14.preheader:2  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)

]]></Node>
<StgValue><ssdm name="call_ln405"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln399" val="0"/>
<literal name="icmp_ln399_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:3  br label %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
._crit_edge15:0  %p_2722 = phi i8 [ %sub_ln399, %.preheader14.preheader ], [ 0, %._crit_edge ], [ 0, %6 ]

]]></Node>
<StgValue><ssdm name="p_2722"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
._crit_edge15:1  %p_23 = phi i6 [ 0, %.preheader14.preheader ], [ %p_12, %._crit_edge ], [ %p_12, %6 ]

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
._crit_edge15:2  %p_2 = phi i3 [ %sub_ln403, %.preheader14.preheader ], [ %zext_ln399, %._crit_edge ], [ %zext_ln399, %6 ]

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="6">
<![CDATA[
._crit_edge15:3  %zext_ln402 = zext i6 %p_23 to i9

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge15:4  %zext_ln402_1 = zext i8 %p_2722 to i9

]]></Node>
<StgValue><ssdm name="zext_ln402_1"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="3">
<![CDATA[
._crit_edge15:5  %sext_ln402 = sext i3 %p_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln402"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="8">
<![CDATA[
._crit_edge15:6  %trunc_ln402 = trunc i8 %p_2722 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln402"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="3">
<![CDATA[
._crit_edge15:7  %trunc_ln402_2 = trunc i3 %p_1620 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln402_2"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge15:8  %add_ln402 = add i9 %zext_ln402_1, %sext_ln399

]]></Node>
<StgValue><ssdm name="add_ln402"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge15:9  %sext_ln402_1 = sext i9 %add_ln402 to i64

]]></Node>
<StgValue><ssdm name="sext_ln402_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge15:10  %empty_83 = zext i9 %r_read to i64

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:11  %tmp_1125 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %r_read, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1125"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15:12  br label %7

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %indvars_iv = phi i64 [ %sub_ln414, %9 ], [ %sext_ln402, %._crit_edge15 ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %p_38_rec = phi i64 [ %add_ln411, %9 ], [ 0, %._crit_edge15 ]

]]></Node>
<StgValue><ssdm name="p_38_rec"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %icmp_ln408 = icmp ult i64 %indvars_iv, %empty_83

]]></Node>
<StgValue><ssdm name="icmp_ln408"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln408, label %10, label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln408"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="3" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_102 = call i3 @_ssdm_op_PartSelect.i3.i6.i32.i32(i6 %p_23, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="30" op_0_bw="3">
<![CDATA[
:1  %zext_ln416_2 = zext i3 %tmp_102 to i30

]]></Node>
<StgValue><ssdm name="zext_ln416_2"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_1126 = call i5 @_ssdm_op_PartSelect.i5.i64.i32.i32(i64 %indvars_iv, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1126"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln408" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader13:0  %i_2 = phi i5 [ %i_39, %8 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:1  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 21, i64 0)

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:2  %icmp_ln409 = icmp eq i5 %i_2, %tmp_1125

]]></Node>
<StgValue><ssdm name="icmp_ln409"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:3  %i_39 = add i5 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_39"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4  br i1 %icmp_ln409, label %9, label %8

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %shl_ln20 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln20"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln410 = zext i8 %shl_ln20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln410"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %add_ln410 = add i64 %zext_ln410, %p_38_rec

]]></Node>
<StgValue><ssdm name="add_ln410"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %add_ln410_3 = add i64 %sext_ln402_1, %add_ln410

]]></Node>
<StgValue><ssdm name="add_ln410_3"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="64">
<![CDATA[
:4  %tmp_67 = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln410_3)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="5">
<![CDATA[
:5  %zext_ln410_1 = zext i5 %i_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln410_1"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %s_addr_6 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln410_1

]]></Node>
<StgValue><ssdm name="s_addr_6"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="5">
<![CDATA[
:7  %s_load_6 = load i64* %s_addr_6, align 8

]]></Node>
<StgValue><ssdm name="s_load_6"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln411 = add i64 %empty_83, %p_38_rec

]]></Node>
<StgValue><ssdm name="add_ln411"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %sub_ln414 = sub i64 %indvars_iv, %empty_83

]]></Node>
<StgValue><ssdm name="sub_ln414"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln409" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="152" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="64">
<![CDATA[
:4  %tmp_67 = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln410_3)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="5">
<![CDATA[
:7  %s_load_6 = load i64* %s_addr_6, align 8

]]></Node>
<StgValue><ssdm name="s_load_6"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %xor_ln410 = xor i64 %s_load_6, %tmp_67

]]></Node>
<StgValue><ssdm name="xor_ln410"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:9  store i64 %xor_ln410, i64* %s_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln409"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="157" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2  call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)

]]></Node>
<StgValue><ssdm name="call_ln413"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %7

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_3 = phi i5 [ 0, %10 ], [ %add_ln416, %12 ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="5">
<![CDATA[
:1  %zext_ln416 = zext i5 %i_3 to i30

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 20, i64 0)

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln416 = icmp eq i5 %i_3, %tmp_1126

]]></Node>
<StgValue><ssdm name="icmp_ln416"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %add_ln416 = add i5 %i_3, 1

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln416, label %13, label %12

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %shl_ln19 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln19"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln417 = zext i8 %shl_ln19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln417"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %add_ln417 = add i64 %zext_ln417, %p_38_rec

]]></Node>
<StgValue><ssdm name="add_ln417"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %add_ln417_3 = add i64 %sext_ln402_1, %add_ln417

]]></Node>
<StgValue><ssdm name="add_ln417_3"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="64">
<![CDATA[
:4  %tmp_s = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln417_3)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:5  %add_ln417_1 = add i30 %zext_ln416_2, %zext_ln416

]]></Node>
<StgValue><ssdm name="add_ln417_1"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="30">
<![CDATA[
:6  %zext_ln417_1 = zext i30 %add_ln417_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln417_1"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %s_addr_5 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln417_1

]]></Node>
<StgValue><ssdm name="s_addr_5"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="5">
<![CDATA[
:8  %s_load_5 = load i64* %s_addr_5, align 8

]]></Node>
<StgValue><ssdm name="s_load_5"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %and_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_1126, i3 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="8">
<![CDATA[
:1  %zext_ln418_2 = zext i8 %and_ln to i9

]]></Node>
<StgValue><ssdm name="zext_ln418_2"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="8">
<![CDATA[
:2  %zext_ln418 = zext i8 %and_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln418"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %sub_ln419 = sub i64 %indvars_iv, %zext_ln418

]]></Node>
<StgValue><ssdm name="sub_ln419"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="33" op_0_bw="64">
<![CDATA[
:4  %trunc_ln419 = trunc i64 %sub_ln419 to i33

]]></Node>
<StgValue><ssdm name="trunc_ln419"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %add_ln420 = add i9 %zext_ln402, %zext_ln418_2

]]></Node>
<StgValue><ssdm name="add_ln420"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="9">
<![CDATA[
:6  %zext_ln420 = zext i9 %add_ln420 to i32

]]></Node>
<StgValue><ssdm name="zext_ln420"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %icmp_ln422 = icmp eq i64 %indvars_iv, %zext_ln418

]]></Node>
<StgValue><ssdm name="icmp_ln422"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln422, label %._crit_edge17, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln422"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln416" val="1"/>
<literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:0  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="184" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="64">
<![CDATA[
:4  %tmp_s = call fastcc i64 @load64.3(i8 %m_0_read_1, i8 %m_1_read_1, i64 %add_ln417_3)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="5">
<![CDATA[
:8  %s_load_5 = load i64* %s_addr_5, align 8

]]></Node>
<StgValue><ssdm name="s_load_5"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %xor_ln417 = xor i64 %s_load_5, %tmp_s

]]></Node>
<StgValue><ssdm name="xor_ln417"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
:10  store i64 %xor_ln417, i64* %s_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln417"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %11

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader12:0  %i_4 = phi i4 [ %i_40, %14 ], [ 0, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:1  %icmp_ln423 = icmp eq i4 %i_4, -8

]]></Node>
<StgValue><ssdm name="icmp_ln423"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2  %empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:3  %i_40 = add i4 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_40"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:4  br i1 %icmp_ln423, label %.preheader.preheader, label %14

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln424 = zext i4 %i_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln424"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr_6 = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln424

]]></Node>
<StgValue><ssdm name="t_addr_6"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:2  store i8 0, i8* %t_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln424"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader12

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="64">
<![CDATA[
.preheader.preheader:0  %trunc_ln426 = trunc i64 %p_38_rec to i1

]]></Node>
<StgValue><ssdm name="trunc_ln426"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1  %xor_ln426 = xor i1 %trunc_ln402_2, %trunc_ln402

]]></Node>
<StgValue><ssdm name="xor_ln426"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %i_5 = phi i32 [ %i_41, %15 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="32">
<![CDATA[
.preheader:1  %zext_ln425 = zext i32 %i_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln425"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="33" op_0_bw="32">
<![CDATA[
.preheader:2  %zext_ln425_2 = zext i32 %i_5 to i33

]]></Node>
<StgValue><ssdm name="zext_ln425_2"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader:3  %icmp_ln425 = icmp ult i33 %zext_ln425_2, %trunc_ln419

]]></Node>
<StgValue><ssdm name="icmp_ln425"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:4  %i_41 = add i32 %i_5, 1

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln425, label %15, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="32">
<![CDATA[
:0  %trunc_ln426_1 = trunc i32 %i_5 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln426_1"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln426_1 = xor i1 %trunc_ln426_1, %trunc_ln426

]]></Node>
<StgValue><ssdm name="xor_ln426_1"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %xor_ln426_2 = xor i1 %xor_ln426_1, %xor_ln426

]]></Node>
<StgValue><ssdm name="xor_ln426_2"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %select_ln426 = select i1 %xor_ln426_2, i8 %m_1_read_1, i8 %m_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln426"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %t_addr = getelementptr inbounds [8 x i8]* %t, i64 0, i64 %zext_ln425

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
:5  store i8 %select_ln426, i8* %t_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln426"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln425"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln425" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader15:0  %i_0_i1 = phi i4 [ %i_42, %16 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader15:1  %r_0_i2 = phi i64 [ %r_3, %16 ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="r_0_i2"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15:2  %icmp_ln30_2 = icmp eq i4 %i_0_i1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln30_2"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:3  %empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15:4  %i_42 = add i4 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:5  br i1 %icmp_ln30_2, label %load64.exit13, label %16

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln31_15 = zext i4 %i_0_i1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_15"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr_8 = getelementptr [8 x i8]* %t, i64 0, i64 %zext_ln31_15

]]></Node>
<StgValue><ssdm name="t_addr_8"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="3">
<![CDATA[
:2  %t_load_2 = load i8* %t_addr_8, align 1

]]></Node>
<StgValue><ssdm name="t_load_2"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
load64.exit13:0  %tmp_103 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln420, i32 3, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="6">
<![CDATA[
load64.exit13:1  %zext_ln427 = zext i6 %tmp_103 to i64

]]></Node>
<StgValue><ssdm name="zext_ln427"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load64.exit13:2  %s_addr_7 = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln427

]]></Node>
<StgValue><ssdm name="s_addr_7"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="5">
<![CDATA[
load64.exit13:3  %s_load_7 = load i64* %s_addr_7, align 8

]]></Node>
<StgValue><ssdm name="s_load_7"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="64">
<![CDATA[
load64.exit13:6  %trunc_ln428 = trunc i64 %sub_ln419 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln428"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="229" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="3">
<![CDATA[
:2  %t_load_2 = load i8* %t_addr_8, align 1

]]></Node>
<StgValue><ssdm name="t_load_2"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln31_16 = zext i8 %t_load_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_16"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="4">
<![CDATA[
:4  %trunc_ln31_5 = trunc i4 %i_0_i1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln31_5"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:5  %shl_ln31_7 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln31_5, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln31_7"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="6">
<![CDATA[
:6  %zext_ln31_17 = zext i6 %shl_ln31_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_17"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %shl_ln31_2 = shl i64 %zext_ln31_16, %zext_ln31_17

]]></Node>
<StgValue><ssdm name="shl_ln31_2"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %r_3 = or i64 %shl_ln31_2, %r_0_i2

]]></Node>
<StgValue><ssdm name="r_3"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="237" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="5">
<![CDATA[
load64.exit13:3  %s_load_7 = load i64* %s_addr_7, align 8

]]></Node>
<StgValue><ssdm name="s_load_7"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load64.exit13:4  %xor_ln427 = xor i64 %s_load_7, %r_0_i2

]]></Node>
<StgValue><ssdm name="xor_ln427"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="64">
<![CDATA[
load64.exit13:5  store i64 %xor_ln427, i64* %s_addr_7, align 8

]]></Node>
<StgValue><ssdm name="store_ln427"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
load64.exit13:7  %add_ln428 = add i32 %trunc_ln428, %zext_ln420

]]></Node>
<StgValue><ssdm name="add_ln428"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln422" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
load64.exit13:8  br label %._crit_edge17

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge17:0  %p_34 = phi i32 [ %add_ln428, %load64.exit13 ], [ %zext_ln420, %13 ]

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge17:1  ret i32 %p_34

]]></Node>
<StgValue><ssdm name="ret_ln431"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
