/*
 * AT86RF212B_Regesters.h
 *
 *  Created on: Feb 17, 2018
 *      Author: owner
 */

#ifndef MYINC_AT86RF212B_REGESTERS_H_
#define MYINC_AT86RF212B_REGESTERS_H_

#define 	RG_ANT_DIV   (0x0d)
#define 	RG_BATMON   (0x11)
#define 	RG_CC_CTRL_0   (0x13)
#define 	RG_CC_CTRL_1   (0x14)
#define 	RG_CCA_THRES   (0x09)
#define 	RG_CSMA_BE   (0x2f)
#define 	RG_CSMA_SEED_0   (0x2d)
#define 	RG_CSMA_SEED_1   (0x2e)
#define 	RG_FTN_CTRL   (0x18)
#define 	RG_IEEE_ADDR_0   (0x24)
#define 	RG_IEEE_ADDR_1   (0x25)
#define 	RG_IEEE_ADDR_2   (0x26)
#define 	RG_IEEE_ADDR_3   (0x27)
#define 	RG_IEEE_ADDR_4   (0x28)
#define 	RG_IEEE_ADDR_5   (0x29)
#define 	RG_IEEE_ADDR_6   (0x2a)
#define 	RG_IEEE_ADDR_7   (0x2b)
#define 	RG_IRQ_MASK   (0x0e)
#define 	RG_IRQ_STATUS   (0x0f)
#define 	RG_MAN_ID_0   (0x1e)
#define 	RG_MAN_ID_1   (0x1f)
#define 	RG_PAN_ID_0   (0x22)
#define 	RG_PAN_ID_1   (0x23)
#define 	RG_PART_NUM   (0x1c)
#define 	RG_PHY_CC_CCA   (0x08)
#define 	RG_PHY_ED_LEVEL   (0x07)
#define 	RG_PHY_RSSI   (0x06)
#define 	RG_PHY_TX_PWR   (0x05)
#define 	RG_PLL_CF   (0x1a)
#define 	RG_PLL_DCU   (0x1b)
#define 	RG_RF_CTRL_0   (0x16)
#define 	RG_RF_CTRL_1   (0x19)
#define 	RG_RX_CTRL   (0x0a)
#define 	RG_RX_SYN   (0x15)
#define 	RG_SFD_VALUE   (0x0b)
#define 	RG_SHORT_ADDR_0   (0x20)
#define 	RG_SHORT_ADDR_1   (0x21)
#define 	RG_TRX_CTRL_0   (0x03)
#define 	RG_TRX_CTRL_1   (0x04)
#define 	RG_TRX_CTRL_2   (0x0c)
#define 	RG_TRX_STATE   (0x02)
#define 	RG_TRX_STATUS   (0x01)
#define 	RG_VERSION_NUM   (0x1d)
#define 	RG_VREG_CTRL   (0x10)
#define 	RG_XAH_CTRL_0   (0x2c)
#define 	RG_XAH_CTRL_1   (0x17)
#define 	RG_XOSC_CTRL   (0x12)

#endif /* MYINC_AT86RF212B_REGESTERS_H_ */
