
STM32-NUCLEO-F446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fe0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  080061b0  080061b0  000071b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006600  08006600  000081d4  2**0
                  CONTENTS
  4 .ARM          00000008  08006600  08006600  00007600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006608  08006608  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006608  08006608  00007608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800660c  0800660c  0000760c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006610  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  200001d4  080067e4  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000420  080067e4  00008420  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000879a  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001769  00000000  00000000  0001099e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000788  00000000  00000000  00012108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b8  00000000  00000000  00012890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021bee  00000000  00000000  00012e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009e79  00000000  00000000  00034a36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca1a4  00000000  00000000  0003e8af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00108a53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002fa8  00000000  00000000  00108a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0010ba40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006198 	.word	0x08006198

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08006198 	.word	0x08006198

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <microDelay>:
float RH = 0;
uint8_t TFI = 0;
uint8_t TFD = 0;
char strCopy[15];
void microDelay (uint16_t delay)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	80fb      	strh	r3, [r7, #6]
  __HAL_DMA_SET_COUNTER(&htim1, 0);
 8000f82:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <microDelay+0x30>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	2200      	movs	r2, #0
 8000f88:	605a      	str	r2, [r3, #4]
  while (__HAL_DMA_GET_COUNTER(&htim1) < delay);
 8000f8a:	bf00      	nop
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <microDelay+0x30>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	685a      	ldr	r2, [r3, #4]
 8000f92:	88fb      	ldrh	r3, [r7, #6]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d3f9      	bcc.n	8000f8c <microDelay+0x14>
	  //printf("%d ticks \n",__HAL_TIM_GET_COUNTER(&htim1));
}
 8000f98:	bf00      	nop
 8000f9a:	bf00      	nop
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	2000024c 	.word	0x2000024c

08000fac <DHT11_Start>:
uint8_t DHT11_Start (void){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 8000fb6:	463b      	mov	r3, r7
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
 8000fbe:	609a      	str	r2, [r3, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
 8000fc2:	611a      	str	r2, [r3, #16]
  GPIO_InitStructPrivate.Pin = TEMP_SENSOR_Pin;
 8000fc4:	2320      	movs	r3, #32
 8000fc6:	603b      	str	r3, [r7, #0]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(TEMP_SENSOR_GPIO_Port, &GPIO_InitStructPrivate); // set the pin as output
 8000fd4:	463b      	mov	r3, r7
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	482a      	ldr	r0, [pc, #168]	@ (8001084 <DHT11_Start+0xd8>)
 8000fda:	f000 feb9 	bl	8001d50 <HAL_GPIO_Init>
  HAL_GPIO_WritePin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin, 0);   // pull the pin low
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2120      	movs	r1, #32
 8000fe2:	4828      	ldr	r0, [pc, #160]	@ (8001084 <DHT11_Start+0xd8>)
 8000fe4:	f001 f860 	bl	80020a8 <HAL_GPIO_WritePin>
  HAL_Delay(20);   // wait for 20ms
 8000fe8:	2014      	movs	r0, #20
 8000fea:	f000 fda7 	bl	8001b3c <HAL_Delay>
  HAL_GPIO_WritePin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin, 1);   // pull the pin high
 8000fee:	2201      	movs	r2, #1
 8000ff0:	2120      	movs	r1, #32
 8000ff2:	4824      	ldr	r0, [pc, #144]	@ (8001084 <DHT11_Start+0xd8>)
 8000ff4:	f001 f858 	bl	80020a8 <HAL_GPIO_WritePin>
  microDelay (30);   // wait for 30us
 8000ff8:	201e      	movs	r0, #30
 8000ffa:	f7ff ffbd 	bl	8000f78 <microDelay>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8000ffe:	2300      	movs	r3, #0
 8001000:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8001002:	2301      	movs	r3, #1
 8001004:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(TEMP_SENSOR_GPIO_Port, &GPIO_InitStructPrivate); // set the pin as input
 8001006:	463b      	mov	r3, r7
 8001008:	4619      	mov	r1, r3
 800100a:	481e      	ldr	r0, [pc, #120]	@ (8001084 <DHT11_Start+0xd8>)
 800100c:	f000 fea0 	bl	8001d50 <HAL_GPIO_Init>
  microDelay (40);
 8001010:	2028      	movs	r0, #40	@ 0x28
 8001012:	f7ff ffb1 	bl	8000f78 <microDelay>
  if (!(HAL_GPIO_ReadPin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin)))
 8001016:	2120      	movs	r1, #32
 8001018:	481a      	ldr	r0, [pc, #104]	@ (8001084 <DHT11_Start+0xd8>)
 800101a:	f001 f82d 	bl	8002078 <HAL_GPIO_ReadPin>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d10b      	bne.n	800103c <DHT11_Start+0x90>
  {
    microDelay (80);
 8001024:	2050      	movs	r0, #80	@ 0x50
 8001026:	f7ff ffa7 	bl	8000f78 <microDelay>
    if ((HAL_GPIO_ReadPin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin))) Response = 1;
 800102a:	2120      	movs	r1, #32
 800102c:	4815      	ldr	r0, [pc, #84]	@ (8001084 <DHT11_Start+0xd8>)
 800102e:	f001 f823 	bl	8002078 <HAL_GPIO_ReadPin>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <DHT11_Start+0x90>
 8001038:	2301      	movs	r3, #1
 800103a:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 800103c:	f000 fd72 	bl	8001b24 <HAL_GetTick>
 8001040:	4603      	mov	r3, r0
 8001042:	4a11      	ldr	r2, [pc, #68]	@ (8001088 <DHT11_Start+0xdc>)
 8001044:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 8001046:	f000 fd6d 	bl	8001b24 <HAL_GetTick>
 800104a:	4603      	mov	r3, r0
 800104c:	4a0f      	ldr	r2, [pc, #60]	@ (800108c <DHT11_Start+0xe0>)
 800104e:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin)) && pMillis + 2 > cMillis)
 8001050:	e004      	b.n	800105c <DHT11_Start+0xb0>
  {
    cMillis = HAL_GetTick();
 8001052:	f000 fd67 	bl	8001b24 <HAL_GetTick>
 8001056:	4603      	mov	r3, r0
 8001058:	4a0c      	ldr	r2, [pc, #48]	@ (800108c <DHT11_Start+0xe0>)
 800105a:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin)) && pMillis + 2 > cMillis)
 800105c:	2120      	movs	r1, #32
 800105e:	4809      	ldr	r0, [pc, #36]	@ (8001084 <DHT11_Start+0xd8>)
 8001060:	f001 f80a 	bl	8002078 <HAL_GPIO_ReadPin>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d006      	beq.n	8001078 <DHT11_Start+0xcc>
 800106a:	4b07      	ldr	r3, [pc, #28]	@ (8001088 <DHT11_Start+0xdc>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	1c9a      	adds	r2, r3, #2
 8001070:	4b06      	ldr	r3, [pc, #24]	@ (800108c <DHT11_Start+0xe0>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	429a      	cmp	r2, r3
 8001076:	d8ec      	bhi.n	8001052 <DHT11_Start+0xa6>
  }
  return Response;
 8001078:	7dfb      	ldrb	r3, [r7, #23]
}
 800107a:	4618      	mov	r0, r3
 800107c:	3718      	adds	r7, #24
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40020000 	.word	0x40020000
 8001088:	200002b4 	.word	0x200002b4
 800108c:	200002b8 	.word	0x200002b8

08001090 <DHT11_Read>:
uint8_t DHT11_Read (void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
  uint8_t a,b;
  for (a=0;a<8;a++)
 8001096:	2300      	movs	r3, #0
 8001098:	71fb      	strb	r3, [r7, #7]
 800109a:	e063      	b.n	8001164 <DHT11_Read+0xd4>
  {
    pMillis = HAL_GetTick();
 800109c:	f000 fd42 	bl	8001b24 <HAL_GetTick>
 80010a0:	4603      	mov	r3, r0
 80010a2:	4a34      	ldr	r2, [pc, #208]	@ (8001174 <DHT11_Read+0xe4>)
 80010a4:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 80010a6:	f000 fd3d 	bl	8001b24 <HAL_GetTick>
 80010aa:	4603      	mov	r3, r0
 80010ac:	4a32      	ldr	r2, [pc, #200]	@ (8001178 <DHT11_Read+0xe8>)
 80010ae:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin)) && pMillis + 2 > cMillis)
 80010b0:	e004      	b.n	80010bc <DHT11_Read+0x2c>
    {  // wait for the pin to go high
      cMillis = HAL_GetTick();
 80010b2:	f000 fd37 	bl	8001b24 <HAL_GetTick>
 80010b6:	4603      	mov	r3, r0
 80010b8:	4a2f      	ldr	r2, [pc, #188]	@ (8001178 <DHT11_Read+0xe8>)
 80010ba:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin)) && pMillis + 2 > cMillis)
 80010bc:	2120      	movs	r1, #32
 80010be:	482f      	ldr	r0, [pc, #188]	@ (800117c <DHT11_Read+0xec>)
 80010c0:	f000 ffda 	bl	8002078 <HAL_GPIO_ReadPin>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d106      	bne.n	80010d8 <DHT11_Read+0x48>
 80010ca:	4b2a      	ldr	r3, [pc, #168]	@ (8001174 <DHT11_Read+0xe4>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	1c9a      	adds	r2, r3, #2
 80010d0:	4b29      	ldr	r3, [pc, #164]	@ (8001178 <DHT11_Read+0xe8>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d8ec      	bhi.n	80010b2 <DHT11_Read+0x22>
    }
    microDelay (40);   // wait for 40 us
 80010d8:	2028      	movs	r0, #40	@ 0x28
 80010da:	f7ff ff4d 	bl	8000f78 <microDelay>
    if (!(HAL_GPIO_ReadPin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin)))   // if the pin is low
 80010de:	2120      	movs	r1, #32
 80010e0:	4826      	ldr	r0, [pc, #152]	@ (800117c <DHT11_Read+0xec>)
 80010e2:	f000 ffc9 	bl	8002078 <HAL_GPIO_ReadPin>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d10e      	bne.n	800110a <DHT11_Read+0x7a>
      b&= ~(1<<(7-a));
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	f1c3 0307 	rsb	r3, r3, #7
 80010f2:	2201      	movs	r2, #1
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	b25b      	sxtb	r3, r3
 80010fa:	43db      	mvns	r3, r3
 80010fc:	b25a      	sxtb	r2, r3
 80010fe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001102:	4013      	ands	r3, r2
 8001104:	b25b      	sxtb	r3, r3
 8001106:	71bb      	strb	r3, [r7, #6]
 8001108:	e00b      	b.n	8001122 <DHT11_Read+0x92>
    else
      b|= (1<<(7-a));
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	f1c3 0307 	rsb	r3, r3, #7
 8001110:	2201      	movs	r2, #1
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	b25a      	sxtb	r2, r3
 8001118:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800111c:	4313      	orrs	r3, r2
 800111e:	b25b      	sxtb	r3, r3
 8001120:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 8001122:	f000 fcff 	bl	8001b24 <HAL_GetTick>
 8001126:	4603      	mov	r3, r0
 8001128:	4a12      	ldr	r2, [pc, #72]	@ (8001174 <DHT11_Read+0xe4>)
 800112a:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 800112c:	f000 fcfa 	bl	8001b24 <HAL_GetTick>
 8001130:	4603      	mov	r3, r0
 8001132:	4a11      	ldr	r2, [pc, #68]	@ (8001178 <DHT11_Read+0xe8>)
 8001134:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin)) && pMillis + 2 > cMillis)
 8001136:	e004      	b.n	8001142 <DHT11_Read+0xb2>
    {  // wait for the pin to go low
      cMillis = HAL_GetTick();
 8001138:	f000 fcf4 	bl	8001b24 <HAL_GetTick>
 800113c:	4603      	mov	r3, r0
 800113e:	4a0e      	ldr	r2, [pc, #56]	@ (8001178 <DHT11_Read+0xe8>)
 8001140:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (TEMP_SENSOR_GPIO_Port, TEMP_SENSOR_Pin)) && pMillis + 2 > cMillis)
 8001142:	2120      	movs	r1, #32
 8001144:	480d      	ldr	r0, [pc, #52]	@ (800117c <DHT11_Read+0xec>)
 8001146:	f000 ff97 	bl	8002078 <HAL_GPIO_ReadPin>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d006      	beq.n	800115e <DHT11_Read+0xce>
 8001150:	4b08      	ldr	r3, [pc, #32]	@ (8001174 <DHT11_Read+0xe4>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	1c9a      	adds	r2, r3, #2
 8001156:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <DHT11_Read+0xe8>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	429a      	cmp	r2, r3
 800115c:	d8ec      	bhi.n	8001138 <DHT11_Read+0xa8>
  for (a=0;a<8;a++)
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	3301      	adds	r3, #1
 8001162:	71fb      	strb	r3, [r7, #7]
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	2b07      	cmp	r3, #7
 8001168:	d998      	bls.n	800109c <DHT11_Read+0xc>
    }
  }
  return b;
 800116a:	79bb      	ldrb	r3, [r7, #6]
}
 800116c:	4618      	mov	r0, r3
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	200002b4 	.word	0x200002b4
 8001178:	200002b8 	.word	0x200002b8
 800117c:	40020000 	.word	0x40020000

08001180 <main>:


int main(void)
{
 8001180:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001184:	ed2d 8b02 	vpush	{d8}
 8001188:	b0c7      	sub	sp, #284	@ 0x11c
 800118a:	af0a      	add	r7, sp, #40	@ 0x28
  HAL_Init();
 800118c:	f000 fc64 	bl	8001a58 <HAL_Init>

  SystemClock_Config();
 8001190:	f000 f994 	bl	80014bc <SystemClock_Config>

  MX_GPIO_Init();
 8001194:	f000 fa1c 	bl	80015d0 <MX_GPIO_Init>
  MX_UART4_Init();
 8001198:	f000 f9f0 	bl	800157c <MX_UART4_Init>

  UART_SendString("[DEBUG] STM32 USART6 Initialized!\n");
 800119c:	48b4      	ldr	r0, [pc, #720]	@ (8001470 <main+0x2f0>)
 800119e:	f000 fa9d 	bl	80016dc <UART_SendString>

  char rx_buffer[1],uart_buf[120],error_buf[50];

  float RH2=0.0, Temp2=0.0;
 80011a2:	f04f 0300 	mov.w	r3, #0
 80011a6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80011aa:	f04f 0300 	mov.w	r3, #0
 80011ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  int rgbr2=255,rgbg2=255,rgbb2=255;
 80011b2:	23ff      	movs	r3, #255	@ 0xff
 80011b4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80011b8:	23ff      	movs	r3, #255	@ 0xff
 80011ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80011be:	23ff      	movs	r3, #255	@ 0xff
 80011c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  bool rgb2=false,led2=false,buz2=false,but2=false;
 80011c4:	2300      	movs	r3, #0
 80011c6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
 80011ca:	2300      	movs	r3, #0
 80011cc:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
 80011d6:	2300      	movs	r3, #0
 80011d8:	f887 30d8 	strb.w	r3, [r7, #216]	@ 0xd8

  while (1){

	  if(DHT11_Start()){
 80011dc:	f7ff fee6 	bl	8000fac <DHT11_Start>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	f000 80c2 	beq.w	800136c <main+0x1ec>
	  	  	        RHI = DHT11_Read(); // Relative humidity integral
 80011e8:	f7ff ff52 	bl	8001090 <DHT11_Read>
 80011ec:	4603      	mov	r3, r0
 80011ee:	461a      	mov	r2, r3
 80011f0:	4ba0      	ldr	r3, [pc, #640]	@ (8001474 <main+0x2f4>)
 80011f2:	701a      	strb	r2, [r3, #0]
	  	  	        RHD = DHT11_Read(); // Relative humidity decimal
 80011f4:	f7ff ff4c 	bl	8001090 <DHT11_Read>
 80011f8:	4603      	mov	r3, r0
 80011fa:	461a      	mov	r2, r3
 80011fc:	4b9e      	ldr	r3, [pc, #632]	@ (8001478 <main+0x2f8>)
 80011fe:	701a      	strb	r2, [r3, #0]
	  	  	        TCI = DHT11_Read(); // Celsius integral
 8001200:	f7ff ff46 	bl	8001090 <DHT11_Read>
 8001204:	4603      	mov	r3, r0
 8001206:	461a      	mov	r2, r3
 8001208:	4b9c      	ldr	r3, [pc, #624]	@ (800147c <main+0x2fc>)
 800120a:	701a      	strb	r2, [r3, #0]
	  	  	        TCD = DHT11_Read(); // Celsius decimal
 800120c:	f7ff ff40 	bl	8001090 <DHT11_Read>
 8001210:	4603      	mov	r3, r0
 8001212:	461a      	mov	r2, r3
 8001214:	4b9a      	ldr	r3, [pc, #616]	@ (8001480 <main+0x300>)
 8001216:	701a      	strb	r2, [r3, #0]
	  	  	        SUM = DHT11_Read(); // Check sum
 8001218:	f7ff ff3a 	bl	8001090 <DHT11_Read>
 800121c:	4603      	mov	r3, r0
 800121e:	461a      	mov	r2, r3
 8001220:	4b98      	ldr	r3, [pc, #608]	@ (8001484 <main+0x304>)
 8001222:	701a      	strb	r2, [r3, #0]
	  	  	        if (RHI + RHD + TCI + TCD == SUM)
 8001224:	4b93      	ldr	r3, [pc, #588]	@ (8001474 <main+0x2f4>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	4b93      	ldr	r3, [pc, #588]	@ (8001478 <main+0x2f8>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	4413      	add	r3, r2
 8001230:	4a92      	ldr	r2, [pc, #584]	@ (800147c <main+0x2fc>)
 8001232:	7812      	ldrb	r2, [r2, #0]
 8001234:	4413      	add	r3, r2
 8001236:	4a92      	ldr	r2, [pc, #584]	@ (8001480 <main+0x300>)
 8001238:	7812      	ldrb	r2, [r2, #0]
 800123a:	4413      	add	r3, r2
 800123c:	4a91      	ldr	r2, [pc, #580]	@ (8001484 <main+0x304>)
 800123e:	7812      	ldrb	r2, [r2, #0]
 8001240:	4293      	cmp	r3, r2
 8001242:	f040 8093 	bne.w	800136c <main+0x1ec>
	  	  	        {
	  	  	          // Can use RHI and TCI for any purposes if whole number only needed
	  	  	          tCelsius = (float)TCI + (float)(TCD/10.0);
 8001246:	4b8d      	ldr	r3, [pc, #564]	@ (800147c <main+0x2fc>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	ee07 3a90 	vmov	s15, r3
 800124e:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001252:	4b8b      	ldr	r3, [pc, #556]	@ (8001480 <main+0x300>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff f984 	bl	8000564 <__aeabi_i2d>
 800125c:	f04f 0200 	mov.w	r2, #0
 8001260:	4b89      	ldr	r3, [pc, #548]	@ (8001488 <main+0x308>)
 8001262:	f7ff fb13 	bl	800088c <__aeabi_ddiv>
 8001266:	4602      	mov	r2, r0
 8001268:	460b      	mov	r3, r1
 800126a:	4610      	mov	r0, r2
 800126c:	4619      	mov	r1, r3
 800126e:	f7ff fcbb 	bl	8000be8 <__aeabi_d2f>
 8001272:	ee07 0a90 	vmov	s15, r0
 8001276:	ee78 7a27 	vadd.f32	s15, s16, s15
 800127a:	4b84      	ldr	r3, [pc, #528]	@ (800148c <main+0x30c>)
 800127c:	edc3 7a00 	vstr	s15, [r3]
	  	  	          Temp2=tCelsius;
 8001280:	4b82      	ldr	r3, [pc, #520]	@ (800148c <main+0x30c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
	  	  	          RH = (float)RHI + (float)(RHD/10.0);
 8001288:	4b7a      	ldr	r3, [pc, #488]	@ (8001474 <main+0x2f4>)
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	ee07 3a90 	vmov	s15, r3
 8001290:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001294:	4b78      	ldr	r3, [pc, #480]	@ (8001478 <main+0x2f8>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f963 	bl	8000564 <__aeabi_i2d>
 800129e:	f04f 0200 	mov.w	r2, #0
 80012a2:	4b79      	ldr	r3, [pc, #484]	@ (8001488 <main+0x308>)
 80012a4:	f7ff faf2 	bl	800088c <__aeabi_ddiv>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4610      	mov	r0, r2
 80012ae:	4619      	mov	r1, r3
 80012b0:	f7ff fc9a 	bl	8000be8 <__aeabi_d2f>
 80012b4:	ee07 0a90 	vmov	s15, r0
 80012b8:	ee78 7a27 	vadd.f32	s15, s16, s15
 80012bc:	4b74      	ldr	r3, [pc, #464]	@ (8001490 <main+0x310>)
 80012be:	edc3 7a00 	vstr	s15, [r3]
	  	  	          RH2=RH;
 80012c2:	4b73      	ldr	r3, [pc, #460]	@ (8001490 <main+0x310>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec

	  	  	          tFahrenheit = tCelsius * 9/5 + 32;
 80012ca:	4b70      	ldr	r3, [pc, #448]	@ (800148c <main+0x30c>)
 80012cc:	edd3 7a00 	vldr	s15, [r3]
 80012d0:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 80012d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012d8:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80012dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e0:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8001494 <main+0x314>
 80012e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012e8:	4b6b      	ldr	r3, [pc, #428]	@ (8001498 <main+0x318>)
 80012ea:	edc3 7a00 	vstr	s15, [r3]
	  	  	          // Can use tCelsius, tFahrenheit and RH for any purposes
	  	  	          TFI = tFahrenheit;  // Fahrenheit integral
 80012ee:	4b6a      	ldr	r3, [pc, #424]	@ (8001498 <main+0x318>)
 80012f0:	edd3 7a00 	vldr	s15, [r3]
 80012f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80012fc:	793b      	ldrb	r3, [r7, #4]
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	4b66      	ldr	r3, [pc, #408]	@ (800149c <main+0x31c>)
 8001302:	701a      	strb	r2, [r3, #0]
	  	  	          TFD = tFahrenheit*10-TFI*10; // Fahrenheit decimal
 8001304:	4b64      	ldr	r3, [pc, #400]	@ (8001498 <main+0x318>)
 8001306:	edd3 7a00 	vldr	s15, [r3]
 800130a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800130e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001312:	4b62      	ldr	r3, [pc, #392]	@ (800149c <main+0x31c>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	461a      	mov	r2, r3
 8001318:	4613      	mov	r3, r2
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	4413      	add	r3, r2
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	ee07 3a90 	vmov	s15, r3
 8001324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001328:	ee77 7a67 	vsub.f32	s15, s14, s15
 800132c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001330:	edc7 7a01 	vstr	s15, [r7, #4]
 8001334:	793b      	ldrb	r3, [r7, #4]
 8001336:	b2da      	uxtb	r2, r3
 8001338:	4b59      	ldr	r3, [pc, #356]	@ (80014a0 <main+0x320>)
 800133a:	701a      	strb	r2, [r3, #0]
	  	  	          printf("%d.%d C   ", TCI, TCD);
 800133c:	4b4f      	ldr	r3, [pc, #316]	@ (800147c <main+0x2fc>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	4619      	mov	r1, r3
 8001342:	4b4f      	ldr	r3, [pc, #316]	@ (8001480 <main+0x300>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	461a      	mov	r2, r3
 8001348:	4856      	ldr	r0, [pc, #344]	@ (80014a4 <main+0x324>)
 800134a:	f002 fe9b 	bl	8004084 <iprintf>
	  	  	          printf("%d.%d F   ", TFI, TFD);
 800134e:	4b53      	ldr	r3, [pc, #332]	@ (800149c <main+0x31c>)
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	4619      	mov	r1, r3
 8001354:	4b52      	ldr	r3, [pc, #328]	@ (80014a0 <main+0x320>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	461a      	mov	r2, r3
 800135a:	4853      	ldr	r0, [pc, #332]	@ (80014a8 <main+0x328>)
 800135c:	f002 fe92 	bl	8004084 <iprintf>
	  	  	          char *buf = (char *)malloc(sizeof(char)*100);
 8001360:	2064      	movs	r0, #100	@ 0x64
 8001362:	f002 f8bf 	bl	80034e4 <malloc>
 8001366:	4603      	mov	r3, r0
 8001368:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  	  	          //sprintf(buf,"%d.%d %%\n", RHI, RHD);
	  	  	          //HAL_UART_Transmit(&huart2, buf, strlen(buf), 1000u);
	  	  	        }
	  	  	      }

    float RH=RH2, Temp=Temp2;
 800136c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001370:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001374:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001378:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    int rgbr=rgbr2,rgbg=rgbg2,rgbb=rgbb2;
 800137c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001380:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001384:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001388:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800138c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001390:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    bool rgb=rgb2,led=led2,buz=buz2,but=but2;
 8001394:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8001398:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
 800139c:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 80013a0:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe
 80013a4:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 80013a8:	f887 30bd 	strb.w	r3, [r7, #189]	@ 0xbd
 80013ac:	f897 30d8 	ldrb.w	r3, [r7, #216]	@ 0xd8
 80013b0:	f887 30bc 	strb.w	r3, [r7, #188]	@ 0xbc

    sprintf(
 80013b4:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 80013b8:	f7ff f8e6 	bl	8000588 <__aeabi_f2d>
 80013bc:	4604      	mov	r4, r0
 80013be:	460d      	mov	r5, r1
 80013c0:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80013c4:	f7ff f8e0 	bl	8000588 <__aeabi_f2d>
 80013c8:	4680      	mov	r8, r0
 80013ca:	4689      	mov	r9, r1
 80013cc:	f897 10bf 	ldrb.w	r1, [r7, #191]	@ 0xbf
 80013d0:	2900      	cmp	r1, #0
 80013d2:	d001      	beq.n	80013d8 <main+0x258>
 80013d4:	4935      	ldr	r1, [pc, #212]	@ (80014ac <main+0x32c>)
 80013d6:	e000      	b.n	80013da <main+0x25a>
 80013d8:	4935      	ldr	r1, [pc, #212]	@ (80014b0 <main+0x330>)
 80013da:	f897 00be 	ldrb.w	r0, [r7, #190]	@ 0xbe
 80013de:	2800      	cmp	r0, #0
 80013e0:	d001      	beq.n	80013e6 <main+0x266>
 80013e2:	4832      	ldr	r0, [pc, #200]	@ (80014ac <main+0x32c>)
 80013e4:	e000      	b.n	80013e8 <main+0x268>
 80013e6:	4832      	ldr	r0, [pc, #200]	@ (80014b0 <main+0x330>)
 80013e8:	f897 60bd 	ldrb.w	r6, [r7, #189]	@ 0xbd
 80013ec:	2e00      	cmp	r6, #0
 80013ee:	d001      	beq.n	80013f4 <main+0x274>
 80013f0:	4e2e      	ldr	r6, [pc, #184]	@ (80014ac <main+0x32c>)
 80013f2:	e000      	b.n	80013f6 <main+0x276>
 80013f4:	4e2e      	ldr	r6, [pc, #184]	@ (80014b0 <main+0x330>)
 80013f6:	f897 c0bc 	ldrb.w	ip, [r7, #188]	@ 0xbc
 80013fa:	f1bc 0f00 	cmp.w	ip, #0
 80013fe:	d001      	beq.n	8001404 <main+0x284>
 8001400:	4b2a      	ldr	r3, [pc, #168]	@ (80014ac <main+0x32c>)
 8001402:	e000      	b.n	8001406 <main+0x286>
 8001404:	4b2a      	ldr	r3, [pc, #168]	@ (80014b0 <main+0x330>)
 8001406:	f107 0c40 	add.w	ip, r7, #64	@ 0x40
 800140a:	9308      	str	r3, [sp, #32]
 800140c:	9607      	str	r6, [sp, #28]
 800140e:	9006      	str	r0, [sp, #24]
 8001410:	9105      	str	r1, [sp, #20]
 8001412:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 8001416:	9104      	str	r1, [sp, #16]
 8001418:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 800141c:	9103      	str	r1, [sp, #12]
 800141e:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 8001422:	9102      	str	r1, [sp, #8]
 8001424:	e9cd 8900 	strd	r8, r9, [sp]
 8001428:	4622      	mov	r2, r4
 800142a:	462b      	mov	r3, r5
 800142c:	4921      	ldr	r1, [pc, #132]	@ (80014b4 <main+0x334>)
 800142e:	4660      	mov	r0, ip
 8001430:	f002 fe3a 	bl	80040a8 <siprintf>
      uart_buf,
      "{\"Temperature\":%.2f,\"Humidity\":%.2f,\"RGB\":{\"red\":%d,\"green\":%d,\"blue\":%d,\"state\":%s},\"Led\":%s,\"Buzzer\":%s,\"Button\":%s}\n",
      Temp, RH, rgbr, rgbg, rgbb, rgb? "true" : "false", led? "true" : "false", buz? "true" : "false", but? "true" : "false"
    );
    UART_SendString(uart_buf);
 8001434:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001438:	4618      	mov	r0, r3
 800143a:	f000 f94f 	bl	80016dc <UART_SendString>
    HAL_Delay(2000);
 800143e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001442:	f000 fb7b 	bl	8001b3c <HAL_Delay>
    if (HAL_UART_Receive(&huart4, (uint8_t*)rx_buffer, 1, 100) == HAL_OK){HAL_UART_Transmit(&huart4, (uint8_t*)rx_buffer, 1, HAL_MAX_DELAY);}
 8001446:	f107 01b8 	add.w	r1, r7, #184	@ 0xb8
 800144a:	2364      	movs	r3, #100	@ 0x64
 800144c:	2201      	movs	r2, #1
 800144e:	481a      	ldr	r0, [pc, #104]	@ (80014b8 <main+0x338>)
 8001450:	f001 fc81 	bl	8002d56 <HAL_UART_Receive>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	f47f aec0 	bne.w	80011dc <main+0x5c>
 800145c:	f107 01b8 	add.w	r1, r7, #184	@ 0xb8
 8001460:	f04f 33ff 	mov.w	r3, #4294967295
 8001464:	2201      	movs	r2, #1
 8001466:	4814      	ldr	r0, [pc, #80]	@ (80014b8 <main+0x338>)
 8001468:	f001 fbea 	bl	8002c40 <HAL_UART_Transmit>
  while (1){
 800146c:	e6b6      	b.n	80011dc <main+0x5c>
 800146e:	bf00      	nop
 8001470:	080061b0 	.word	0x080061b0
 8001474:	200002ac 	.word	0x200002ac
 8001478:	200002ad 	.word	0x200002ad
 800147c:	200002ae 	.word	0x200002ae
 8001480:	200002af 	.word	0x200002af
 8001484:	200002b0 	.word	0x200002b0
 8001488:	40240000 	.word	0x40240000
 800148c:	200002bc 	.word	0x200002bc
 8001490:	200002c4 	.word	0x200002c4
 8001494:	42000000 	.word	0x42000000
 8001498:	200002c0 	.word	0x200002c0
 800149c:	200002c8 	.word	0x200002c8
 80014a0:	200002c9 	.word	0x200002c9
 80014a4:	080061d4 	.word	0x080061d4
 80014a8:	080061e0 	.word	0x080061e0
 80014ac:	080061ec 	.word	0x080061ec
 80014b0:	080061f4 	.word	0x080061f4
 80014b4:	080061fc 	.word	0x080061fc
 80014b8:	200001f0 	.word	0x200001f0

080014bc <SystemClock_Config>:

  }
}
void SystemClock_Config(void){
 80014bc:	b580      	push	{r7, lr}
 80014be:	b094      	sub	sp, #80	@ 0x50
 80014c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014c2:	f107 031c 	add.w	r3, r7, #28
 80014c6:	2234      	movs	r2, #52	@ 0x34
 80014c8:	2100      	movs	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f002 fe4f 	bl	800416e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014d0:	f107 0308 	add.w	r3, r7, #8
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014e0:	2300      	movs	r3, #0
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	4b23      	ldr	r3, [pc, #140]	@ (8001574 <SystemClock_Config+0xb8>)
 80014e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e8:	4a22      	ldr	r2, [pc, #136]	@ (8001574 <SystemClock_Config+0xb8>)
 80014ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80014f0:	4b20      	ldr	r3, [pc, #128]	@ (8001574 <SystemClock_Config+0xb8>)
 80014f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f8:	607b      	str	r3, [r7, #4]
 80014fa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80014fc:	2300      	movs	r3, #0
 80014fe:	603b      	str	r3, [r7, #0]
 8001500:	4b1d      	ldr	r3, [pc, #116]	@ (8001578 <SystemClock_Config+0xbc>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001508:	4a1b      	ldr	r2, [pc, #108]	@ (8001578 <SystemClock_Config+0xbc>)
 800150a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800150e:	6013      	str	r3, [r2, #0]
 8001510:	4b19      	ldr	r3, [pc, #100]	@ (8001578 <SystemClock_Config+0xbc>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001518:	603b      	str	r3, [r7, #0]
 800151a:	683b      	ldr	r3, [r7, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800151c:	2302      	movs	r3, #2
 800151e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001520:	2301      	movs	r3, #1
 8001522:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001524:	2310      	movs	r3, #16
 8001526:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001528:	2300      	movs	r3, #0
 800152a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK){Error_Handler();}
 800152c:	f107 031c 	add.w	r3, r7, #28
 8001530:	4618      	mov	r0, r3
 8001532:	f001 f897 	bl	8002664 <HAL_RCC_OscConfig>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <SystemClock_Config+0x84>
 800153c:	f000 f8e4 	bl	8001708 <Error_Handler>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8001540:	230f      	movs	r3, #15
 8001542:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001544:	2300      	movs	r3, #0
 8001546:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001548:	2300      	movs	r3, #0
 800154a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800154c:	2300      	movs	r3, #0
 800154e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001550:	2300      	movs	r3, #0
 8001552:	61bb      	str	r3, [r7, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK){Error_Handler();}
 8001554:	f107 0308 	add.w	r3, r7, #8
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fdbe 	bl	80020dc <HAL_RCC_ClockConfig>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <SystemClock_Config+0xae>
 8001566:	f000 f8cf 	bl	8001708 <Error_Handler>
}
 800156a:	bf00      	nop
 800156c:	3750      	adds	r7, #80	@ 0x50
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40023800 	.word	0x40023800
 8001578:	40007000 	.word	0x40007000

0800157c <MX_UART4_Init>:

static void MX_UART4_Init(void){
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  huart4.Instance = UART4;
 8001580:	4b11      	ldr	r3, [pc, #68]	@ (80015c8 <MX_UART4_Init+0x4c>)
 8001582:	4a12      	ldr	r2, [pc, #72]	@ (80015cc <MX_UART4_Init+0x50>)
 8001584:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001586:	4b10      	ldr	r3, [pc, #64]	@ (80015c8 <MX_UART4_Init+0x4c>)
 8001588:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800158c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800158e:	4b0e      	ldr	r3, [pc, #56]	@ (80015c8 <MX_UART4_Init+0x4c>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001594:	4b0c      	ldr	r3, [pc, #48]	@ (80015c8 <MX_UART4_Init+0x4c>)
 8001596:	2200      	movs	r2, #0
 8001598:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800159a:	4b0b      	ldr	r3, [pc, #44]	@ (80015c8 <MX_UART4_Init+0x4c>)
 800159c:	2200      	movs	r2, #0
 800159e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80015a0:	4b09      	ldr	r3, [pc, #36]	@ (80015c8 <MX_UART4_Init+0x4c>)
 80015a2:	220c      	movs	r2, #12
 80015a4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015a6:	4b08      	ldr	r3, [pc, #32]	@ (80015c8 <MX_UART4_Init+0x4c>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80015ac:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <MX_UART4_Init+0x4c>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK){Error_Handler();}
 80015b2:	4805      	ldr	r0, [pc, #20]	@ (80015c8 <MX_UART4_Init+0x4c>)
 80015b4:	f001 faf4 	bl	8002ba0 <HAL_UART_Init>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_UART4_Init+0x46>
 80015be:	f000 f8a3 	bl	8001708 <Error_Handler>
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	200001f0 	.word	0x200001f0
 80015cc:	40004c00 	.word	0x40004c00

080015d0 <MX_GPIO_Init>:

static void MX_GPIO_Init(void){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	60fb      	str	r3, [r7, #12]
 80015da:	4b3b      	ldr	r3, [pc, #236]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	4a3a      	ldr	r2, [pc, #232]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 80015e0:	f043 0304 	orr.w	r3, r3, #4
 80015e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e6:	4b38      	ldr	r3, [pc, #224]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	f003 0304 	and.w	r3, r3, #4
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015f2:	2300      	movs	r3, #0
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	4b34      	ldr	r3, [pc, #208]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 80015f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fa:	4a33      	ldr	r2, [pc, #204]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 80015fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001600:	6313      	str	r3, [r2, #48]	@ 0x30
 8001602:	4b31      	ldr	r3, [pc, #196]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 8001604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	607b      	str	r3, [r7, #4]
 8001612:	4b2d      	ldr	r3, [pc, #180]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001616:	4a2c      	ldr	r2, [pc, #176]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 8001618:	f043 0301 	orr.w	r3, r3, #1
 800161c:	6313      	str	r3, [r2, #48]	@ 0x30
 800161e:	4b2a      	ldr	r3, [pc, #168]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001622:	f003 0301 	and.w	r3, r3, #1
 8001626:	607b      	str	r3, [r7, #4]
 8001628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	603b      	str	r3, [r7, #0]
 800162e:	4b26      	ldr	r3, [pc, #152]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	4a25      	ldr	r2, [pc, #148]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 8001634:	f043 0302 	orr.w	r3, r3, #2
 8001638:	6313      	str	r3, [r2, #48]	@ 0x30
 800163a:	4b23      	ldr	r3, [pc, #140]	@ (80016c8 <MX_GPIO_Init+0xf8>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	603b      	str	r3, [r7, #0]
 8001644:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001646:	2200      	movs	r2, #0
 8001648:	2108      	movs	r1, #8
 800164a:	4820      	ldr	r0, [pc, #128]	@ (80016cc <MX_GPIO_Init+0xfc>)
 800164c:	f000 fd2c 	bl	80020a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001650:	4b1f      	ldr	r3, [pc, #124]	@ (80016d0 <MX_GPIO_Init+0x100>)
 8001652:	2202      	movs	r2, #2
 8001654:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001656:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <MX_GPIO_Init+0x100>)
 8001658:	2203      	movs	r2, #3
 800165a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	4b1c      	ldr	r3, [pc, #112]	@ (80016d0 <MX_GPIO_Init+0x100>)
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001662:	491b      	ldr	r1, [pc, #108]	@ (80016d0 <MX_GPIO_Init+0x100>)
 8001664:	481b      	ldr	r0, [pc, #108]	@ (80016d4 <MX_GPIO_Init+0x104>)
 8001666:	f000 fb73 	bl	8001d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800166a:	4b19      	ldr	r3, [pc, #100]	@ (80016d0 <MX_GPIO_Init+0x100>)
 800166c:	2210      	movs	r2, #16
 800166e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001670:	4b17      	ldr	r3, [pc, #92]	@ (80016d0 <MX_GPIO_Init+0x100>)
 8001672:	2203      	movs	r2, #3
 8001674:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001676:	4b16      	ldr	r3, [pc, #88]	@ (80016d0 <MX_GPIO_Init+0x100>)
 8001678:	2200      	movs	r2, #0
 800167a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167c:	4914      	ldr	r1, [pc, #80]	@ (80016d0 <MX_GPIO_Init+0x100>)
 800167e:	4816      	ldr	r0, [pc, #88]	@ (80016d8 <MX_GPIO_Init+0x108>)
 8001680:	f000 fb66 	bl	8001d50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001684:	4b12      	ldr	r3, [pc, #72]	@ (80016d0 <MX_GPIO_Init+0x100>)
 8001686:	2201      	movs	r2, #1
 8001688:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800168a:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <MX_GPIO_Init+0x100>)
 800168c:	2203      	movs	r2, #3
 800168e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	4b0f      	ldr	r3, [pc, #60]	@ (80016d0 <MX_GPIO_Init+0x100>)
 8001692:	2200      	movs	r2, #0
 8001694:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001696:	490e      	ldr	r1, [pc, #56]	@ (80016d0 <MX_GPIO_Init+0x100>)
 8001698:	480c      	ldr	r0, [pc, #48]	@ (80016cc <MX_GPIO_Init+0xfc>)
 800169a:	f000 fb59 	bl	8001d50 <HAL_GPIO_Init>
  //GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  //GPIO_InitStruct.Pull = GPIO_NOPULL;
  //HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = TEMP_SENSOR_Pin;
 800169e:	4b0c      	ldr	r3, [pc, #48]	@ (80016d0 <MX_GPIO_Init+0x100>)
 80016a0:	2220      	movs	r2, #32
 80016a2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016a4:	4b0a      	ldr	r3, [pc, #40]	@ (80016d0 <MX_GPIO_Init+0x100>)
 80016a6:	2201      	movs	r2, #1
 80016a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016aa:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <MX_GPIO_Init+0x100>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b0:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <MX_GPIO_Init+0x100>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TEMP_SENSOR_GPIO_Port, &GPIO_InitStruct);
 80016b6:	4906      	ldr	r1, [pc, #24]	@ (80016d0 <MX_GPIO_Init+0x100>)
 80016b8:	4807      	ldr	r0, [pc, #28]	@ (80016d8 <MX_GPIO_Init+0x108>)
 80016ba:	f000 fb49 	bl	8001d50 <HAL_GPIO_Init>

}
 80016be:	bf00      	nop
 80016c0:	3710      	adds	r7, #16
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40020400 	.word	0x40020400
 80016d0:	20000238 	.word	0x20000238
 80016d4:	40020800 	.word	0x40020800
 80016d8:	40020000 	.word	0x40020000

080016dc <UART_SendString>:

void UART_SendString(char *str){HAL_UART_Transmit(&huart4, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);}
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7fe fde3 	bl	80002b0 <strlen>
 80016ea:	4603      	mov	r3, r0
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	f04f 33ff 	mov.w	r3, #4294967295
 80016f2:	6879      	ldr	r1, [r7, #4]
 80016f4:	4803      	ldr	r0, [pc, #12]	@ (8001704 <UART_SendString+0x28>)
 80016f6:	f001 faa3 	bl	8002c40 <HAL_UART_Transmit>
 80016fa:	bf00      	nop
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200001f0 	.word	0x200001f0

08001708 <Error_Handler>:

void Error_Handler(void){__disable_irq();while(1){}}
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800170c:	b672      	cpsid	i
}
 800170e:	bf00      	nop
 8001710:	bf00      	nop
 8001712:	e7fd      	b.n	8001710 <Error_Handler+0x8>

08001714 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	4b10      	ldr	r3, [pc, #64]	@ (8001760 <HAL_MspInit+0x4c>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001722:	4a0f      	ldr	r2, [pc, #60]	@ (8001760 <HAL_MspInit+0x4c>)
 8001724:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001728:	6453      	str	r3, [r2, #68]	@ 0x44
 800172a:	4b0d      	ldr	r3, [pc, #52]	@ (8001760 <HAL_MspInit+0x4c>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	603b      	str	r3, [r7, #0]
 800173a:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <HAL_MspInit+0x4c>)
 800173c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173e:	4a08      	ldr	r2, [pc, #32]	@ (8001760 <HAL_MspInit+0x4c>)
 8001740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001744:	6413      	str	r3, [r2, #64]	@ 0x40
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <HAL_MspInit+0x4c>)
 8001748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	40023800 	.word	0x40023800

08001764 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08a      	sub	sp, #40	@ 0x28
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a19      	ldr	r2, [pc, #100]	@ (80017e8 <HAL_UART_MspInit+0x84>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d12b      	bne.n	80017de <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	613b      	str	r3, [r7, #16]
 800178a:	4b18      	ldr	r3, [pc, #96]	@ (80017ec <HAL_UART_MspInit+0x88>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178e:	4a17      	ldr	r2, [pc, #92]	@ (80017ec <HAL_UART_MspInit+0x88>)
 8001790:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001794:	6413      	str	r3, [r2, #64]	@ 0x40
 8001796:	4b15      	ldr	r3, [pc, #84]	@ (80017ec <HAL_UART_MspInit+0x88>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800179e:	613b      	str	r3, [r7, #16]
 80017a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a2:	2300      	movs	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
 80017a6:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <HAL_UART_MspInit+0x88>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	4a10      	ldr	r2, [pc, #64]	@ (80017ec <HAL_UART_MspInit+0x88>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b2:	4b0e      	ldr	r3, [pc, #56]	@ (80017ec <HAL_UART_MspInit+0x88>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b6:	f003 0301 	and.w	r3, r3, #1
 80017ba:	60fb      	str	r3, [r7, #12]
 80017bc:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017be:	2303      	movs	r3, #3
 80017c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c2:	2302      	movs	r3, #2
 80017c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ca:	2303      	movs	r3, #3
 80017cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80017ce:	2308      	movs	r3, #8
 80017d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d2:	f107 0314 	add.w	r3, r7, #20
 80017d6:	4619      	mov	r1, r3
 80017d8:	4805      	ldr	r0, [pc, #20]	@ (80017f0 <HAL_UART_MspInit+0x8c>)
 80017da:	f000 fab9 	bl	8001d50 <HAL_GPIO_Init>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 80017de:	bf00      	nop
 80017e0:	3728      	adds	r7, #40	@ 0x28
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40004c00 	.word	0x40004c00
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40020000 	.word	0x40020000

080017f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <NMI_Handler+0x4>

080017fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <HardFault_Handler+0x4>

08001804 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <MemManage_Handler+0x4>

0800180c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <BusFault_Handler+0x4>

08001814 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <UsageFault_Handler+0x4>

0800181c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800182a:	b480      	push	{r7}
 800182c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800184a:	f000 f957 	bl	8001afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}

08001852 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001852:	b480      	push	{r7}
 8001854:	af00      	add	r7, sp, #0
  return 1;
 8001856:	2301      	movs	r3, #1
}
 8001858:	4618      	mov	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <_kill>:

int _kill(int pid, int sig)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b082      	sub	sp, #8
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800186c:	f002 fce2 	bl	8004234 <__errno>
 8001870:	4603      	mov	r3, r0
 8001872:	2216      	movs	r2, #22
 8001874:	601a      	str	r2, [r3, #0]
  return -1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <_exit>:

void _exit (int status)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b082      	sub	sp, #8
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800188a:	f04f 31ff 	mov.w	r1, #4294967295
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f7ff ffe7 	bl	8001862 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <_exit+0x12>

08001898 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	e00a      	b.n	80018c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018aa:	f3af 8000 	nop.w
 80018ae:	4601      	mov	r1, r0
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	1c5a      	adds	r2, r3, #1
 80018b4:	60ba      	str	r2, [r7, #8]
 80018b6:	b2ca      	uxtb	r2, r1
 80018b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	3301      	adds	r3, #1
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	dbf0      	blt.n	80018aa <_read+0x12>
  }

  return len;
 80018c8:	687b      	ldr	r3, [r7, #4]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b086      	sub	sp, #24
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	60f8      	str	r0, [r7, #12]
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	e009      	b.n	80018f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	60ba      	str	r2, [r7, #8]
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	3301      	adds	r3, #1
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	dbf1      	blt.n	80018e4 <_write+0x12>
  }
  return len;
 8001900:	687b      	ldr	r3, [r7, #4]
}
 8001902:	4618      	mov	r0, r3
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <_close>:

int _close(int file)
{
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001912:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001916:	4618      	mov	r0, r3
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
 800192a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001932:	605a      	str	r2, [r3, #4]
  return 0;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <_isatty>:

int _isatty(int file)
{
 8001942:	b480      	push	{r7}
 8001944:	b083      	sub	sp, #12
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800194a:	2301      	movs	r3, #1
}
 800194c:	4618      	mov	r0, r3
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
	...

08001974 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800197c:	4a14      	ldr	r2, [pc, #80]	@ (80019d0 <_sbrk+0x5c>)
 800197e:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <_sbrk+0x60>)
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001988:	4b13      	ldr	r3, [pc, #76]	@ (80019d8 <_sbrk+0x64>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d102      	bne.n	8001996 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001990:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <_sbrk+0x64>)
 8001992:	4a12      	ldr	r2, [pc, #72]	@ (80019dc <_sbrk+0x68>)
 8001994:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001996:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d207      	bcs.n	80019b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a4:	f002 fc46 	bl	8004234 <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	220c      	movs	r2, #12
 80019ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295
 80019b2:	e009      	b.n	80019c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b4:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <_sbrk+0x64>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ba:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <_sbrk+0x64>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4413      	add	r3, r2
 80019c2:	4a05      	ldr	r2, [pc, #20]	@ (80019d8 <_sbrk+0x64>)
 80019c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019c6:	68fb      	ldr	r3, [r7, #12]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20020000 	.word	0x20020000
 80019d4:	00000400 	.word	0x00000400
 80019d8:	200002cc 	.word	0x200002cc
 80019dc:	20000420 	.word	0x20000420

080019e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019e4:	4b06      	ldr	r3, [pc, #24]	@ (8001a00 <SystemInit+0x20>)
 80019e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ea:	4a05      	ldr	r2, [pc, #20]	@ (8001a00 <SystemInit+0x20>)
 80019ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a3c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a08:	f7ff ffea 	bl	80019e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a0c:	480c      	ldr	r0, [pc, #48]	@ (8001a40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a0e:	490d      	ldr	r1, [pc, #52]	@ (8001a44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a10:	4a0d      	ldr	r2, [pc, #52]	@ (8001a48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a14:	e002      	b.n	8001a1c <LoopCopyDataInit>

08001a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1a:	3304      	adds	r3, #4

08001a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a20:	d3f9      	bcc.n	8001a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a22:	4a0a      	ldr	r2, [pc, #40]	@ (8001a4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a24:	4c0a      	ldr	r4, [pc, #40]	@ (8001a50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a28:	e001      	b.n	8001a2e <LoopFillZerobss>

08001a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a2c:	3204      	adds	r2, #4

08001a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a30:	d3fb      	bcc.n	8001a2a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001a32:	f002 fc05 	bl	8004240 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a36:	f7ff fba3 	bl	8001180 <main>
  bx  lr    
 8001a3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a3c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a44:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a48:	08006610 	.word	0x08006610
  ldr r2, =_sbss
 8001a4c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001a50:	20000420 	.word	0x20000420

08001a54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a54:	e7fe      	b.n	8001a54 <ADC_IRQHandler>
	...

08001a58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a98 <HAL_Init+0x40>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a0d      	ldr	r2, [pc, #52]	@ (8001a98 <HAL_Init+0x40>)
 8001a62:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a66:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a68:	4b0b      	ldr	r3, [pc, #44]	@ (8001a98 <HAL_Init+0x40>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <HAL_Init+0x40>)
 8001a6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a72:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a74:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <HAL_Init+0x40>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a07      	ldr	r2, [pc, #28]	@ (8001a98 <HAL_Init+0x40>)
 8001a7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a7e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f000 f931 	bl	8001ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a86:	200f      	movs	r0, #15
 8001a88:	f000 f808 	bl	8001a9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a8c:	f7ff fe42 	bl	8001714 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40023c00 	.word	0x40023c00

08001a9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aa4:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <HAL_InitTick+0x54>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <HAL_InitTick+0x58>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	4619      	mov	r1, r3
 8001aae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ab2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aba:	4618      	mov	r0, r3
 8001abc:	f000 f93b 	bl	8001d36 <HAL_SYSTICK_Config>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e00e      	b.n	8001ae8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b0f      	cmp	r3, #15
 8001ace:	d80a      	bhi.n	8001ae6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad8:	f000 f911 	bl	8001cfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001adc:	4a06      	ldr	r2, [pc, #24]	@ (8001af8 <HAL_InitTick+0x5c>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	e000      	b.n	8001ae8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000000 	.word	0x20000000
 8001af4:	20000008 	.word	0x20000008
 8001af8:	20000004 	.word	0x20000004

08001afc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b00:	4b06      	ldr	r3, [pc, #24]	@ (8001b1c <HAL_IncTick+0x20>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <HAL_IncTick+0x24>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4a04      	ldr	r2, [pc, #16]	@ (8001b20 <HAL_IncTick+0x24>)
 8001b0e:	6013      	str	r3, [r2, #0]
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	20000008 	.word	0x20000008
 8001b20:	200002d0 	.word	0x200002d0

08001b24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  return uwTick;
 8001b28:	4b03      	ldr	r3, [pc, #12]	@ (8001b38 <HAL_GetTick+0x14>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	200002d0 	.word	0x200002d0

08001b3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b44:	f7ff ffee 	bl	8001b24 <HAL_GetTick>
 8001b48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b54:	d005      	beq.n	8001b62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b56:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <HAL_Delay+0x44>)
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	4413      	add	r3, r2
 8001b60:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b62:	bf00      	nop
 8001b64:	f7ff ffde 	bl	8001b24 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	68fa      	ldr	r2, [r7, #12]
 8001b70:	429a      	cmp	r2, r3
 8001b72:	d8f7      	bhi.n	8001b64 <HAL_Delay+0x28>
  {
  }
}
 8001b74:	bf00      	nop
 8001b76:	bf00      	nop
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000008 	.word	0x20000008

08001b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b94:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb6:	4a04      	ldr	r2, [pc, #16]	@ (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	60d3      	str	r3, [r2, #12]
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd0:	4b04      	ldr	r3, [pc, #16]	@ (8001be4 <__NVIC_GetPriorityGrouping+0x18>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	0a1b      	lsrs	r3, r3, #8
 8001bd6:	f003 0307 	and.w	r3, r3, #7
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	6039      	str	r1, [r7, #0]
 8001bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	db0a      	blt.n	8001c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	490c      	ldr	r1, [pc, #48]	@ (8001c34 <__NVIC_SetPriority+0x4c>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	0112      	lsls	r2, r2, #4
 8001c08:	b2d2      	uxtb	r2, r2
 8001c0a:	440b      	add	r3, r1
 8001c0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c10:	e00a      	b.n	8001c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	4908      	ldr	r1, [pc, #32]	@ (8001c38 <__NVIC_SetPriority+0x50>)
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	3b04      	subs	r3, #4
 8001c20:	0112      	lsls	r2, r2, #4
 8001c22:	b2d2      	uxtb	r2, r2
 8001c24:	440b      	add	r3, r1
 8001c26:	761a      	strb	r2, [r3, #24]
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	e000e100 	.word	0xe000e100
 8001c38:	e000ed00 	.word	0xe000ed00

08001c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b089      	sub	sp, #36	@ 0x24
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f1c3 0307 	rsb	r3, r3, #7
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	bf28      	it	cs
 8001c5a:	2304      	movcs	r3, #4
 8001c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	3304      	adds	r3, #4
 8001c62:	2b06      	cmp	r3, #6
 8001c64:	d902      	bls.n	8001c6c <NVIC_EncodePriority+0x30>
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3b03      	subs	r3, #3
 8001c6a:	e000      	b.n	8001c6e <NVIC_EncodePriority+0x32>
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c70:	f04f 32ff 	mov.w	r2, #4294967295
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43da      	mvns	r2, r3
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	401a      	ands	r2, r3
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c84:	f04f 31ff 	mov.w	r1, #4294967295
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8e:	43d9      	mvns	r1, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c94:	4313      	orrs	r3, r2
         );
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3724      	adds	r7, #36	@ 0x24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
	...

08001ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cb4:	d301      	bcc.n	8001cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e00f      	b.n	8001cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cba:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce4 <SysTick_Config+0x40>)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cc2:	210f      	movs	r1, #15
 8001cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc8:	f7ff ff8e 	bl	8001be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ccc:	4b05      	ldr	r3, [pc, #20]	@ (8001ce4 <SysTick_Config+0x40>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cd2:	4b04      	ldr	r3, [pc, #16]	@ (8001ce4 <SysTick_Config+0x40>)
 8001cd4:	2207      	movs	r2, #7
 8001cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	e000e010 	.word	0xe000e010

08001ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f7ff ff47 	bl	8001b84 <__NVIC_SetPriorityGrouping>
}
 8001cf6:	bf00      	nop
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b086      	sub	sp, #24
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	4603      	mov	r3, r0
 8001d06:	60b9      	str	r1, [r7, #8]
 8001d08:	607a      	str	r2, [r7, #4]
 8001d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d10:	f7ff ff5c 	bl	8001bcc <__NVIC_GetPriorityGrouping>
 8001d14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	68b9      	ldr	r1, [r7, #8]
 8001d1a:	6978      	ldr	r0, [r7, #20]
 8001d1c:	f7ff ff8e 	bl	8001c3c <NVIC_EncodePriority>
 8001d20:	4602      	mov	r2, r0
 8001d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d26:	4611      	mov	r1, r2
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f7ff ff5d 	bl	8001be8 <__NVIC_SetPriority>
}
 8001d2e:	bf00      	nop
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7ff ffb0 	bl	8001ca4 <SysTick_Config>
 8001d44:	4603      	mov	r3, r0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b089      	sub	sp, #36	@ 0x24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d66:	2300      	movs	r3, #0
 8001d68:	61fb      	str	r3, [r7, #28]
 8001d6a:	e165      	b.n	8002038 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	697a      	ldr	r2, [r7, #20]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	f040 8154 	bne.w	8002032 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d005      	beq.n	8001da2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d130      	bne.n	8001e04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	2203      	movs	r2, #3
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43db      	mvns	r3, r3
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	4013      	ands	r3, r2
 8001db8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	68da      	ldr	r2, [r3, #12]
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	69ba      	ldr	r2, [r7, #24]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	69ba      	ldr	r2, [r7, #24]
 8001dd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dd8:	2201      	movs	r2, #1
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	091b      	lsrs	r3, r3, #4
 8001dee:	f003 0201 	and.w	r2, r3, #1
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f003 0303 	and.w	r3, r3, #3
 8001e0c:	2b03      	cmp	r3, #3
 8001e0e:	d017      	beq.n	8001e40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	2203      	movs	r2, #3
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4013      	ands	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	2b02      	cmp	r3, #2
 8001e4a:	d123      	bne.n	8001e94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	08da      	lsrs	r2, r3, #3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	3208      	adds	r2, #8
 8001e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e5a:	69fb      	ldr	r3, [r7, #28]
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	220f      	movs	r2, #15
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	43db      	mvns	r3, r3
 8001e6a:	69ba      	ldr	r2, [r7, #24]
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	691a      	ldr	r2, [r3, #16]
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	08da      	lsrs	r2, r3, #3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3208      	adds	r2, #8
 8001e8e:	69b9      	ldr	r1, [r7, #24]
 8001e90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	005b      	lsls	r3, r3, #1
 8001e9e:	2203      	movs	r2, #3
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 0203 	and.w	r2, r3, #3
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	69ba      	ldr	r2, [r7, #24]
 8001ec6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f000 80ae 	beq.w	8002032 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	60fb      	str	r3, [r7, #12]
 8001eda:	4b5d      	ldr	r3, [pc, #372]	@ (8002050 <HAL_GPIO_Init+0x300>)
 8001edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ede:	4a5c      	ldr	r2, [pc, #368]	@ (8002050 <HAL_GPIO_Init+0x300>)
 8001ee0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ee4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ee6:	4b5a      	ldr	r3, [pc, #360]	@ (8002050 <HAL_GPIO_Init+0x300>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eee:	60fb      	str	r3, [r7, #12]
 8001ef0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ef2:	4a58      	ldr	r2, [pc, #352]	@ (8002054 <HAL_GPIO_Init+0x304>)
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	089b      	lsrs	r3, r3, #2
 8001ef8:	3302      	adds	r3, #2
 8001efa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001efe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	f003 0303 	and.w	r3, r3, #3
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	220f      	movs	r2, #15
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	4013      	ands	r3, r2
 8001f14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a4f      	ldr	r2, [pc, #316]	@ (8002058 <HAL_GPIO_Init+0x308>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d025      	beq.n	8001f6a <HAL_GPIO_Init+0x21a>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a4e      	ldr	r2, [pc, #312]	@ (800205c <HAL_GPIO_Init+0x30c>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d01f      	beq.n	8001f66 <HAL_GPIO_Init+0x216>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a4d      	ldr	r2, [pc, #308]	@ (8002060 <HAL_GPIO_Init+0x310>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d019      	beq.n	8001f62 <HAL_GPIO_Init+0x212>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a4c      	ldr	r2, [pc, #304]	@ (8002064 <HAL_GPIO_Init+0x314>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d013      	beq.n	8001f5e <HAL_GPIO_Init+0x20e>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a4b      	ldr	r2, [pc, #300]	@ (8002068 <HAL_GPIO_Init+0x318>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d00d      	beq.n	8001f5a <HAL_GPIO_Init+0x20a>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a4a      	ldr	r2, [pc, #296]	@ (800206c <HAL_GPIO_Init+0x31c>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d007      	beq.n	8001f56 <HAL_GPIO_Init+0x206>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a49      	ldr	r2, [pc, #292]	@ (8002070 <HAL_GPIO_Init+0x320>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d101      	bne.n	8001f52 <HAL_GPIO_Init+0x202>
 8001f4e:	2306      	movs	r3, #6
 8001f50:	e00c      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f52:	2307      	movs	r3, #7
 8001f54:	e00a      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f56:	2305      	movs	r3, #5
 8001f58:	e008      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f5a:	2304      	movs	r3, #4
 8001f5c:	e006      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e004      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f62:	2302      	movs	r3, #2
 8001f64:	e002      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <HAL_GPIO_Init+0x21c>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	69fa      	ldr	r2, [r7, #28]
 8001f6e:	f002 0203 	and.w	r2, r2, #3
 8001f72:	0092      	lsls	r2, r2, #2
 8001f74:	4093      	lsls	r3, r2
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f7c:	4935      	ldr	r1, [pc, #212]	@ (8002054 <HAL_GPIO_Init+0x304>)
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	089b      	lsrs	r3, r3, #2
 8001f82:	3302      	adds	r3, #2
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f8a:	4b3a      	ldr	r3, [pc, #232]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	43db      	mvns	r3, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4013      	ands	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001fa6:	69ba      	ldr	r2, [r7, #24]
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001fae:	4a31      	ldr	r2, [pc, #196]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fb4:	4b2f      	ldr	r3, [pc, #188]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	43db      	mvns	r3, r3
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d003      	beq.n	8001fd8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001fd8:	4a26      	ldr	r2, [pc, #152]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fde:	4b25      	ldr	r3, [pc, #148]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4013      	ands	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002002:	4a1c      	ldr	r2, [pc, #112]	@ (8002074 <HAL_GPIO_Init+0x324>)
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002008:	4b1a      	ldr	r3, [pc, #104]	@ (8002074 <HAL_GPIO_Init+0x324>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	43db      	mvns	r3, r3
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	4013      	ands	r3, r2
 8002016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d003      	beq.n	800202c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	4313      	orrs	r3, r2
 800202a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800202c:	4a11      	ldr	r2, [pc, #68]	@ (8002074 <HAL_GPIO_Init+0x324>)
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	3301      	adds	r3, #1
 8002036:	61fb      	str	r3, [r7, #28]
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	2b0f      	cmp	r3, #15
 800203c:	f67f ae96 	bls.w	8001d6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002040:	bf00      	nop
 8002042:	bf00      	nop
 8002044:	3724      	adds	r7, #36	@ 0x24
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	40023800 	.word	0x40023800
 8002054:	40013800 	.word	0x40013800
 8002058:	40020000 	.word	0x40020000
 800205c:	40020400 	.word	0x40020400
 8002060:	40020800 	.word	0x40020800
 8002064:	40020c00 	.word	0x40020c00
 8002068:	40021000 	.word	0x40021000
 800206c:	40021400 	.word	0x40021400
 8002070:	40021800 	.word	0x40021800
 8002074:	40013c00 	.word	0x40013c00

08002078 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	460b      	mov	r3, r1
 8002082:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691a      	ldr	r2, [r3, #16]
 8002088:	887b      	ldrh	r3, [r7, #2]
 800208a:	4013      	ands	r3, r2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d002      	beq.n	8002096 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002090:	2301      	movs	r3, #1
 8002092:	73fb      	strb	r3, [r7, #15]
 8002094:	e001      	b.n	800209a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002096:	2300      	movs	r3, #0
 8002098:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800209a:	7bfb      	ldrb	r3, [r7, #15]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	807b      	strh	r3, [r7, #2]
 80020b4:	4613      	mov	r3, r2
 80020b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020b8:	787b      	ldrb	r3, [r7, #1]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020be:	887a      	ldrh	r2, [r7, #2]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80020c4:	e003      	b.n	80020ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020c6:	887b      	ldrh	r3, [r7, #2]
 80020c8:	041a      	lsls	r2, r3, #16
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	619a      	str	r2, [r3, #24]
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
	...

080020dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b084      	sub	sp, #16
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d101      	bne.n	80020f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e0cc      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020f0:	4b68      	ldr	r3, [pc, #416]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 030f 	and.w	r3, r3, #15
 80020f8:	683a      	ldr	r2, [r7, #0]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d90c      	bls.n	8002118 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020fe:	4b65      	ldr	r3, [pc, #404]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	b2d2      	uxtb	r2, r2
 8002104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002106:	4b63      	ldr	r3, [pc, #396]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 030f 	and.w	r3, r3, #15
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	429a      	cmp	r2, r3
 8002112:	d001      	beq.n	8002118 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e0b8      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d020      	beq.n	8002166 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b00      	cmp	r3, #0
 800212e:	d005      	beq.n	800213c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002130:	4b59      	ldr	r3, [pc, #356]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	4a58      	ldr	r2, [pc, #352]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002136:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800213a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0308 	and.w	r3, r3, #8
 8002144:	2b00      	cmp	r3, #0
 8002146:	d005      	beq.n	8002154 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002148:	4b53      	ldr	r3, [pc, #332]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	4a52      	ldr	r2, [pc, #328]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800214e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002152:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002154:	4b50      	ldr	r3, [pc, #320]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	494d      	ldr	r1, [pc, #308]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002162:	4313      	orrs	r3, r2
 8002164:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	d044      	beq.n	80021fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d107      	bne.n	800218a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800217a:	4b47      	ldr	r3, [pc, #284]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d119      	bne.n	80021ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e07f      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b02      	cmp	r3, #2
 8002190:	d003      	beq.n	800219a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002196:	2b03      	cmp	r3, #3
 8002198:	d107      	bne.n	80021aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800219a:	4b3f      	ldr	r3, [pc, #252]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d109      	bne.n	80021ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e06f      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021aa:	4b3b      	ldr	r3, [pc, #236]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e067      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021ba:	4b37      	ldr	r3, [pc, #220]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	f023 0203 	bic.w	r2, r3, #3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	4934      	ldr	r1, [pc, #208]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021cc:	f7ff fcaa 	bl	8001b24 <HAL_GetTick>
 80021d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021d2:	e00a      	b.n	80021ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d4:	f7ff fca6 	bl	8001b24 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d901      	bls.n	80021ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e04f      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ea:	4b2b      	ldr	r3, [pc, #172]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f003 020c 	and.w	r2, r3, #12
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d1eb      	bne.n	80021d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021fc:	4b25      	ldr	r3, [pc, #148]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 030f 	and.w	r3, r3, #15
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	429a      	cmp	r2, r3
 8002208:	d20c      	bcs.n	8002224 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800220a:	4b22      	ldr	r3, [pc, #136]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 800220c:	683a      	ldr	r2, [r7, #0]
 800220e:	b2d2      	uxtb	r2, r2
 8002210:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002212:	4b20      	ldr	r3, [pc, #128]	@ (8002294 <HAL_RCC_ClockConfig+0x1b8>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 030f 	and.w	r3, r3, #15
 800221a:	683a      	ldr	r2, [r7, #0]
 800221c:	429a      	cmp	r2, r3
 800221e:	d001      	beq.n	8002224 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e032      	b.n	800228a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	2b00      	cmp	r3, #0
 800222e:	d008      	beq.n	8002242 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002230:	4b19      	ldr	r3, [pc, #100]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	4916      	ldr	r1, [pc, #88]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800223e:	4313      	orrs	r3, r2
 8002240:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0308 	and.w	r3, r3, #8
 800224a:	2b00      	cmp	r3, #0
 800224c:	d009      	beq.n	8002262 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800224e:	4b12      	ldr	r3, [pc, #72]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	490e      	ldr	r1, [pc, #56]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800225e:	4313      	orrs	r3, r2
 8002260:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002262:	f000 f855 	bl	8002310 <HAL_RCC_GetSysClockFreq>
 8002266:	4602      	mov	r2, r0
 8002268:	4b0b      	ldr	r3, [pc, #44]	@ (8002298 <HAL_RCC_ClockConfig+0x1bc>)
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	091b      	lsrs	r3, r3, #4
 800226e:	f003 030f 	and.w	r3, r3, #15
 8002272:	490a      	ldr	r1, [pc, #40]	@ (800229c <HAL_RCC_ClockConfig+0x1c0>)
 8002274:	5ccb      	ldrb	r3, [r1, r3]
 8002276:	fa22 f303 	lsr.w	r3, r2, r3
 800227a:	4a09      	ldr	r2, [pc, #36]	@ (80022a0 <HAL_RCC_ClockConfig+0x1c4>)
 800227c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800227e:	4b09      	ldr	r3, [pc, #36]	@ (80022a4 <HAL_RCC_ClockConfig+0x1c8>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff fc0a 	bl	8001a9c <HAL_InitTick>

  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3710      	adds	r7, #16
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40023c00 	.word	0x40023c00
 8002298:	40023800 	.word	0x40023800
 800229c:	08006274 	.word	0x08006274
 80022a0:	20000000 	.word	0x20000000
 80022a4:	20000004 	.word	0x20000004

080022a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022ac:	4b03      	ldr	r3, [pc, #12]	@ (80022bc <HAL_RCC_GetHCLKFreq+0x14>)
 80022ae:	681b      	ldr	r3, [r3, #0]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	20000000 	.word	0x20000000

080022c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022c4:	f7ff fff0 	bl	80022a8 <HAL_RCC_GetHCLKFreq>
 80022c8:	4602      	mov	r2, r0
 80022ca:	4b05      	ldr	r3, [pc, #20]	@ (80022e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	0a9b      	lsrs	r3, r3, #10
 80022d0:	f003 0307 	and.w	r3, r3, #7
 80022d4:	4903      	ldr	r1, [pc, #12]	@ (80022e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022d6:	5ccb      	ldrb	r3, [r1, r3]
 80022d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022dc:	4618      	mov	r0, r3
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	40023800 	.word	0x40023800
 80022e4:	08006284 	.word	0x08006284

080022e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022ec:	f7ff ffdc 	bl	80022a8 <HAL_RCC_GetHCLKFreq>
 80022f0:	4602      	mov	r2, r0
 80022f2:	4b05      	ldr	r3, [pc, #20]	@ (8002308 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	0b5b      	lsrs	r3, r3, #13
 80022f8:	f003 0307 	and.w	r3, r3, #7
 80022fc:	4903      	ldr	r1, [pc, #12]	@ (800230c <HAL_RCC_GetPCLK2Freq+0x24>)
 80022fe:	5ccb      	ldrb	r3, [r1, r3]
 8002300:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002304:	4618      	mov	r0, r3
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40023800 	.word	0x40023800
 800230c:	08006284 	.word	0x08006284

08002310 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002310:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002314:	b0a6      	sub	sp, #152	@ 0x98
 8002316:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002318:	2300      	movs	r3, #0
 800231a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800231e:	2300      	movs	r3, #0
 8002320:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8002324:	2300      	movs	r3, #0
 8002326:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 800232a:	2300      	movs	r3, #0
 800232c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8002330:	2300      	movs	r3, #0
 8002332:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002336:	4bc8      	ldr	r3, [pc, #800]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f003 030c 	and.w	r3, r3, #12
 800233e:	2b0c      	cmp	r3, #12
 8002340:	f200 817e 	bhi.w	8002640 <HAL_RCC_GetSysClockFreq+0x330>
 8002344:	a201      	add	r2, pc, #4	@ (adr r2, 800234c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800234a:	bf00      	nop
 800234c:	08002381 	.word	0x08002381
 8002350:	08002641 	.word	0x08002641
 8002354:	08002641 	.word	0x08002641
 8002358:	08002641 	.word	0x08002641
 800235c:	08002389 	.word	0x08002389
 8002360:	08002641 	.word	0x08002641
 8002364:	08002641 	.word	0x08002641
 8002368:	08002641 	.word	0x08002641
 800236c:	08002391 	.word	0x08002391
 8002370:	08002641 	.word	0x08002641
 8002374:	08002641 	.word	0x08002641
 8002378:	08002641 	.word	0x08002641
 800237c:	080024fb 	.word	0x080024fb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002380:	4bb6      	ldr	r3, [pc, #728]	@ (800265c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002382:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002386:	e15f      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002388:	4bb5      	ldr	r3, [pc, #724]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x350>)
 800238a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800238e:	e15b      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002390:	4bb1      	ldr	r3, [pc, #708]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002398:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800239c:	4bae      	ldr	r3, [pc, #696]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d031      	beq.n	800240c <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023a8:	4bab      	ldr	r3, [pc, #684]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	099b      	lsrs	r3, r3, #6
 80023ae:	2200      	movs	r2, #0
 80023b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80023b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80023b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023ba:	663b      	str	r3, [r7, #96]	@ 0x60
 80023bc:	2300      	movs	r3, #0
 80023be:	667b      	str	r3, [r7, #100]	@ 0x64
 80023c0:	4ba7      	ldr	r3, [pc, #668]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x350>)
 80023c2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80023c6:	462a      	mov	r2, r5
 80023c8:	fb03 f202 	mul.w	r2, r3, r2
 80023cc:	2300      	movs	r3, #0
 80023ce:	4621      	mov	r1, r4
 80023d0:	fb01 f303 	mul.w	r3, r1, r3
 80023d4:	4413      	add	r3, r2
 80023d6:	4aa2      	ldr	r2, [pc, #648]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x350>)
 80023d8:	4621      	mov	r1, r4
 80023da:	fba1 1202 	umull	r1, r2, r1, r2
 80023de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80023e0:	460a      	mov	r2, r1
 80023e2:	67ba      	str	r2, [r7, #120]	@ 0x78
 80023e4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80023e6:	4413      	add	r3, r2
 80023e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80023ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80023ee:	2200      	movs	r2, #0
 80023f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80023f2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80023f4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80023f8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 80023fc:	f7fe fc44 	bl	8000c88 <__aeabi_uldivmod>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
 8002404:	4613      	mov	r3, r2
 8002406:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800240a:	e064      	b.n	80024d6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800240c:	4b92      	ldr	r3, [pc, #584]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	099b      	lsrs	r3, r3, #6
 8002412:	2200      	movs	r2, #0
 8002414:	653b      	str	r3, [r7, #80]	@ 0x50
 8002416:	657a      	str	r2, [r7, #84]	@ 0x54
 8002418:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800241a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800241e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002420:	2300      	movs	r3, #0
 8002422:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002424:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8002428:	4622      	mov	r2, r4
 800242a:	462b      	mov	r3, r5
 800242c:	f04f 0000 	mov.w	r0, #0
 8002430:	f04f 0100 	mov.w	r1, #0
 8002434:	0159      	lsls	r1, r3, #5
 8002436:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800243a:	0150      	lsls	r0, r2, #5
 800243c:	4602      	mov	r2, r0
 800243e:	460b      	mov	r3, r1
 8002440:	4621      	mov	r1, r4
 8002442:	1a51      	subs	r1, r2, r1
 8002444:	6139      	str	r1, [r7, #16]
 8002446:	4629      	mov	r1, r5
 8002448:	eb63 0301 	sbc.w	r3, r3, r1
 800244c:	617b      	str	r3, [r7, #20]
 800244e:	f04f 0200 	mov.w	r2, #0
 8002452:	f04f 0300 	mov.w	r3, #0
 8002456:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800245a:	4659      	mov	r1, fp
 800245c:	018b      	lsls	r3, r1, #6
 800245e:	4651      	mov	r1, sl
 8002460:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002464:	4651      	mov	r1, sl
 8002466:	018a      	lsls	r2, r1, #6
 8002468:	4651      	mov	r1, sl
 800246a:	ebb2 0801 	subs.w	r8, r2, r1
 800246e:	4659      	mov	r1, fp
 8002470:	eb63 0901 	sbc.w	r9, r3, r1
 8002474:	f04f 0200 	mov.w	r2, #0
 8002478:	f04f 0300 	mov.w	r3, #0
 800247c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002480:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002484:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002488:	4690      	mov	r8, r2
 800248a:	4699      	mov	r9, r3
 800248c:	4623      	mov	r3, r4
 800248e:	eb18 0303 	adds.w	r3, r8, r3
 8002492:	60bb      	str	r3, [r7, #8]
 8002494:	462b      	mov	r3, r5
 8002496:	eb49 0303 	adc.w	r3, r9, r3
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	f04f 0200 	mov.w	r2, #0
 80024a0:	f04f 0300 	mov.w	r3, #0
 80024a4:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80024a8:	4629      	mov	r1, r5
 80024aa:	028b      	lsls	r3, r1, #10
 80024ac:	4621      	mov	r1, r4
 80024ae:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024b2:	4621      	mov	r1, r4
 80024b4:	028a      	lsls	r2, r1, #10
 80024b6:	4610      	mov	r0, r2
 80024b8:	4619      	mov	r1, r3
 80024ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80024be:	2200      	movs	r2, #0
 80024c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80024c2:	647a      	str	r2, [r7, #68]	@ 0x44
 80024c4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80024c8:	f7fe fbde 	bl	8000c88 <__aeabi_uldivmod>
 80024cc:	4602      	mov	r2, r0
 80024ce:	460b      	mov	r3, r1
 80024d0:	4613      	mov	r3, r2
 80024d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80024d6:	4b60      	ldr	r3, [pc, #384]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	0c1b      	lsrs	r3, r3, #16
 80024dc:	f003 0303 	and.w	r3, r3, #3
 80024e0:	3301      	adds	r3, #1
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 80024e8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80024ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80024f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80024f8:	e0a6      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024fa:	4b57      	ldr	r3, [pc, #348]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002502:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002506:	4b54      	ldr	r3, [pc, #336]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d02a      	beq.n	8002568 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002512:	4b51      	ldr	r3, [pc, #324]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	099b      	lsrs	r3, r3, #6
 8002518:	2200      	movs	r2, #0
 800251a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800251c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800251e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002520:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002524:	2100      	movs	r1, #0
 8002526:	4b4e      	ldr	r3, [pc, #312]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x350>)
 8002528:	fb03 f201 	mul.w	r2, r3, r1
 800252c:	2300      	movs	r3, #0
 800252e:	fb00 f303 	mul.w	r3, r0, r3
 8002532:	4413      	add	r3, r2
 8002534:	4a4a      	ldr	r2, [pc, #296]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x350>)
 8002536:	fba0 1202 	umull	r1, r2, r0, r2
 800253a:	677a      	str	r2, [r7, #116]	@ 0x74
 800253c:	460a      	mov	r2, r1
 800253e:	673a      	str	r2, [r7, #112]	@ 0x70
 8002540:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002542:	4413      	add	r3, r2
 8002544:	677b      	str	r3, [r7, #116]	@ 0x74
 8002546:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800254a:	2200      	movs	r2, #0
 800254c:	633b      	str	r3, [r7, #48]	@ 0x30
 800254e:	637a      	str	r2, [r7, #52]	@ 0x34
 8002550:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002554:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8002558:	f7fe fb96 	bl	8000c88 <__aeabi_uldivmod>
 800255c:	4602      	mov	r2, r0
 800255e:	460b      	mov	r3, r1
 8002560:	4613      	mov	r3, r2
 8002562:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002566:	e05b      	b.n	8002620 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002568:	4b3b      	ldr	r3, [pc, #236]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	099b      	lsrs	r3, r3, #6
 800256e:	2200      	movs	r2, #0
 8002570:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002572:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002576:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800257a:	623b      	str	r3, [r7, #32]
 800257c:	2300      	movs	r3, #0
 800257e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002580:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002584:	4642      	mov	r2, r8
 8002586:	464b      	mov	r3, r9
 8002588:	f04f 0000 	mov.w	r0, #0
 800258c:	f04f 0100 	mov.w	r1, #0
 8002590:	0159      	lsls	r1, r3, #5
 8002592:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002596:	0150      	lsls	r0, r2, #5
 8002598:	4602      	mov	r2, r0
 800259a:	460b      	mov	r3, r1
 800259c:	4641      	mov	r1, r8
 800259e:	ebb2 0a01 	subs.w	sl, r2, r1
 80025a2:	4649      	mov	r1, r9
 80025a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80025a8:	f04f 0200 	mov.w	r2, #0
 80025ac:	f04f 0300 	mov.w	r3, #0
 80025b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80025b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80025b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80025bc:	ebb2 040a 	subs.w	r4, r2, sl
 80025c0:	eb63 050b 	sbc.w	r5, r3, fp
 80025c4:	f04f 0200 	mov.w	r2, #0
 80025c8:	f04f 0300 	mov.w	r3, #0
 80025cc:	00eb      	lsls	r3, r5, #3
 80025ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025d2:	00e2      	lsls	r2, r4, #3
 80025d4:	4614      	mov	r4, r2
 80025d6:	461d      	mov	r5, r3
 80025d8:	4643      	mov	r3, r8
 80025da:	18e3      	adds	r3, r4, r3
 80025dc:	603b      	str	r3, [r7, #0]
 80025de:	464b      	mov	r3, r9
 80025e0:	eb45 0303 	adc.w	r3, r5, r3
 80025e4:	607b      	str	r3, [r7, #4]
 80025e6:	f04f 0200 	mov.w	r2, #0
 80025ea:	f04f 0300 	mov.w	r3, #0
 80025ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80025f2:	4629      	mov	r1, r5
 80025f4:	028b      	lsls	r3, r1, #10
 80025f6:	4621      	mov	r1, r4
 80025f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025fc:	4621      	mov	r1, r4
 80025fe:	028a      	lsls	r2, r1, #10
 8002600:	4610      	mov	r0, r2
 8002602:	4619      	mov	r1, r3
 8002604:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002608:	2200      	movs	r2, #0
 800260a:	61bb      	str	r3, [r7, #24]
 800260c:	61fa      	str	r2, [r7, #28]
 800260e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002612:	f7fe fb39 	bl	8000c88 <__aeabi_uldivmod>
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	4613      	mov	r3, r2
 800261c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002620:	4b0d      	ldr	r3, [pc, #52]	@ (8002658 <HAL_RCC_GetSysClockFreq+0x348>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	0f1b      	lsrs	r3, r3, #28
 8002626:	f003 0307 	and.w	r3, r3, #7
 800262a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800262e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002632:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002636:	fbb2 f3f3 	udiv	r3, r2, r3
 800263a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800263e:	e003      	b.n	8002648 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002640:	4b06      	ldr	r3, [pc, #24]	@ (800265c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002642:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002646:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002648:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 800264c:	4618      	mov	r0, r3
 800264e:	3798      	adds	r7, #152	@ 0x98
 8002650:	46bd      	mov	sp, r7
 8002652:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002656:	bf00      	nop
 8002658:	40023800 	.word	0x40023800
 800265c:	00f42400 	.word	0x00f42400
 8002660:	017d7840 	.word	0x017d7840

08002664 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b086      	sub	sp, #24
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e28d      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	2b00      	cmp	r3, #0
 8002680:	f000 8083 	beq.w	800278a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002684:	4b94      	ldr	r3, [pc, #592]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f003 030c 	and.w	r3, r3, #12
 800268c:	2b04      	cmp	r3, #4
 800268e:	d019      	beq.n	80026c4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002690:	4b91      	ldr	r3, [pc, #580]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f003 030c 	and.w	r3, r3, #12
        || \
 8002698:	2b08      	cmp	r3, #8
 800269a:	d106      	bne.n	80026aa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800269c:	4b8e      	ldr	r3, [pc, #568]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026a8:	d00c      	beq.n	80026c4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026aa:	4b8b      	ldr	r3, [pc, #556]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80026b2:	2b0c      	cmp	r3, #12
 80026b4:	d112      	bne.n	80026dc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026b6:	4b88      	ldr	r3, [pc, #544]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026c2:	d10b      	bne.n	80026dc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c4:	4b84      	ldr	r3, [pc, #528]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d05b      	beq.n	8002788 <HAL_RCC_OscConfig+0x124>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d157      	bne.n	8002788 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e25a      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026e4:	d106      	bne.n	80026f4 <HAL_RCC_OscConfig+0x90>
 80026e6:	4b7c      	ldr	r3, [pc, #496]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a7b      	ldr	r2, [pc, #492]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80026ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026f0:	6013      	str	r3, [r2, #0]
 80026f2:	e01d      	b.n	8002730 <HAL_RCC_OscConfig+0xcc>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80026fc:	d10c      	bne.n	8002718 <HAL_RCC_OscConfig+0xb4>
 80026fe:	4b76      	ldr	r3, [pc, #472]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a75      	ldr	r2, [pc, #468]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 8002704:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002708:	6013      	str	r3, [r2, #0]
 800270a:	4b73      	ldr	r3, [pc, #460]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a72      	ldr	r2, [pc, #456]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 8002710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002714:	6013      	str	r3, [r2, #0]
 8002716:	e00b      	b.n	8002730 <HAL_RCC_OscConfig+0xcc>
 8002718:	4b6f      	ldr	r3, [pc, #444]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a6e      	ldr	r2, [pc, #440]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 800271e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002722:	6013      	str	r3, [r2, #0]
 8002724:	4b6c      	ldr	r3, [pc, #432]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a6b      	ldr	r2, [pc, #428]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 800272a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800272e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d013      	beq.n	8002760 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002738:	f7ff f9f4 	bl	8001b24 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002740:	f7ff f9f0 	bl	8001b24 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b64      	cmp	r3, #100	@ 0x64
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e21f      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002752:	4b61      	ldr	r3, [pc, #388]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d0f0      	beq.n	8002740 <HAL_RCC_OscConfig+0xdc>
 800275e:	e014      	b.n	800278a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002760:	f7ff f9e0 	bl	8001b24 <HAL_GetTick>
 8002764:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002768:	f7ff f9dc 	bl	8001b24 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b64      	cmp	r3, #100	@ 0x64
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e20b      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800277a:	4b57      	ldr	r3, [pc, #348]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1f0      	bne.n	8002768 <HAL_RCC_OscConfig+0x104>
 8002786:	e000      	b.n	800278a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002788:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f003 0302 	and.w	r3, r3, #2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d06f      	beq.n	8002876 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002796:	4b50      	ldr	r3, [pc, #320]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	f003 030c 	and.w	r3, r3, #12
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d017      	beq.n	80027d2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80027a2:	4b4d      	ldr	r3, [pc, #308]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f003 030c 	and.w	r3, r3, #12
        || \
 80027aa:	2b08      	cmp	r3, #8
 80027ac:	d105      	bne.n	80027ba <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80027ae:	4b4a      	ldr	r3, [pc, #296]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00b      	beq.n	80027d2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027ba:	4b47      	ldr	r3, [pc, #284]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80027c2:	2b0c      	cmp	r3, #12
 80027c4:	d11c      	bne.n	8002800 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027c6:	4b44      	ldr	r3, [pc, #272]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d116      	bne.n	8002800 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027d2:	4b41      	ldr	r3, [pc, #260]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d005      	beq.n	80027ea <HAL_RCC_OscConfig+0x186>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d001      	beq.n	80027ea <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e1d3      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ea:	4b3b      	ldr	r3, [pc, #236]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	4937      	ldr	r1, [pc, #220]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027fe:	e03a      	b.n	8002876 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d020      	beq.n	800284a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002808:	4b34      	ldr	r3, [pc, #208]	@ (80028dc <HAL_RCC_OscConfig+0x278>)
 800280a:	2201      	movs	r2, #1
 800280c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800280e:	f7ff f989 	bl	8001b24 <HAL_GetTick>
 8002812:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002814:	e008      	b.n	8002828 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002816:	f7ff f985 	bl	8001b24 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d901      	bls.n	8002828 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e1b4      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002828:	4b2b      	ldr	r3, [pc, #172]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f003 0302 	and.w	r3, r3, #2
 8002830:	2b00      	cmp	r3, #0
 8002832:	d0f0      	beq.n	8002816 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002834:	4b28      	ldr	r3, [pc, #160]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	00db      	lsls	r3, r3, #3
 8002842:	4925      	ldr	r1, [pc, #148]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 8002844:	4313      	orrs	r3, r2
 8002846:	600b      	str	r3, [r1, #0]
 8002848:	e015      	b.n	8002876 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800284a:	4b24      	ldr	r3, [pc, #144]	@ (80028dc <HAL_RCC_OscConfig+0x278>)
 800284c:	2200      	movs	r2, #0
 800284e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002850:	f7ff f968 	bl	8001b24 <HAL_GetTick>
 8002854:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002856:	e008      	b.n	800286a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002858:	f7ff f964 	bl	8001b24 <HAL_GetTick>
 800285c:	4602      	mov	r2, r0
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	2b02      	cmp	r3, #2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e193      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800286a:	4b1b      	ldr	r3, [pc, #108]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d1f0      	bne.n	8002858 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	2b00      	cmp	r3, #0
 8002880:	d036      	beq.n	80028f0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	695b      	ldr	r3, [r3, #20]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d016      	beq.n	80028b8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800288a:	4b15      	ldr	r3, [pc, #84]	@ (80028e0 <HAL_RCC_OscConfig+0x27c>)
 800288c:	2201      	movs	r2, #1
 800288e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002890:	f7ff f948 	bl	8001b24 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002898:	f7ff f944 	bl	8001b24 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e173      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028aa:	4b0b      	ldr	r3, [pc, #44]	@ (80028d8 <HAL_RCC_OscConfig+0x274>)
 80028ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028ae:	f003 0302 	and.w	r3, r3, #2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d0f0      	beq.n	8002898 <HAL_RCC_OscConfig+0x234>
 80028b6:	e01b      	b.n	80028f0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028b8:	4b09      	ldr	r3, [pc, #36]	@ (80028e0 <HAL_RCC_OscConfig+0x27c>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028be:	f7ff f931 	bl	8001b24 <HAL_GetTick>
 80028c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028c4:	e00e      	b.n	80028e4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028c6:	f7ff f92d 	bl	8001b24 <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d907      	bls.n	80028e4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e15c      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
 80028d8:	40023800 	.word	0x40023800
 80028dc:	42470000 	.word	0x42470000
 80028e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028e4:	4b8a      	ldr	r3, [pc, #552]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 80028e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028e8:	f003 0302 	and.w	r3, r3, #2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d1ea      	bne.n	80028c6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0304 	and.w	r3, r3, #4
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f000 8097 	beq.w	8002a2c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028fe:	2300      	movs	r3, #0
 8002900:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002902:	4b83      	ldr	r3, [pc, #524]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10f      	bne.n	800292e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	4b7f      	ldr	r3, [pc, #508]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	4a7e      	ldr	r2, [pc, #504]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002918:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800291c:	6413      	str	r3, [r2, #64]	@ 0x40
 800291e:	4b7c      	ldr	r3, [pc, #496]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002926:	60bb      	str	r3, [r7, #8]
 8002928:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800292a:	2301      	movs	r3, #1
 800292c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800292e:	4b79      	ldr	r3, [pc, #484]	@ (8002b14 <HAL_RCC_OscConfig+0x4b0>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002936:	2b00      	cmp	r3, #0
 8002938:	d118      	bne.n	800296c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800293a:	4b76      	ldr	r3, [pc, #472]	@ (8002b14 <HAL_RCC_OscConfig+0x4b0>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a75      	ldr	r2, [pc, #468]	@ (8002b14 <HAL_RCC_OscConfig+0x4b0>)
 8002940:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002944:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002946:	f7ff f8ed 	bl	8001b24 <HAL_GetTick>
 800294a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800294c:	e008      	b.n	8002960 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800294e:	f7ff f8e9 	bl	8001b24 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e118      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002960:	4b6c      	ldr	r3, [pc, #432]	@ (8002b14 <HAL_RCC_OscConfig+0x4b0>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002968:	2b00      	cmp	r3, #0
 800296a:	d0f0      	beq.n	800294e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	2b01      	cmp	r3, #1
 8002972:	d106      	bne.n	8002982 <HAL_RCC_OscConfig+0x31e>
 8002974:	4b66      	ldr	r3, [pc, #408]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002976:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002978:	4a65      	ldr	r2, [pc, #404]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 800297a:	f043 0301 	orr.w	r3, r3, #1
 800297e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002980:	e01c      	b.n	80029bc <HAL_RCC_OscConfig+0x358>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	2b05      	cmp	r3, #5
 8002988:	d10c      	bne.n	80029a4 <HAL_RCC_OscConfig+0x340>
 800298a:	4b61      	ldr	r3, [pc, #388]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 800298c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800298e:	4a60      	ldr	r2, [pc, #384]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002990:	f043 0304 	orr.w	r3, r3, #4
 8002994:	6713      	str	r3, [r2, #112]	@ 0x70
 8002996:	4b5e      	ldr	r3, [pc, #376]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800299a:	4a5d      	ldr	r2, [pc, #372]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 800299c:	f043 0301 	orr.w	r3, r3, #1
 80029a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80029a2:	e00b      	b.n	80029bc <HAL_RCC_OscConfig+0x358>
 80029a4:	4b5a      	ldr	r3, [pc, #360]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 80029a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029a8:	4a59      	ldr	r2, [pc, #356]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 80029aa:	f023 0301 	bic.w	r3, r3, #1
 80029ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80029b0:	4b57      	ldr	r3, [pc, #348]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 80029b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029b4:	4a56      	ldr	r2, [pc, #344]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 80029b6:	f023 0304 	bic.w	r3, r3, #4
 80029ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d015      	beq.n	80029f0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c4:	f7ff f8ae 	bl	8001b24 <HAL_GetTick>
 80029c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029ca:	e00a      	b.n	80029e2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029cc:	f7ff f8aa 	bl	8001b24 <HAL_GetTick>
 80029d0:	4602      	mov	r2, r0
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029da:	4293      	cmp	r3, r2
 80029dc:	d901      	bls.n	80029e2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e0d7      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 80029e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d0ee      	beq.n	80029cc <HAL_RCC_OscConfig+0x368>
 80029ee:	e014      	b.n	8002a1a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f0:	f7ff f898 	bl	8001b24 <HAL_GetTick>
 80029f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029f6:	e00a      	b.n	8002a0e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029f8:	f7ff f894 	bl	8001b24 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e0c1      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a0e:	4b40      	ldr	r3, [pc, #256]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d1ee      	bne.n	80029f8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a1a:	7dfb      	ldrb	r3, [r7, #23]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d105      	bne.n	8002a2c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a20:	4b3b      	ldr	r3, [pc, #236]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a24:	4a3a      	ldr	r2, [pc, #232]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002a26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a2a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f000 80ad 	beq.w	8002b90 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002a36:	4b36      	ldr	r3, [pc, #216]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f003 030c 	and.w	r3, r3, #12
 8002a3e:	2b08      	cmp	r3, #8
 8002a40:	d060      	beq.n	8002b04 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	699b      	ldr	r3, [r3, #24]
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d145      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a4a:	4b33      	ldr	r3, [pc, #204]	@ (8002b18 <HAL_RCC_OscConfig+0x4b4>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a50:	f7ff f868 	bl	8001b24 <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a58:	f7ff f864 	bl	8001b24 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e093      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a6a:	4b29      	ldr	r3, [pc, #164]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f0      	bne.n	8002a58 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	69da      	ldr	r2, [r3, #28]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a1b      	ldr	r3, [r3, #32]
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a84:	019b      	lsls	r3, r3, #6
 8002a86:	431a      	orrs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a8c:	085b      	lsrs	r3, r3, #1
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	041b      	lsls	r3, r3, #16
 8002a92:	431a      	orrs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a98:	061b      	lsls	r3, r3, #24
 8002a9a:	431a      	orrs	r2, r3
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa0:	071b      	lsls	r3, r3, #28
 8002aa2:	491b      	ldr	r1, [pc, #108]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8002b18 <HAL_RCC_OscConfig+0x4b4>)
 8002aaa:	2201      	movs	r2, #1
 8002aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aae:	f7ff f839 	bl	8001b24 <HAL_GetTick>
 8002ab2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ab4:	e008      	b.n	8002ac8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ab6:	f7ff f835 	bl	8001b24 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d901      	bls.n	8002ac8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e064      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ac8:	4b11      	ldr	r3, [pc, #68]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d0f0      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x452>
 8002ad4:	e05c      	b.n	8002b90 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ad6:	4b10      	ldr	r3, [pc, #64]	@ (8002b18 <HAL_RCC_OscConfig+0x4b4>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002adc:	f7ff f822 	bl	8001b24 <HAL_GetTick>
 8002ae0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ae2:	e008      	b.n	8002af6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae4:	f7ff f81e 	bl	8001b24 <HAL_GetTick>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	693b      	ldr	r3, [r7, #16]
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d901      	bls.n	8002af6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002af2:	2303      	movs	r3, #3
 8002af4:	e04d      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002af6:	4b06      	ldr	r3, [pc, #24]	@ (8002b10 <HAL_RCC_OscConfig+0x4ac>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1f0      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x480>
 8002b02:	e045      	b.n	8002b90 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d107      	bne.n	8002b1c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e040      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
 8002b10:	40023800 	.word	0x40023800
 8002b14:	40007000 	.word	0x40007000
 8002b18:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b1c:	4b1f      	ldr	r3, [pc, #124]	@ (8002b9c <HAL_RCC_OscConfig+0x538>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d030      	beq.n	8002b8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d129      	bne.n	8002b8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d122      	bne.n	8002b8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b52:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d119      	bne.n	8002b8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b62:	085b      	lsrs	r3, r3, #1
 8002b64:	3b01      	subs	r3, #1
 8002b66:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d10f      	bne.n	8002b8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b76:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d107      	bne.n	8002b8c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b86:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	d001      	beq.n	8002b90 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e000      	b.n	8002b92 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3718      	adds	r7, #24
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800

08002ba0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e042      	b.n	8002c38 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d106      	bne.n	8002bcc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f7fe fdcc 	bl	8001764 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2224      	movs	r2, #36	@ 0x24
 8002bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	68da      	ldr	r2, [r3, #12]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002be2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f000 fa09 	bl	8002ffc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	691a      	ldr	r2, [r3, #16]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002bf8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	695a      	ldr	r2, [r3, #20]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68da      	ldr	r2, [r3, #12]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2220      	movs	r2, #32
 8002c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002c36:	2300      	movs	r3, #0
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	3708      	adds	r7, #8
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b08a      	sub	sp, #40	@ 0x28
 8002c44:	af02      	add	r7, sp, #8
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	603b      	str	r3, [r7, #0]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	2b20      	cmp	r3, #32
 8002c5e:	d175      	bne.n	8002d4c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d002      	beq.n	8002c6c <HAL_UART_Transmit+0x2c>
 8002c66:	88fb      	ldrh	r3, [r7, #6]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d101      	bne.n	8002c70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e06e      	b.n	8002d4e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2200      	movs	r2, #0
 8002c74:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2221      	movs	r2, #33	@ 0x21
 8002c7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c7e:	f7fe ff51 	bl	8001b24 <HAL_GetTick>
 8002c82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	88fa      	ldrh	r2, [r7, #6]
 8002c88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	88fa      	ldrh	r2, [r7, #6]
 8002c8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c98:	d108      	bne.n	8002cac <HAL_UART_Transmit+0x6c>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	691b      	ldr	r3, [r3, #16]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d104      	bne.n	8002cac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	61bb      	str	r3, [r7, #24]
 8002caa:	e003      	b.n	8002cb4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002cb4:	e02e      	b.n	8002d14 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	2180      	movs	r1, #128	@ 0x80
 8002cc0:	68f8      	ldr	r0, [r7, #12]
 8002cc2:	f000 f8df 	bl	8002e84 <UART_WaitOnFlagUntilTimeout>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d005      	beq.n	8002cd8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2220      	movs	r2, #32
 8002cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e03a      	b.n	8002d4e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d10b      	bne.n	8002cf6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002cec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	3302      	adds	r3, #2
 8002cf2:	61bb      	str	r3, [r7, #24]
 8002cf4:	e007      	b.n	8002d06 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	781a      	ldrb	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	3301      	adds	r3, #1
 8002d04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	3b01      	subs	r3, #1
 8002d0e:	b29a      	uxth	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1cb      	bne.n	8002cb6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	9300      	str	r3, [sp, #0]
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	2200      	movs	r2, #0
 8002d26:	2140      	movs	r1, #64	@ 0x40
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f000 f8ab 	bl	8002e84 <UART_WaitOnFlagUntilTimeout>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2220      	movs	r2, #32
 8002d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e006      	b.n	8002d4e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2220      	movs	r2, #32
 8002d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	e000      	b.n	8002d4e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002d4c:	2302      	movs	r3, #2
  }
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3720      	adds	r7, #32
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}

08002d56 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d56:	b580      	push	{r7, lr}
 8002d58:	b08a      	sub	sp, #40	@ 0x28
 8002d5a:	af02      	add	r7, sp, #8
 8002d5c:	60f8      	str	r0, [r7, #12]
 8002d5e:	60b9      	str	r1, [r7, #8]
 8002d60:	603b      	str	r3, [r7, #0]
 8002d62:	4613      	mov	r3, r2
 8002d64:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b20      	cmp	r3, #32
 8002d74:	f040 8081 	bne.w	8002e7a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d002      	beq.n	8002d84 <HAL_UART_Receive+0x2e>
 8002d7e:	88fb      	ldrh	r3, [r7, #6]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d101      	bne.n	8002d88 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e079      	b.n	8002e7c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2222      	movs	r2, #34	@ 0x22
 8002d92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d9c:	f7fe fec2 	bl	8001b24 <HAL_GetTick>
 8002da0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	88fa      	ldrh	r2, [r7, #6]
 8002da6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	88fa      	ldrh	r2, [r7, #6]
 8002dac:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002db6:	d108      	bne.n	8002dca <HAL_UART_Receive+0x74>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d104      	bne.n	8002dca <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	61bb      	str	r3, [r7, #24]
 8002dc8:	e003      	b.n	8002dd2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002dd2:	e047      	b.n	8002e64 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	2120      	movs	r1, #32
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 f850 	bl	8002e84 <UART_WaitOnFlagUntilTimeout>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d005      	beq.n	8002df6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2220      	movs	r2, #32
 8002dee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e042      	b.n	8002e7c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d10c      	bne.n	8002e16 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e08:	b29a      	uxth	r2, r3
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	3302      	adds	r3, #2
 8002e12:	61bb      	str	r3, [r7, #24]
 8002e14:	e01f      	b.n	8002e56 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e1e:	d007      	beq.n	8002e30 <HAL_UART_Receive+0xda>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d10a      	bne.n	8002e3e <HAL_UART_Receive+0xe8>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	691b      	ldr	r3, [r3, #16]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d106      	bne.n	8002e3e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	701a      	strb	r2, [r3, #0]
 8002e3c:	e008      	b.n	8002e50 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e4a:	b2da      	uxtb	r2, r3
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	3301      	adds	r3, #1
 8002e54:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	3b01      	subs	r3, #1
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002e68:	b29b      	uxth	r3, r3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1b2      	bne.n	8002dd4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2220      	movs	r2, #32
 8002e72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002e76:	2300      	movs	r3, #0
 8002e78:	e000      	b.n	8002e7c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002e7a:	2302      	movs	r3, #2
  }
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3720      	adds	r7, #32
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b086      	sub	sp, #24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	603b      	str	r3, [r7, #0]
 8002e90:	4613      	mov	r3, r2
 8002e92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e94:	e03b      	b.n	8002f0e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e9c:	d037      	beq.n	8002f0e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e9e:	f7fe fe41 	bl	8001b24 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	6a3a      	ldr	r2, [r7, #32]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d302      	bcc.n	8002eb4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002eae:	6a3b      	ldr	r3, [r7, #32]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e03a      	b.n	8002f2e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	f003 0304 	and.w	r3, r3, #4
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d023      	beq.n	8002f0e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	2b80      	cmp	r3, #128	@ 0x80
 8002eca:	d020      	beq.n	8002f0e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2b40      	cmp	r3, #64	@ 0x40
 8002ed0:	d01d      	beq.n	8002f0e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0308 	and.w	r3, r3, #8
 8002edc:	2b08      	cmp	r3, #8
 8002ede:	d116      	bne.n	8002f0e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	617b      	str	r3, [r7, #20]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	617b      	str	r3, [r7, #20]
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	617b      	str	r3, [r7, #20]
 8002ef4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ef6:	68f8      	ldr	r0, [r7, #12]
 8002ef8:	f000 f81d 	bl	8002f36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2208      	movs	r2, #8
 8002f00:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e00f      	b.n	8002f2e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4013      	ands	r3, r2
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	bf0c      	ite	eq
 8002f1e:	2301      	moveq	r3, #1
 8002f20:	2300      	movne	r3, #0
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	461a      	mov	r2, r3
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d0b4      	beq.n	8002e96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3718      	adds	r7, #24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f36:	b480      	push	{r7}
 8002f38:	b095      	sub	sp, #84	@ 0x54
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	330c      	adds	r3, #12
 8002f44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f48:	e853 3f00 	ldrex	r3, [r3]
 8002f4c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	330c      	adds	r3, #12
 8002f5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f5e:	643a      	str	r2, [r7, #64]	@ 0x40
 8002f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f62:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002f64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f66:	e841 2300 	strex	r3, r2, [r1]
 8002f6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1e5      	bne.n	8002f3e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	3314      	adds	r3, #20
 8002f78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f7a:	6a3b      	ldr	r3, [r7, #32]
 8002f7c:	e853 3f00 	ldrex	r3, [r3]
 8002f80:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	f023 0301 	bic.w	r3, r3, #1
 8002f88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	3314      	adds	r3, #20
 8002f90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f9a:	e841 2300 	strex	r3, r2, [r1]
 8002f9e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002fa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d1e5      	bne.n	8002f72 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d119      	bne.n	8002fe2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	330c      	adds	r3, #12
 8002fb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	e853 3f00 	ldrex	r3, [r3]
 8002fbc:	60bb      	str	r3, [r7, #8]
   return(result);
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	f023 0310 	bic.w	r3, r3, #16
 8002fc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	330c      	adds	r3, #12
 8002fcc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fce:	61ba      	str	r2, [r7, #24]
 8002fd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fd2:	6979      	ldr	r1, [r7, #20]
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	e841 2300 	strex	r3, r2, [r1]
 8002fda:	613b      	str	r3, [r7, #16]
   return(result);
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1e5      	bne.n	8002fae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2220      	movs	r2, #32
 8002fe6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002ff0:	bf00      	nop
 8002ff2:	3754      	adds	r7, #84	@ 0x54
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ffc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003000:	b0c0      	sub	sp, #256	@ 0x100
 8003002:	af00      	add	r7, sp, #0
 8003004:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003008:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003018:	68d9      	ldr	r1, [r3, #12]
 800301a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	ea40 0301 	orr.w	r3, r0, r1
 8003024:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003026:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800302a:	689a      	ldr	r2, [r3, #8]
 800302c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003030:	691b      	ldr	r3, [r3, #16]
 8003032:	431a      	orrs	r2, r3
 8003034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	431a      	orrs	r2, r3
 800303c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003040:	69db      	ldr	r3, [r3, #28]
 8003042:	4313      	orrs	r3, r2
 8003044:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003054:	f021 010c 	bic.w	r1, r1, #12
 8003058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003062:	430b      	orrs	r3, r1
 8003064:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003076:	6999      	ldr	r1, [r3, #24]
 8003078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	ea40 0301 	orr.w	r3, r0, r1
 8003082:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	4b8f      	ldr	r3, [pc, #572]	@ (80032c8 <UART_SetConfig+0x2cc>)
 800308c:	429a      	cmp	r2, r3
 800308e:	d005      	beq.n	800309c <UART_SetConfig+0xa0>
 8003090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	4b8d      	ldr	r3, [pc, #564]	@ (80032cc <UART_SetConfig+0x2d0>)
 8003098:	429a      	cmp	r2, r3
 800309a:	d104      	bne.n	80030a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800309c:	f7ff f924 	bl	80022e8 <HAL_RCC_GetPCLK2Freq>
 80030a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80030a4:	e003      	b.n	80030ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030a6:	f7ff f90b 	bl	80022c0 <HAL_RCC_GetPCLK1Freq>
 80030aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030b2:	69db      	ldr	r3, [r3, #28]
 80030b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030b8:	f040 810c 	bne.w	80032d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030c0:	2200      	movs	r2, #0
 80030c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80030c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80030ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80030ce:	4622      	mov	r2, r4
 80030d0:	462b      	mov	r3, r5
 80030d2:	1891      	adds	r1, r2, r2
 80030d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80030d6:	415b      	adcs	r3, r3
 80030d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80030da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80030de:	4621      	mov	r1, r4
 80030e0:	eb12 0801 	adds.w	r8, r2, r1
 80030e4:	4629      	mov	r1, r5
 80030e6:	eb43 0901 	adc.w	r9, r3, r1
 80030ea:	f04f 0200 	mov.w	r2, #0
 80030ee:	f04f 0300 	mov.w	r3, #0
 80030f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030fe:	4690      	mov	r8, r2
 8003100:	4699      	mov	r9, r3
 8003102:	4623      	mov	r3, r4
 8003104:	eb18 0303 	adds.w	r3, r8, r3
 8003108:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800310c:	462b      	mov	r3, r5
 800310e:	eb49 0303 	adc.w	r3, r9, r3
 8003112:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003116:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	2200      	movs	r2, #0
 800311e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003122:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003126:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800312a:	460b      	mov	r3, r1
 800312c:	18db      	adds	r3, r3, r3
 800312e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003130:	4613      	mov	r3, r2
 8003132:	eb42 0303 	adc.w	r3, r2, r3
 8003136:	657b      	str	r3, [r7, #84]	@ 0x54
 8003138:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800313c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003140:	f7fd fda2 	bl	8000c88 <__aeabi_uldivmod>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	4b61      	ldr	r3, [pc, #388]	@ (80032d0 <UART_SetConfig+0x2d4>)
 800314a:	fba3 2302 	umull	r2, r3, r3, r2
 800314e:	095b      	lsrs	r3, r3, #5
 8003150:	011c      	lsls	r4, r3, #4
 8003152:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003156:	2200      	movs	r2, #0
 8003158:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800315c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003160:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003164:	4642      	mov	r2, r8
 8003166:	464b      	mov	r3, r9
 8003168:	1891      	adds	r1, r2, r2
 800316a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800316c:	415b      	adcs	r3, r3
 800316e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003170:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003174:	4641      	mov	r1, r8
 8003176:	eb12 0a01 	adds.w	sl, r2, r1
 800317a:	4649      	mov	r1, r9
 800317c:	eb43 0b01 	adc.w	fp, r3, r1
 8003180:	f04f 0200 	mov.w	r2, #0
 8003184:	f04f 0300 	mov.w	r3, #0
 8003188:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800318c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003190:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003194:	4692      	mov	sl, r2
 8003196:	469b      	mov	fp, r3
 8003198:	4643      	mov	r3, r8
 800319a:	eb1a 0303 	adds.w	r3, sl, r3
 800319e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031a2:	464b      	mov	r3, r9
 80031a4:	eb4b 0303 	adc.w	r3, fp, r3
 80031a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80031b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80031bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80031c0:	460b      	mov	r3, r1
 80031c2:	18db      	adds	r3, r3, r3
 80031c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80031c6:	4613      	mov	r3, r2
 80031c8:	eb42 0303 	adc.w	r3, r2, r3
 80031cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80031ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80031d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80031d6:	f7fd fd57 	bl	8000c88 <__aeabi_uldivmod>
 80031da:	4602      	mov	r2, r0
 80031dc:	460b      	mov	r3, r1
 80031de:	4611      	mov	r1, r2
 80031e0:	4b3b      	ldr	r3, [pc, #236]	@ (80032d0 <UART_SetConfig+0x2d4>)
 80031e2:	fba3 2301 	umull	r2, r3, r3, r1
 80031e6:	095b      	lsrs	r3, r3, #5
 80031e8:	2264      	movs	r2, #100	@ 0x64
 80031ea:	fb02 f303 	mul.w	r3, r2, r3
 80031ee:	1acb      	subs	r3, r1, r3
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80031f6:	4b36      	ldr	r3, [pc, #216]	@ (80032d0 <UART_SetConfig+0x2d4>)
 80031f8:	fba3 2302 	umull	r2, r3, r3, r2
 80031fc:	095b      	lsrs	r3, r3, #5
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003204:	441c      	add	r4, r3
 8003206:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800320a:	2200      	movs	r2, #0
 800320c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003210:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003214:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003218:	4642      	mov	r2, r8
 800321a:	464b      	mov	r3, r9
 800321c:	1891      	adds	r1, r2, r2
 800321e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003220:	415b      	adcs	r3, r3
 8003222:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003224:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003228:	4641      	mov	r1, r8
 800322a:	1851      	adds	r1, r2, r1
 800322c:	6339      	str	r1, [r7, #48]	@ 0x30
 800322e:	4649      	mov	r1, r9
 8003230:	414b      	adcs	r3, r1
 8003232:	637b      	str	r3, [r7, #52]	@ 0x34
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003240:	4659      	mov	r1, fp
 8003242:	00cb      	lsls	r3, r1, #3
 8003244:	4651      	mov	r1, sl
 8003246:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800324a:	4651      	mov	r1, sl
 800324c:	00ca      	lsls	r2, r1, #3
 800324e:	4610      	mov	r0, r2
 8003250:	4619      	mov	r1, r3
 8003252:	4603      	mov	r3, r0
 8003254:	4642      	mov	r2, r8
 8003256:	189b      	adds	r3, r3, r2
 8003258:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800325c:	464b      	mov	r3, r9
 800325e:	460a      	mov	r2, r1
 8003260:	eb42 0303 	adc.w	r3, r2, r3
 8003264:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	2200      	movs	r2, #0
 8003270:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003274:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003278:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800327c:	460b      	mov	r3, r1
 800327e:	18db      	adds	r3, r3, r3
 8003280:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003282:	4613      	mov	r3, r2
 8003284:	eb42 0303 	adc.w	r3, r2, r3
 8003288:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800328a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800328e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003292:	f7fd fcf9 	bl	8000c88 <__aeabi_uldivmod>
 8003296:	4602      	mov	r2, r0
 8003298:	460b      	mov	r3, r1
 800329a:	4b0d      	ldr	r3, [pc, #52]	@ (80032d0 <UART_SetConfig+0x2d4>)
 800329c:	fba3 1302 	umull	r1, r3, r3, r2
 80032a0:	095b      	lsrs	r3, r3, #5
 80032a2:	2164      	movs	r1, #100	@ 0x64
 80032a4:	fb01 f303 	mul.w	r3, r1, r3
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	3332      	adds	r3, #50	@ 0x32
 80032ae:	4a08      	ldr	r2, [pc, #32]	@ (80032d0 <UART_SetConfig+0x2d4>)
 80032b0:	fba2 2303 	umull	r2, r3, r2, r3
 80032b4:	095b      	lsrs	r3, r3, #5
 80032b6:	f003 0207 	and.w	r2, r3, #7
 80032ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4422      	add	r2, r4
 80032c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80032c4:	e106      	b.n	80034d4 <UART_SetConfig+0x4d8>
 80032c6:	bf00      	nop
 80032c8:	40011000 	.word	0x40011000
 80032cc:	40011400 	.word	0x40011400
 80032d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032d8:	2200      	movs	r2, #0
 80032da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80032de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80032e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80032e6:	4642      	mov	r2, r8
 80032e8:	464b      	mov	r3, r9
 80032ea:	1891      	adds	r1, r2, r2
 80032ec:	6239      	str	r1, [r7, #32]
 80032ee:	415b      	adcs	r3, r3
 80032f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80032f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80032f6:	4641      	mov	r1, r8
 80032f8:	1854      	adds	r4, r2, r1
 80032fa:	4649      	mov	r1, r9
 80032fc:	eb43 0501 	adc.w	r5, r3, r1
 8003300:	f04f 0200 	mov.w	r2, #0
 8003304:	f04f 0300 	mov.w	r3, #0
 8003308:	00eb      	lsls	r3, r5, #3
 800330a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800330e:	00e2      	lsls	r2, r4, #3
 8003310:	4614      	mov	r4, r2
 8003312:	461d      	mov	r5, r3
 8003314:	4643      	mov	r3, r8
 8003316:	18e3      	adds	r3, r4, r3
 8003318:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800331c:	464b      	mov	r3, r9
 800331e:	eb45 0303 	adc.w	r3, r5, r3
 8003322:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003326:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003332:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003342:	4629      	mov	r1, r5
 8003344:	008b      	lsls	r3, r1, #2
 8003346:	4621      	mov	r1, r4
 8003348:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800334c:	4621      	mov	r1, r4
 800334e:	008a      	lsls	r2, r1, #2
 8003350:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003354:	f7fd fc98 	bl	8000c88 <__aeabi_uldivmod>
 8003358:	4602      	mov	r2, r0
 800335a:	460b      	mov	r3, r1
 800335c:	4b60      	ldr	r3, [pc, #384]	@ (80034e0 <UART_SetConfig+0x4e4>)
 800335e:	fba3 2302 	umull	r2, r3, r3, r2
 8003362:	095b      	lsrs	r3, r3, #5
 8003364:	011c      	lsls	r4, r3, #4
 8003366:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800336a:	2200      	movs	r2, #0
 800336c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003370:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003374:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003378:	4642      	mov	r2, r8
 800337a:	464b      	mov	r3, r9
 800337c:	1891      	adds	r1, r2, r2
 800337e:	61b9      	str	r1, [r7, #24]
 8003380:	415b      	adcs	r3, r3
 8003382:	61fb      	str	r3, [r7, #28]
 8003384:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003388:	4641      	mov	r1, r8
 800338a:	1851      	adds	r1, r2, r1
 800338c:	6139      	str	r1, [r7, #16]
 800338e:	4649      	mov	r1, r9
 8003390:	414b      	adcs	r3, r1
 8003392:	617b      	str	r3, [r7, #20]
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	f04f 0300 	mov.w	r3, #0
 800339c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033a0:	4659      	mov	r1, fp
 80033a2:	00cb      	lsls	r3, r1, #3
 80033a4:	4651      	mov	r1, sl
 80033a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033aa:	4651      	mov	r1, sl
 80033ac:	00ca      	lsls	r2, r1, #3
 80033ae:	4610      	mov	r0, r2
 80033b0:	4619      	mov	r1, r3
 80033b2:	4603      	mov	r3, r0
 80033b4:	4642      	mov	r2, r8
 80033b6:	189b      	adds	r3, r3, r2
 80033b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033bc:	464b      	mov	r3, r9
 80033be:	460a      	mov	r2, r1
 80033c0:	eb42 0303 	adc.w	r3, r2, r3
 80033c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80033c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80033d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	f04f 0300 	mov.w	r3, #0
 80033dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80033e0:	4649      	mov	r1, r9
 80033e2:	008b      	lsls	r3, r1, #2
 80033e4:	4641      	mov	r1, r8
 80033e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033ea:	4641      	mov	r1, r8
 80033ec:	008a      	lsls	r2, r1, #2
 80033ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80033f2:	f7fd fc49 	bl	8000c88 <__aeabi_uldivmod>
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4611      	mov	r1, r2
 80033fc:	4b38      	ldr	r3, [pc, #224]	@ (80034e0 <UART_SetConfig+0x4e4>)
 80033fe:	fba3 2301 	umull	r2, r3, r3, r1
 8003402:	095b      	lsrs	r3, r3, #5
 8003404:	2264      	movs	r2, #100	@ 0x64
 8003406:	fb02 f303 	mul.w	r3, r2, r3
 800340a:	1acb      	subs	r3, r1, r3
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	3332      	adds	r3, #50	@ 0x32
 8003410:	4a33      	ldr	r2, [pc, #204]	@ (80034e0 <UART_SetConfig+0x4e4>)
 8003412:	fba2 2303 	umull	r2, r3, r2, r3
 8003416:	095b      	lsrs	r3, r3, #5
 8003418:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800341c:	441c      	add	r4, r3
 800341e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003422:	2200      	movs	r2, #0
 8003424:	673b      	str	r3, [r7, #112]	@ 0x70
 8003426:	677a      	str	r2, [r7, #116]	@ 0x74
 8003428:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800342c:	4642      	mov	r2, r8
 800342e:	464b      	mov	r3, r9
 8003430:	1891      	adds	r1, r2, r2
 8003432:	60b9      	str	r1, [r7, #8]
 8003434:	415b      	adcs	r3, r3
 8003436:	60fb      	str	r3, [r7, #12]
 8003438:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800343c:	4641      	mov	r1, r8
 800343e:	1851      	adds	r1, r2, r1
 8003440:	6039      	str	r1, [r7, #0]
 8003442:	4649      	mov	r1, r9
 8003444:	414b      	adcs	r3, r1
 8003446:	607b      	str	r3, [r7, #4]
 8003448:	f04f 0200 	mov.w	r2, #0
 800344c:	f04f 0300 	mov.w	r3, #0
 8003450:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003454:	4659      	mov	r1, fp
 8003456:	00cb      	lsls	r3, r1, #3
 8003458:	4651      	mov	r1, sl
 800345a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800345e:	4651      	mov	r1, sl
 8003460:	00ca      	lsls	r2, r1, #3
 8003462:	4610      	mov	r0, r2
 8003464:	4619      	mov	r1, r3
 8003466:	4603      	mov	r3, r0
 8003468:	4642      	mov	r2, r8
 800346a:	189b      	adds	r3, r3, r2
 800346c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800346e:	464b      	mov	r3, r9
 8003470:	460a      	mov	r2, r1
 8003472:	eb42 0303 	adc.w	r3, r2, r3
 8003476:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	663b      	str	r3, [r7, #96]	@ 0x60
 8003482:	667a      	str	r2, [r7, #100]	@ 0x64
 8003484:	f04f 0200 	mov.w	r2, #0
 8003488:	f04f 0300 	mov.w	r3, #0
 800348c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003490:	4649      	mov	r1, r9
 8003492:	008b      	lsls	r3, r1, #2
 8003494:	4641      	mov	r1, r8
 8003496:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800349a:	4641      	mov	r1, r8
 800349c:	008a      	lsls	r2, r1, #2
 800349e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80034a2:	f7fd fbf1 	bl	8000c88 <__aeabi_uldivmod>
 80034a6:	4602      	mov	r2, r0
 80034a8:	460b      	mov	r3, r1
 80034aa:	4b0d      	ldr	r3, [pc, #52]	@ (80034e0 <UART_SetConfig+0x4e4>)
 80034ac:	fba3 1302 	umull	r1, r3, r3, r2
 80034b0:	095b      	lsrs	r3, r3, #5
 80034b2:	2164      	movs	r1, #100	@ 0x64
 80034b4:	fb01 f303 	mul.w	r3, r1, r3
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	011b      	lsls	r3, r3, #4
 80034bc:	3332      	adds	r3, #50	@ 0x32
 80034be:	4a08      	ldr	r2, [pc, #32]	@ (80034e0 <UART_SetConfig+0x4e4>)
 80034c0:	fba2 2303 	umull	r2, r3, r2, r3
 80034c4:	095b      	lsrs	r3, r3, #5
 80034c6:	f003 020f 	and.w	r2, r3, #15
 80034ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4422      	add	r2, r4
 80034d2:	609a      	str	r2, [r3, #8]
}
 80034d4:	bf00      	nop
 80034d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80034da:	46bd      	mov	sp, r7
 80034dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034e0:	51eb851f 	.word	0x51eb851f

080034e4 <malloc>:
 80034e4:	4b02      	ldr	r3, [pc, #8]	@ (80034f0 <malloc+0xc>)
 80034e6:	4601      	mov	r1, r0
 80034e8:	6818      	ldr	r0, [r3, #0]
 80034ea:	f000 b825 	b.w	8003538 <_malloc_r>
 80034ee:	bf00      	nop
 80034f0:	20000018 	.word	0x20000018

080034f4 <sbrk_aligned>:
 80034f4:	b570      	push	{r4, r5, r6, lr}
 80034f6:	4e0f      	ldr	r6, [pc, #60]	@ (8003534 <sbrk_aligned+0x40>)
 80034f8:	460c      	mov	r4, r1
 80034fa:	6831      	ldr	r1, [r6, #0]
 80034fc:	4605      	mov	r5, r0
 80034fe:	b911      	cbnz	r1, 8003506 <sbrk_aligned+0x12>
 8003500:	f000 fe76 	bl	80041f0 <_sbrk_r>
 8003504:	6030      	str	r0, [r6, #0]
 8003506:	4621      	mov	r1, r4
 8003508:	4628      	mov	r0, r5
 800350a:	f000 fe71 	bl	80041f0 <_sbrk_r>
 800350e:	1c43      	adds	r3, r0, #1
 8003510:	d103      	bne.n	800351a <sbrk_aligned+0x26>
 8003512:	f04f 34ff 	mov.w	r4, #4294967295
 8003516:	4620      	mov	r0, r4
 8003518:	bd70      	pop	{r4, r5, r6, pc}
 800351a:	1cc4      	adds	r4, r0, #3
 800351c:	f024 0403 	bic.w	r4, r4, #3
 8003520:	42a0      	cmp	r0, r4
 8003522:	d0f8      	beq.n	8003516 <sbrk_aligned+0x22>
 8003524:	1a21      	subs	r1, r4, r0
 8003526:	4628      	mov	r0, r5
 8003528:	f000 fe62 	bl	80041f0 <_sbrk_r>
 800352c:	3001      	adds	r0, #1
 800352e:	d1f2      	bne.n	8003516 <sbrk_aligned+0x22>
 8003530:	e7ef      	b.n	8003512 <sbrk_aligned+0x1e>
 8003532:	bf00      	nop
 8003534:	200002d4 	.word	0x200002d4

08003538 <_malloc_r>:
 8003538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800353c:	1ccd      	adds	r5, r1, #3
 800353e:	f025 0503 	bic.w	r5, r5, #3
 8003542:	3508      	adds	r5, #8
 8003544:	2d0c      	cmp	r5, #12
 8003546:	bf38      	it	cc
 8003548:	250c      	movcc	r5, #12
 800354a:	2d00      	cmp	r5, #0
 800354c:	4606      	mov	r6, r0
 800354e:	db01      	blt.n	8003554 <_malloc_r+0x1c>
 8003550:	42a9      	cmp	r1, r5
 8003552:	d904      	bls.n	800355e <_malloc_r+0x26>
 8003554:	230c      	movs	r3, #12
 8003556:	6033      	str	r3, [r6, #0]
 8003558:	2000      	movs	r0, #0
 800355a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800355e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003634 <_malloc_r+0xfc>
 8003562:	f000 f869 	bl	8003638 <__malloc_lock>
 8003566:	f8d8 3000 	ldr.w	r3, [r8]
 800356a:	461c      	mov	r4, r3
 800356c:	bb44      	cbnz	r4, 80035c0 <_malloc_r+0x88>
 800356e:	4629      	mov	r1, r5
 8003570:	4630      	mov	r0, r6
 8003572:	f7ff ffbf 	bl	80034f4 <sbrk_aligned>
 8003576:	1c43      	adds	r3, r0, #1
 8003578:	4604      	mov	r4, r0
 800357a:	d158      	bne.n	800362e <_malloc_r+0xf6>
 800357c:	f8d8 4000 	ldr.w	r4, [r8]
 8003580:	4627      	mov	r7, r4
 8003582:	2f00      	cmp	r7, #0
 8003584:	d143      	bne.n	800360e <_malloc_r+0xd6>
 8003586:	2c00      	cmp	r4, #0
 8003588:	d04b      	beq.n	8003622 <_malloc_r+0xea>
 800358a:	6823      	ldr	r3, [r4, #0]
 800358c:	4639      	mov	r1, r7
 800358e:	4630      	mov	r0, r6
 8003590:	eb04 0903 	add.w	r9, r4, r3
 8003594:	f000 fe2c 	bl	80041f0 <_sbrk_r>
 8003598:	4581      	cmp	r9, r0
 800359a:	d142      	bne.n	8003622 <_malloc_r+0xea>
 800359c:	6821      	ldr	r1, [r4, #0]
 800359e:	1a6d      	subs	r5, r5, r1
 80035a0:	4629      	mov	r1, r5
 80035a2:	4630      	mov	r0, r6
 80035a4:	f7ff ffa6 	bl	80034f4 <sbrk_aligned>
 80035a8:	3001      	adds	r0, #1
 80035aa:	d03a      	beq.n	8003622 <_malloc_r+0xea>
 80035ac:	6823      	ldr	r3, [r4, #0]
 80035ae:	442b      	add	r3, r5
 80035b0:	6023      	str	r3, [r4, #0]
 80035b2:	f8d8 3000 	ldr.w	r3, [r8]
 80035b6:	685a      	ldr	r2, [r3, #4]
 80035b8:	bb62      	cbnz	r2, 8003614 <_malloc_r+0xdc>
 80035ba:	f8c8 7000 	str.w	r7, [r8]
 80035be:	e00f      	b.n	80035e0 <_malloc_r+0xa8>
 80035c0:	6822      	ldr	r2, [r4, #0]
 80035c2:	1b52      	subs	r2, r2, r5
 80035c4:	d420      	bmi.n	8003608 <_malloc_r+0xd0>
 80035c6:	2a0b      	cmp	r2, #11
 80035c8:	d917      	bls.n	80035fa <_malloc_r+0xc2>
 80035ca:	1961      	adds	r1, r4, r5
 80035cc:	42a3      	cmp	r3, r4
 80035ce:	6025      	str	r5, [r4, #0]
 80035d0:	bf18      	it	ne
 80035d2:	6059      	strne	r1, [r3, #4]
 80035d4:	6863      	ldr	r3, [r4, #4]
 80035d6:	bf08      	it	eq
 80035d8:	f8c8 1000 	streq.w	r1, [r8]
 80035dc:	5162      	str	r2, [r4, r5]
 80035de:	604b      	str	r3, [r1, #4]
 80035e0:	4630      	mov	r0, r6
 80035e2:	f000 f82f 	bl	8003644 <__malloc_unlock>
 80035e6:	f104 000b 	add.w	r0, r4, #11
 80035ea:	1d23      	adds	r3, r4, #4
 80035ec:	f020 0007 	bic.w	r0, r0, #7
 80035f0:	1ac2      	subs	r2, r0, r3
 80035f2:	bf1c      	itt	ne
 80035f4:	1a1b      	subne	r3, r3, r0
 80035f6:	50a3      	strne	r3, [r4, r2]
 80035f8:	e7af      	b.n	800355a <_malloc_r+0x22>
 80035fa:	6862      	ldr	r2, [r4, #4]
 80035fc:	42a3      	cmp	r3, r4
 80035fe:	bf0c      	ite	eq
 8003600:	f8c8 2000 	streq.w	r2, [r8]
 8003604:	605a      	strne	r2, [r3, #4]
 8003606:	e7eb      	b.n	80035e0 <_malloc_r+0xa8>
 8003608:	4623      	mov	r3, r4
 800360a:	6864      	ldr	r4, [r4, #4]
 800360c:	e7ae      	b.n	800356c <_malloc_r+0x34>
 800360e:	463c      	mov	r4, r7
 8003610:	687f      	ldr	r7, [r7, #4]
 8003612:	e7b6      	b.n	8003582 <_malloc_r+0x4a>
 8003614:	461a      	mov	r2, r3
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	42a3      	cmp	r3, r4
 800361a:	d1fb      	bne.n	8003614 <_malloc_r+0xdc>
 800361c:	2300      	movs	r3, #0
 800361e:	6053      	str	r3, [r2, #4]
 8003620:	e7de      	b.n	80035e0 <_malloc_r+0xa8>
 8003622:	230c      	movs	r3, #12
 8003624:	6033      	str	r3, [r6, #0]
 8003626:	4630      	mov	r0, r6
 8003628:	f000 f80c 	bl	8003644 <__malloc_unlock>
 800362c:	e794      	b.n	8003558 <_malloc_r+0x20>
 800362e:	6005      	str	r5, [r0, #0]
 8003630:	e7d6      	b.n	80035e0 <_malloc_r+0xa8>
 8003632:	bf00      	nop
 8003634:	200002d8 	.word	0x200002d8

08003638 <__malloc_lock>:
 8003638:	4801      	ldr	r0, [pc, #4]	@ (8003640 <__malloc_lock+0x8>)
 800363a:	f000 be26 	b.w	800428a <__retarget_lock_acquire_recursive>
 800363e:	bf00      	nop
 8003640:	2000041c 	.word	0x2000041c

08003644 <__malloc_unlock>:
 8003644:	4801      	ldr	r0, [pc, #4]	@ (800364c <__malloc_unlock+0x8>)
 8003646:	f000 be21 	b.w	800428c <__retarget_lock_release_recursive>
 800364a:	bf00      	nop
 800364c:	2000041c 	.word	0x2000041c

08003650 <__cvt>:
 8003650:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003654:	ec57 6b10 	vmov	r6, r7, d0
 8003658:	2f00      	cmp	r7, #0
 800365a:	460c      	mov	r4, r1
 800365c:	4619      	mov	r1, r3
 800365e:	463b      	mov	r3, r7
 8003660:	bfbb      	ittet	lt
 8003662:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003666:	461f      	movlt	r7, r3
 8003668:	2300      	movge	r3, #0
 800366a:	232d      	movlt	r3, #45	@ 0x2d
 800366c:	700b      	strb	r3, [r1, #0]
 800366e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003670:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003674:	4691      	mov	r9, r2
 8003676:	f023 0820 	bic.w	r8, r3, #32
 800367a:	bfbc      	itt	lt
 800367c:	4632      	movlt	r2, r6
 800367e:	4616      	movlt	r6, r2
 8003680:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003684:	d005      	beq.n	8003692 <__cvt+0x42>
 8003686:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800368a:	d100      	bne.n	800368e <__cvt+0x3e>
 800368c:	3401      	adds	r4, #1
 800368e:	2102      	movs	r1, #2
 8003690:	e000      	b.n	8003694 <__cvt+0x44>
 8003692:	2103      	movs	r1, #3
 8003694:	ab03      	add	r3, sp, #12
 8003696:	9301      	str	r3, [sp, #4]
 8003698:	ab02      	add	r3, sp, #8
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	ec47 6b10 	vmov	d0, r6, r7
 80036a0:	4653      	mov	r3, sl
 80036a2:	4622      	mov	r2, r4
 80036a4:	f000 fe7c 	bl	80043a0 <_dtoa_r>
 80036a8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80036ac:	4605      	mov	r5, r0
 80036ae:	d119      	bne.n	80036e4 <__cvt+0x94>
 80036b0:	f019 0f01 	tst.w	r9, #1
 80036b4:	d00e      	beq.n	80036d4 <__cvt+0x84>
 80036b6:	eb00 0904 	add.w	r9, r0, r4
 80036ba:	2200      	movs	r2, #0
 80036bc:	2300      	movs	r3, #0
 80036be:	4630      	mov	r0, r6
 80036c0:	4639      	mov	r1, r7
 80036c2:	f7fd fa21 	bl	8000b08 <__aeabi_dcmpeq>
 80036c6:	b108      	cbz	r0, 80036cc <__cvt+0x7c>
 80036c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80036cc:	2230      	movs	r2, #48	@ 0x30
 80036ce:	9b03      	ldr	r3, [sp, #12]
 80036d0:	454b      	cmp	r3, r9
 80036d2:	d31e      	bcc.n	8003712 <__cvt+0xc2>
 80036d4:	9b03      	ldr	r3, [sp, #12]
 80036d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80036d8:	1b5b      	subs	r3, r3, r5
 80036da:	4628      	mov	r0, r5
 80036dc:	6013      	str	r3, [r2, #0]
 80036de:	b004      	add	sp, #16
 80036e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80036e8:	eb00 0904 	add.w	r9, r0, r4
 80036ec:	d1e5      	bne.n	80036ba <__cvt+0x6a>
 80036ee:	7803      	ldrb	r3, [r0, #0]
 80036f0:	2b30      	cmp	r3, #48	@ 0x30
 80036f2:	d10a      	bne.n	800370a <__cvt+0xba>
 80036f4:	2200      	movs	r2, #0
 80036f6:	2300      	movs	r3, #0
 80036f8:	4630      	mov	r0, r6
 80036fa:	4639      	mov	r1, r7
 80036fc:	f7fd fa04 	bl	8000b08 <__aeabi_dcmpeq>
 8003700:	b918      	cbnz	r0, 800370a <__cvt+0xba>
 8003702:	f1c4 0401 	rsb	r4, r4, #1
 8003706:	f8ca 4000 	str.w	r4, [sl]
 800370a:	f8da 3000 	ldr.w	r3, [sl]
 800370e:	4499      	add	r9, r3
 8003710:	e7d3      	b.n	80036ba <__cvt+0x6a>
 8003712:	1c59      	adds	r1, r3, #1
 8003714:	9103      	str	r1, [sp, #12]
 8003716:	701a      	strb	r2, [r3, #0]
 8003718:	e7d9      	b.n	80036ce <__cvt+0x7e>

0800371a <__exponent>:
 800371a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800371c:	2900      	cmp	r1, #0
 800371e:	bfba      	itte	lt
 8003720:	4249      	neglt	r1, r1
 8003722:	232d      	movlt	r3, #45	@ 0x2d
 8003724:	232b      	movge	r3, #43	@ 0x2b
 8003726:	2909      	cmp	r1, #9
 8003728:	7002      	strb	r2, [r0, #0]
 800372a:	7043      	strb	r3, [r0, #1]
 800372c:	dd29      	ble.n	8003782 <__exponent+0x68>
 800372e:	f10d 0307 	add.w	r3, sp, #7
 8003732:	461d      	mov	r5, r3
 8003734:	270a      	movs	r7, #10
 8003736:	461a      	mov	r2, r3
 8003738:	fbb1 f6f7 	udiv	r6, r1, r7
 800373c:	fb07 1416 	mls	r4, r7, r6, r1
 8003740:	3430      	adds	r4, #48	@ 0x30
 8003742:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003746:	460c      	mov	r4, r1
 8003748:	2c63      	cmp	r4, #99	@ 0x63
 800374a:	f103 33ff 	add.w	r3, r3, #4294967295
 800374e:	4631      	mov	r1, r6
 8003750:	dcf1      	bgt.n	8003736 <__exponent+0x1c>
 8003752:	3130      	adds	r1, #48	@ 0x30
 8003754:	1e94      	subs	r4, r2, #2
 8003756:	f803 1c01 	strb.w	r1, [r3, #-1]
 800375a:	1c41      	adds	r1, r0, #1
 800375c:	4623      	mov	r3, r4
 800375e:	42ab      	cmp	r3, r5
 8003760:	d30a      	bcc.n	8003778 <__exponent+0x5e>
 8003762:	f10d 0309 	add.w	r3, sp, #9
 8003766:	1a9b      	subs	r3, r3, r2
 8003768:	42ac      	cmp	r4, r5
 800376a:	bf88      	it	hi
 800376c:	2300      	movhi	r3, #0
 800376e:	3302      	adds	r3, #2
 8003770:	4403      	add	r3, r0
 8003772:	1a18      	subs	r0, r3, r0
 8003774:	b003      	add	sp, #12
 8003776:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003778:	f813 6b01 	ldrb.w	r6, [r3], #1
 800377c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003780:	e7ed      	b.n	800375e <__exponent+0x44>
 8003782:	2330      	movs	r3, #48	@ 0x30
 8003784:	3130      	adds	r1, #48	@ 0x30
 8003786:	7083      	strb	r3, [r0, #2]
 8003788:	70c1      	strb	r1, [r0, #3]
 800378a:	1d03      	adds	r3, r0, #4
 800378c:	e7f1      	b.n	8003772 <__exponent+0x58>
	...

08003790 <_printf_float>:
 8003790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003794:	b08d      	sub	sp, #52	@ 0x34
 8003796:	460c      	mov	r4, r1
 8003798:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800379c:	4616      	mov	r6, r2
 800379e:	461f      	mov	r7, r3
 80037a0:	4605      	mov	r5, r0
 80037a2:	f000 fced 	bl	8004180 <_localeconv_r>
 80037a6:	6803      	ldr	r3, [r0, #0]
 80037a8:	9304      	str	r3, [sp, #16]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7fc fd80 	bl	80002b0 <strlen>
 80037b0:	2300      	movs	r3, #0
 80037b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80037b4:	f8d8 3000 	ldr.w	r3, [r8]
 80037b8:	9005      	str	r0, [sp, #20]
 80037ba:	3307      	adds	r3, #7
 80037bc:	f023 0307 	bic.w	r3, r3, #7
 80037c0:	f103 0208 	add.w	r2, r3, #8
 80037c4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80037c8:	f8d4 b000 	ldr.w	fp, [r4]
 80037cc:	f8c8 2000 	str.w	r2, [r8]
 80037d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80037d4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80037d8:	9307      	str	r3, [sp, #28]
 80037da:	f8cd 8018 	str.w	r8, [sp, #24]
 80037de:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80037e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80037e6:	4b9c      	ldr	r3, [pc, #624]	@ (8003a58 <_printf_float+0x2c8>)
 80037e8:	f04f 32ff 	mov.w	r2, #4294967295
 80037ec:	f7fd f9be 	bl	8000b6c <__aeabi_dcmpun>
 80037f0:	bb70      	cbnz	r0, 8003850 <_printf_float+0xc0>
 80037f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80037f6:	4b98      	ldr	r3, [pc, #608]	@ (8003a58 <_printf_float+0x2c8>)
 80037f8:	f04f 32ff 	mov.w	r2, #4294967295
 80037fc:	f7fd f998 	bl	8000b30 <__aeabi_dcmple>
 8003800:	bb30      	cbnz	r0, 8003850 <_printf_float+0xc0>
 8003802:	2200      	movs	r2, #0
 8003804:	2300      	movs	r3, #0
 8003806:	4640      	mov	r0, r8
 8003808:	4649      	mov	r1, r9
 800380a:	f7fd f987 	bl	8000b1c <__aeabi_dcmplt>
 800380e:	b110      	cbz	r0, 8003816 <_printf_float+0x86>
 8003810:	232d      	movs	r3, #45	@ 0x2d
 8003812:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003816:	4a91      	ldr	r2, [pc, #580]	@ (8003a5c <_printf_float+0x2cc>)
 8003818:	4b91      	ldr	r3, [pc, #580]	@ (8003a60 <_printf_float+0x2d0>)
 800381a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800381e:	bf94      	ite	ls
 8003820:	4690      	movls	r8, r2
 8003822:	4698      	movhi	r8, r3
 8003824:	2303      	movs	r3, #3
 8003826:	6123      	str	r3, [r4, #16]
 8003828:	f02b 0304 	bic.w	r3, fp, #4
 800382c:	6023      	str	r3, [r4, #0]
 800382e:	f04f 0900 	mov.w	r9, #0
 8003832:	9700      	str	r7, [sp, #0]
 8003834:	4633      	mov	r3, r6
 8003836:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003838:	4621      	mov	r1, r4
 800383a:	4628      	mov	r0, r5
 800383c:	f000 f9d2 	bl	8003be4 <_printf_common>
 8003840:	3001      	adds	r0, #1
 8003842:	f040 808d 	bne.w	8003960 <_printf_float+0x1d0>
 8003846:	f04f 30ff 	mov.w	r0, #4294967295
 800384a:	b00d      	add	sp, #52	@ 0x34
 800384c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003850:	4642      	mov	r2, r8
 8003852:	464b      	mov	r3, r9
 8003854:	4640      	mov	r0, r8
 8003856:	4649      	mov	r1, r9
 8003858:	f7fd f988 	bl	8000b6c <__aeabi_dcmpun>
 800385c:	b140      	cbz	r0, 8003870 <_printf_float+0xe0>
 800385e:	464b      	mov	r3, r9
 8003860:	2b00      	cmp	r3, #0
 8003862:	bfbc      	itt	lt
 8003864:	232d      	movlt	r3, #45	@ 0x2d
 8003866:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800386a:	4a7e      	ldr	r2, [pc, #504]	@ (8003a64 <_printf_float+0x2d4>)
 800386c:	4b7e      	ldr	r3, [pc, #504]	@ (8003a68 <_printf_float+0x2d8>)
 800386e:	e7d4      	b.n	800381a <_printf_float+0x8a>
 8003870:	6863      	ldr	r3, [r4, #4]
 8003872:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003876:	9206      	str	r2, [sp, #24]
 8003878:	1c5a      	adds	r2, r3, #1
 800387a:	d13b      	bne.n	80038f4 <_printf_float+0x164>
 800387c:	2306      	movs	r3, #6
 800387e:	6063      	str	r3, [r4, #4]
 8003880:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003884:	2300      	movs	r3, #0
 8003886:	6022      	str	r2, [r4, #0]
 8003888:	9303      	str	r3, [sp, #12]
 800388a:	ab0a      	add	r3, sp, #40	@ 0x28
 800388c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003890:	ab09      	add	r3, sp, #36	@ 0x24
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	6861      	ldr	r1, [r4, #4]
 8003896:	ec49 8b10 	vmov	d0, r8, r9
 800389a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800389e:	4628      	mov	r0, r5
 80038a0:	f7ff fed6 	bl	8003650 <__cvt>
 80038a4:	9b06      	ldr	r3, [sp, #24]
 80038a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80038a8:	2b47      	cmp	r3, #71	@ 0x47
 80038aa:	4680      	mov	r8, r0
 80038ac:	d129      	bne.n	8003902 <_printf_float+0x172>
 80038ae:	1cc8      	adds	r0, r1, #3
 80038b0:	db02      	blt.n	80038b8 <_printf_float+0x128>
 80038b2:	6863      	ldr	r3, [r4, #4]
 80038b4:	4299      	cmp	r1, r3
 80038b6:	dd41      	ble.n	800393c <_printf_float+0x1ac>
 80038b8:	f1aa 0a02 	sub.w	sl, sl, #2
 80038bc:	fa5f fa8a 	uxtb.w	sl, sl
 80038c0:	3901      	subs	r1, #1
 80038c2:	4652      	mov	r2, sl
 80038c4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80038c8:	9109      	str	r1, [sp, #36]	@ 0x24
 80038ca:	f7ff ff26 	bl	800371a <__exponent>
 80038ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80038d0:	1813      	adds	r3, r2, r0
 80038d2:	2a01      	cmp	r2, #1
 80038d4:	4681      	mov	r9, r0
 80038d6:	6123      	str	r3, [r4, #16]
 80038d8:	dc02      	bgt.n	80038e0 <_printf_float+0x150>
 80038da:	6822      	ldr	r2, [r4, #0]
 80038dc:	07d2      	lsls	r2, r2, #31
 80038de:	d501      	bpl.n	80038e4 <_printf_float+0x154>
 80038e0:	3301      	adds	r3, #1
 80038e2:	6123      	str	r3, [r4, #16]
 80038e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d0a2      	beq.n	8003832 <_printf_float+0xa2>
 80038ec:	232d      	movs	r3, #45	@ 0x2d
 80038ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038f2:	e79e      	b.n	8003832 <_printf_float+0xa2>
 80038f4:	9a06      	ldr	r2, [sp, #24]
 80038f6:	2a47      	cmp	r2, #71	@ 0x47
 80038f8:	d1c2      	bne.n	8003880 <_printf_float+0xf0>
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d1c0      	bne.n	8003880 <_printf_float+0xf0>
 80038fe:	2301      	movs	r3, #1
 8003900:	e7bd      	b.n	800387e <_printf_float+0xee>
 8003902:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003906:	d9db      	bls.n	80038c0 <_printf_float+0x130>
 8003908:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800390c:	d118      	bne.n	8003940 <_printf_float+0x1b0>
 800390e:	2900      	cmp	r1, #0
 8003910:	6863      	ldr	r3, [r4, #4]
 8003912:	dd0b      	ble.n	800392c <_printf_float+0x19c>
 8003914:	6121      	str	r1, [r4, #16]
 8003916:	b913      	cbnz	r3, 800391e <_printf_float+0x18e>
 8003918:	6822      	ldr	r2, [r4, #0]
 800391a:	07d0      	lsls	r0, r2, #31
 800391c:	d502      	bpl.n	8003924 <_printf_float+0x194>
 800391e:	3301      	adds	r3, #1
 8003920:	440b      	add	r3, r1
 8003922:	6123      	str	r3, [r4, #16]
 8003924:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003926:	f04f 0900 	mov.w	r9, #0
 800392a:	e7db      	b.n	80038e4 <_printf_float+0x154>
 800392c:	b913      	cbnz	r3, 8003934 <_printf_float+0x1a4>
 800392e:	6822      	ldr	r2, [r4, #0]
 8003930:	07d2      	lsls	r2, r2, #31
 8003932:	d501      	bpl.n	8003938 <_printf_float+0x1a8>
 8003934:	3302      	adds	r3, #2
 8003936:	e7f4      	b.n	8003922 <_printf_float+0x192>
 8003938:	2301      	movs	r3, #1
 800393a:	e7f2      	b.n	8003922 <_printf_float+0x192>
 800393c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003940:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003942:	4299      	cmp	r1, r3
 8003944:	db05      	blt.n	8003952 <_printf_float+0x1c2>
 8003946:	6823      	ldr	r3, [r4, #0]
 8003948:	6121      	str	r1, [r4, #16]
 800394a:	07d8      	lsls	r0, r3, #31
 800394c:	d5ea      	bpl.n	8003924 <_printf_float+0x194>
 800394e:	1c4b      	adds	r3, r1, #1
 8003950:	e7e7      	b.n	8003922 <_printf_float+0x192>
 8003952:	2900      	cmp	r1, #0
 8003954:	bfd4      	ite	le
 8003956:	f1c1 0202 	rsble	r2, r1, #2
 800395a:	2201      	movgt	r2, #1
 800395c:	4413      	add	r3, r2
 800395e:	e7e0      	b.n	8003922 <_printf_float+0x192>
 8003960:	6823      	ldr	r3, [r4, #0]
 8003962:	055a      	lsls	r2, r3, #21
 8003964:	d407      	bmi.n	8003976 <_printf_float+0x1e6>
 8003966:	6923      	ldr	r3, [r4, #16]
 8003968:	4642      	mov	r2, r8
 800396a:	4631      	mov	r1, r6
 800396c:	4628      	mov	r0, r5
 800396e:	47b8      	blx	r7
 8003970:	3001      	adds	r0, #1
 8003972:	d12b      	bne.n	80039cc <_printf_float+0x23c>
 8003974:	e767      	b.n	8003846 <_printf_float+0xb6>
 8003976:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800397a:	f240 80dd 	bls.w	8003b38 <_printf_float+0x3a8>
 800397e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003982:	2200      	movs	r2, #0
 8003984:	2300      	movs	r3, #0
 8003986:	f7fd f8bf 	bl	8000b08 <__aeabi_dcmpeq>
 800398a:	2800      	cmp	r0, #0
 800398c:	d033      	beq.n	80039f6 <_printf_float+0x266>
 800398e:	4a37      	ldr	r2, [pc, #220]	@ (8003a6c <_printf_float+0x2dc>)
 8003990:	2301      	movs	r3, #1
 8003992:	4631      	mov	r1, r6
 8003994:	4628      	mov	r0, r5
 8003996:	47b8      	blx	r7
 8003998:	3001      	adds	r0, #1
 800399a:	f43f af54 	beq.w	8003846 <_printf_float+0xb6>
 800399e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80039a2:	4543      	cmp	r3, r8
 80039a4:	db02      	blt.n	80039ac <_printf_float+0x21c>
 80039a6:	6823      	ldr	r3, [r4, #0]
 80039a8:	07d8      	lsls	r0, r3, #31
 80039aa:	d50f      	bpl.n	80039cc <_printf_float+0x23c>
 80039ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80039b0:	4631      	mov	r1, r6
 80039b2:	4628      	mov	r0, r5
 80039b4:	47b8      	blx	r7
 80039b6:	3001      	adds	r0, #1
 80039b8:	f43f af45 	beq.w	8003846 <_printf_float+0xb6>
 80039bc:	f04f 0900 	mov.w	r9, #0
 80039c0:	f108 38ff 	add.w	r8, r8, #4294967295
 80039c4:	f104 0a1a 	add.w	sl, r4, #26
 80039c8:	45c8      	cmp	r8, r9
 80039ca:	dc09      	bgt.n	80039e0 <_printf_float+0x250>
 80039cc:	6823      	ldr	r3, [r4, #0]
 80039ce:	079b      	lsls	r3, r3, #30
 80039d0:	f100 8103 	bmi.w	8003bda <_printf_float+0x44a>
 80039d4:	68e0      	ldr	r0, [r4, #12]
 80039d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80039d8:	4298      	cmp	r0, r3
 80039da:	bfb8      	it	lt
 80039dc:	4618      	movlt	r0, r3
 80039de:	e734      	b.n	800384a <_printf_float+0xba>
 80039e0:	2301      	movs	r3, #1
 80039e2:	4652      	mov	r2, sl
 80039e4:	4631      	mov	r1, r6
 80039e6:	4628      	mov	r0, r5
 80039e8:	47b8      	blx	r7
 80039ea:	3001      	adds	r0, #1
 80039ec:	f43f af2b 	beq.w	8003846 <_printf_float+0xb6>
 80039f0:	f109 0901 	add.w	r9, r9, #1
 80039f4:	e7e8      	b.n	80039c8 <_printf_float+0x238>
 80039f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	dc39      	bgt.n	8003a70 <_printf_float+0x2e0>
 80039fc:	4a1b      	ldr	r2, [pc, #108]	@ (8003a6c <_printf_float+0x2dc>)
 80039fe:	2301      	movs	r3, #1
 8003a00:	4631      	mov	r1, r6
 8003a02:	4628      	mov	r0, r5
 8003a04:	47b8      	blx	r7
 8003a06:	3001      	adds	r0, #1
 8003a08:	f43f af1d 	beq.w	8003846 <_printf_float+0xb6>
 8003a0c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003a10:	ea59 0303 	orrs.w	r3, r9, r3
 8003a14:	d102      	bne.n	8003a1c <_printf_float+0x28c>
 8003a16:	6823      	ldr	r3, [r4, #0]
 8003a18:	07d9      	lsls	r1, r3, #31
 8003a1a:	d5d7      	bpl.n	80039cc <_printf_float+0x23c>
 8003a1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003a20:	4631      	mov	r1, r6
 8003a22:	4628      	mov	r0, r5
 8003a24:	47b8      	blx	r7
 8003a26:	3001      	adds	r0, #1
 8003a28:	f43f af0d 	beq.w	8003846 <_printf_float+0xb6>
 8003a2c:	f04f 0a00 	mov.w	sl, #0
 8003a30:	f104 0b1a 	add.w	fp, r4, #26
 8003a34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a36:	425b      	negs	r3, r3
 8003a38:	4553      	cmp	r3, sl
 8003a3a:	dc01      	bgt.n	8003a40 <_printf_float+0x2b0>
 8003a3c:	464b      	mov	r3, r9
 8003a3e:	e793      	b.n	8003968 <_printf_float+0x1d8>
 8003a40:	2301      	movs	r3, #1
 8003a42:	465a      	mov	r2, fp
 8003a44:	4631      	mov	r1, r6
 8003a46:	4628      	mov	r0, r5
 8003a48:	47b8      	blx	r7
 8003a4a:	3001      	adds	r0, #1
 8003a4c:	f43f aefb 	beq.w	8003846 <_printf_float+0xb6>
 8003a50:	f10a 0a01 	add.w	sl, sl, #1
 8003a54:	e7ee      	b.n	8003a34 <_printf_float+0x2a4>
 8003a56:	bf00      	nop
 8003a58:	7fefffff 	.word	0x7fefffff
 8003a5c:	0800628c 	.word	0x0800628c
 8003a60:	08006290 	.word	0x08006290
 8003a64:	08006294 	.word	0x08006294
 8003a68:	08006298 	.word	0x08006298
 8003a6c:	0800629c 	.word	0x0800629c
 8003a70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a72:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003a76:	4553      	cmp	r3, sl
 8003a78:	bfa8      	it	ge
 8003a7a:	4653      	movge	r3, sl
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	4699      	mov	r9, r3
 8003a80:	dc36      	bgt.n	8003af0 <_printf_float+0x360>
 8003a82:	f04f 0b00 	mov.w	fp, #0
 8003a86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003a8a:	f104 021a 	add.w	r2, r4, #26
 8003a8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003a90:	9306      	str	r3, [sp, #24]
 8003a92:	eba3 0309 	sub.w	r3, r3, r9
 8003a96:	455b      	cmp	r3, fp
 8003a98:	dc31      	bgt.n	8003afe <_printf_float+0x36e>
 8003a9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a9c:	459a      	cmp	sl, r3
 8003a9e:	dc3a      	bgt.n	8003b16 <_printf_float+0x386>
 8003aa0:	6823      	ldr	r3, [r4, #0]
 8003aa2:	07da      	lsls	r2, r3, #31
 8003aa4:	d437      	bmi.n	8003b16 <_printf_float+0x386>
 8003aa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003aa8:	ebaa 0903 	sub.w	r9, sl, r3
 8003aac:	9b06      	ldr	r3, [sp, #24]
 8003aae:	ebaa 0303 	sub.w	r3, sl, r3
 8003ab2:	4599      	cmp	r9, r3
 8003ab4:	bfa8      	it	ge
 8003ab6:	4699      	movge	r9, r3
 8003ab8:	f1b9 0f00 	cmp.w	r9, #0
 8003abc:	dc33      	bgt.n	8003b26 <_printf_float+0x396>
 8003abe:	f04f 0800 	mov.w	r8, #0
 8003ac2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003ac6:	f104 0b1a 	add.w	fp, r4, #26
 8003aca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003acc:	ebaa 0303 	sub.w	r3, sl, r3
 8003ad0:	eba3 0309 	sub.w	r3, r3, r9
 8003ad4:	4543      	cmp	r3, r8
 8003ad6:	f77f af79 	ble.w	80039cc <_printf_float+0x23c>
 8003ada:	2301      	movs	r3, #1
 8003adc:	465a      	mov	r2, fp
 8003ade:	4631      	mov	r1, r6
 8003ae0:	4628      	mov	r0, r5
 8003ae2:	47b8      	blx	r7
 8003ae4:	3001      	adds	r0, #1
 8003ae6:	f43f aeae 	beq.w	8003846 <_printf_float+0xb6>
 8003aea:	f108 0801 	add.w	r8, r8, #1
 8003aee:	e7ec      	b.n	8003aca <_printf_float+0x33a>
 8003af0:	4642      	mov	r2, r8
 8003af2:	4631      	mov	r1, r6
 8003af4:	4628      	mov	r0, r5
 8003af6:	47b8      	blx	r7
 8003af8:	3001      	adds	r0, #1
 8003afa:	d1c2      	bne.n	8003a82 <_printf_float+0x2f2>
 8003afc:	e6a3      	b.n	8003846 <_printf_float+0xb6>
 8003afe:	2301      	movs	r3, #1
 8003b00:	4631      	mov	r1, r6
 8003b02:	4628      	mov	r0, r5
 8003b04:	9206      	str	r2, [sp, #24]
 8003b06:	47b8      	blx	r7
 8003b08:	3001      	adds	r0, #1
 8003b0a:	f43f ae9c 	beq.w	8003846 <_printf_float+0xb6>
 8003b0e:	9a06      	ldr	r2, [sp, #24]
 8003b10:	f10b 0b01 	add.w	fp, fp, #1
 8003b14:	e7bb      	b.n	8003a8e <_printf_float+0x2fe>
 8003b16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b1a:	4631      	mov	r1, r6
 8003b1c:	4628      	mov	r0, r5
 8003b1e:	47b8      	blx	r7
 8003b20:	3001      	adds	r0, #1
 8003b22:	d1c0      	bne.n	8003aa6 <_printf_float+0x316>
 8003b24:	e68f      	b.n	8003846 <_printf_float+0xb6>
 8003b26:	9a06      	ldr	r2, [sp, #24]
 8003b28:	464b      	mov	r3, r9
 8003b2a:	4442      	add	r2, r8
 8003b2c:	4631      	mov	r1, r6
 8003b2e:	4628      	mov	r0, r5
 8003b30:	47b8      	blx	r7
 8003b32:	3001      	adds	r0, #1
 8003b34:	d1c3      	bne.n	8003abe <_printf_float+0x32e>
 8003b36:	e686      	b.n	8003846 <_printf_float+0xb6>
 8003b38:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003b3c:	f1ba 0f01 	cmp.w	sl, #1
 8003b40:	dc01      	bgt.n	8003b46 <_printf_float+0x3b6>
 8003b42:	07db      	lsls	r3, r3, #31
 8003b44:	d536      	bpl.n	8003bb4 <_printf_float+0x424>
 8003b46:	2301      	movs	r3, #1
 8003b48:	4642      	mov	r2, r8
 8003b4a:	4631      	mov	r1, r6
 8003b4c:	4628      	mov	r0, r5
 8003b4e:	47b8      	blx	r7
 8003b50:	3001      	adds	r0, #1
 8003b52:	f43f ae78 	beq.w	8003846 <_printf_float+0xb6>
 8003b56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003b5a:	4631      	mov	r1, r6
 8003b5c:	4628      	mov	r0, r5
 8003b5e:	47b8      	blx	r7
 8003b60:	3001      	adds	r0, #1
 8003b62:	f43f ae70 	beq.w	8003846 <_printf_float+0xb6>
 8003b66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003b72:	f7fc ffc9 	bl	8000b08 <__aeabi_dcmpeq>
 8003b76:	b9c0      	cbnz	r0, 8003baa <_printf_float+0x41a>
 8003b78:	4653      	mov	r3, sl
 8003b7a:	f108 0201 	add.w	r2, r8, #1
 8003b7e:	4631      	mov	r1, r6
 8003b80:	4628      	mov	r0, r5
 8003b82:	47b8      	blx	r7
 8003b84:	3001      	adds	r0, #1
 8003b86:	d10c      	bne.n	8003ba2 <_printf_float+0x412>
 8003b88:	e65d      	b.n	8003846 <_printf_float+0xb6>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	465a      	mov	r2, fp
 8003b8e:	4631      	mov	r1, r6
 8003b90:	4628      	mov	r0, r5
 8003b92:	47b8      	blx	r7
 8003b94:	3001      	adds	r0, #1
 8003b96:	f43f ae56 	beq.w	8003846 <_printf_float+0xb6>
 8003b9a:	f108 0801 	add.w	r8, r8, #1
 8003b9e:	45d0      	cmp	r8, sl
 8003ba0:	dbf3      	blt.n	8003b8a <_printf_float+0x3fa>
 8003ba2:	464b      	mov	r3, r9
 8003ba4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003ba8:	e6df      	b.n	800396a <_printf_float+0x1da>
 8003baa:	f04f 0800 	mov.w	r8, #0
 8003bae:	f104 0b1a 	add.w	fp, r4, #26
 8003bb2:	e7f4      	b.n	8003b9e <_printf_float+0x40e>
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	4642      	mov	r2, r8
 8003bb8:	e7e1      	b.n	8003b7e <_printf_float+0x3ee>
 8003bba:	2301      	movs	r3, #1
 8003bbc:	464a      	mov	r2, r9
 8003bbe:	4631      	mov	r1, r6
 8003bc0:	4628      	mov	r0, r5
 8003bc2:	47b8      	blx	r7
 8003bc4:	3001      	adds	r0, #1
 8003bc6:	f43f ae3e 	beq.w	8003846 <_printf_float+0xb6>
 8003bca:	f108 0801 	add.w	r8, r8, #1
 8003bce:	68e3      	ldr	r3, [r4, #12]
 8003bd0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003bd2:	1a5b      	subs	r3, r3, r1
 8003bd4:	4543      	cmp	r3, r8
 8003bd6:	dcf0      	bgt.n	8003bba <_printf_float+0x42a>
 8003bd8:	e6fc      	b.n	80039d4 <_printf_float+0x244>
 8003bda:	f04f 0800 	mov.w	r8, #0
 8003bde:	f104 0919 	add.w	r9, r4, #25
 8003be2:	e7f4      	b.n	8003bce <_printf_float+0x43e>

08003be4 <_printf_common>:
 8003be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003be8:	4616      	mov	r6, r2
 8003bea:	4698      	mov	r8, r3
 8003bec:	688a      	ldr	r2, [r1, #8]
 8003bee:	690b      	ldr	r3, [r1, #16]
 8003bf0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	bfb8      	it	lt
 8003bf8:	4613      	movlt	r3, r2
 8003bfa:	6033      	str	r3, [r6, #0]
 8003bfc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003c00:	4607      	mov	r7, r0
 8003c02:	460c      	mov	r4, r1
 8003c04:	b10a      	cbz	r2, 8003c0a <_printf_common+0x26>
 8003c06:	3301      	adds	r3, #1
 8003c08:	6033      	str	r3, [r6, #0]
 8003c0a:	6823      	ldr	r3, [r4, #0]
 8003c0c:	0699      	lsls	r1, r3, #26
 8003c0e:	bf42      	ittt	mi
 8003c10:	6833      	ldrmi	r3, [r6, #0]
 8003c12:	3302      	addmi	r3, #2
 8003c14:	6033      	strmi	r3, [r6, #0]
 8003c16:	6825      	ldr	r5, [r4, #0]
 8003c18:	f015 0506 	ands.w	r5, r5, #6
 8003c1c:	d106      	bne.n	8003c2c <_printf_common+0x48>
 8003c1e:	f104 0a19 	add.w	sl, r4, #25
 8003c22:	68e3      	ldr	r3, [r4, #12]
 8003c24:	6832      	ldr	r2, [r6, #0]
 8003c26:	1a9b      	subs	r3, r3, r2
 8003c28:	42ab      	cmp	r3, r5
 8003c2a:	dc26      	bgt.n	8003c7a <_printf_common+0x96>
 8003c2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003c30:	6822      	ldr	r2, [r4, #0]
 8003c32:	3b00      	subs	r3, #0
 8003c34:	bf18      	it	ne
 8003c36:	2301      	movne	r3, #1
 8003c38:	0692      	lsls	r2, r2, #26
 8003c3a:	d42b      	bmi.n	8003c94 <_printf_common+0xb0>
 8003c3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003c40:	4641      	mov	r1, r8
 8003c42:	4638      	mov	r0, r7
 8003c44:	47c8      	blx	r9
 8003c46:	3001      	adds	r0, #1
 8003c48:	d01e      	beq.n	8003c88 <_printf_common+0xa4>
 8003c4a:	6823      	ldr	r3, [r4, #0]
 8003c4c:	6922      	ldr	r2, [r4, #16]
 8003c4e:	f003 0306 	and.w	r3, r3, #6
 8003c52:	2b04      	cmp	r3, #4
 8003c54:	bf02      	ittt	eq
 8003c56:	68e5      	ldreq	r5, [r4, #12]
 8003c58:	6833      	ldreq	r3, [r6, #0]
 8003c5a:	1aed      	subeq	r5, r5, r3
 8003c5c:	68a3      	ldr	r3, [r4, #8]
 8003c5e:	bf0c      	ite	eq
 8003c60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c64:	2500      	movne	r5, #0
 8003c66:	4293      	cmp	r3, r2
 8003c68:	bfc4      	itt	gt
 8003c6a:	1a9b      	subgt	r3, r3, r2
 8003c6c:	18ed      	addgt	r5, r5, r3
 8003c6e:	2600      	movs	r6, #0
 8003c70:	341a      	adds	r4, #26
 8003c72:	42b5      	cmp	r5, r6
 8003c74:	d11a      	bne.n	8003cac <_printf_common+0xc8>
 8003c76:	2000      	movs	r0, #0
 8003c78:	e008      	b.n	8003c8c <_printf_common+0xa8>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	4652      	mov	r2, sl
 8003c7e:	4641      	mov	r1, r8
 8003c80:	4638      	mov	r0, r7
 8003c82:	47c8      	blx	r9
 8003c84:	3001      	adds	r0, #1
 8003c86:	d103      	bne.n	8003c90 <_printf_common+0xac>
 8003c88:	f04f 30ff 	mov.w	r0, #4294967295
 8003c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c90:	3501      	adds	r5, #1
 8003c92:	e7c6      	b.n	8003c22 <_printf_common+0x3e>
 8003c94:	18e1      	adds	r1, r4, r3
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	2030      	movs	r0, #48	@ 0x30
 8003c9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003c9e:	4422      	add	r2, r4
 8003ca0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003ca4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003ca8:	3302      	adds	r3, #2
 8003caa:	e7c7      	b.n	8003c3c <_printf_common+0x58>
 8003cac:	2301      	movs	r3, #1
 8003cae:	4622      	mov	r2, r4
 8003cb0:	4641      	mov	r1, r8
 8003cb2:	4638      	mov	r0, r7
 8003cb4:	47c8      	blx	r9
 8003cb6:	3001      	adds	r0, #1
 8003cb8:	d0e6      	beq.n	8003c88 <_printf_common+0xa4>
 8003cba:	3601      	adds	r6, #1
 8003cbc:	e7d9      	b.n	8003c72 <_printf_common+0x8e>
	...

08003cc0 <_printf_i>:
 8003cc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003cc4:	7e0f      	ldrb	r7, [r1, #24]
 8003cc6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003cc8:	2f78      	cmp	r7, #120	@ 0x78
 8003cca:	4691      	mov	r9, r2
 8003ccc:	4680      	mov	r8, r0
 8003cce:	460c      	mov	r4, r1
 8003cd0:	469a      	mov	sl, r3
 8003cd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003cd6:	d807      	bhi.n	8003ce8 <_printf_i+0x28>
 8003cd8:	2f62      	cmp	r7, #98	@ 0x62
 8003cda:	d80a      	bhi.n	8003cf2 <_printf_i+0x32>
 8003cdc:	2f00      	cmp	r7, #0
 8003cde:	f000 80d2 	beq.w	8003e86 <_printf_i+0x1c6>
 8003ce2:	2f58      	cmp	r7, #88	@ 0x58
 8003ce4:	f000 80b9 	beq.w	8003e5a <_printf_i+0x19a>
 8003ce8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003cec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003cf0:	e03a      	b.n	8003d68 <_printf_i+0xa8>
 8003cf2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003cf6:	2b15      	cmp	r3, #21
 8003cf8:	d8f6      	bhi.n	8003ce8 <_printf_i+0x28>
 8003cfa:	a101      	add	r1, pc, #4	@ (adr r1, 8003d00 <_printf_i+0x40>)
 8003cfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d00:	08003d59 	.word	0x08003d59
 8003d04:	08003d6d 	.word	0x08003d6d
 8003d08:	08003ce9 	.word	0x08003ce9
 8003d0c:	08003ce9 	.word	0x08003ce9
 8003d10:	08003ce9 	.word	0x08003ce9
 8003d14:	08003ce9 	.word	0x08003ce9
 8003d18:	08003d6d 	.word	0x08003d6d
 8003d1c:	08003ce9 	.word	0x08003ce9
 8003d20:	08003ce9 	.word	0x08003ce9
 8003d24:	08003ce9 	.word	0x08003ce9
 8003d28:	08003ce9 	.word	0x08003ce9
 8003d2c:	08003e6d 	.word	0x08003e6d
 8003d30:	08003d97 	.word	0x08003d97
 8003d34:	08003e27 	.word	0x08003e27
 8003d38:	08003ce9 	.word	0x08003ce9
 8003d3c:	08003ce9 	.word	0x08003ce9
 8003d40:	08003e8f 	.word	0x08003e8f
 8003d44:	08003ce9 	.word	0x08003ce9
 8003d48:	08003d97 	.word	0x08003d97
 8003d4c:	08003ce9 	.word	0x08003ce9
 8003d50:	08003ce9 	.word	0x08003ce9
 8003d54:	08003e2f 	.word	0x08003e2f
 8003d58:	6833      	ldr	r3, [r6, #0]
 8003d5a:	1d1a      	adds	r2, r3, #4
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	6032      	str	r2, [r6, #0]
 8003d60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003d64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e09d      	b.n	8003ea8 <_printf_i+0x1e8>
 8003d6c:	6833      	ldr	r3, [r6, #0]
 8003d6e:	6820      	ldr	r0, [r4, #0]
 8003d70:	1d19      	adds	r1, r3, #4
 8003d72:	6031      	str	r1, [r6, #0]
 8003d74:	0606      	lsls	r6, r0, #24
 8003d76:	d501      	bpl.n	8003d7c <_printf_i+0xbc>
 8003d78:	681d      	ldr	r5, [r3, #0]
 8003d7a:	e003      	b.n	8003d84 <_printf_i+0xc4>
 8003d7c:	0645      	lsls	r5, r0, #25
 8003d7e:	d5fb      	bpl.n	8003d78 <_printf_i+0xb8>
 8003d80:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003d84:	2d00      	cmp	r5, #0
 8003d86:	da03      	bge.n	8003d90 <_printf_i+0xd0>
 8003d88:	232d      	movs	r3, #45	@ 0x2d
 8003d8a:	426d      	negs	r5, r5
 8003d8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d90:	4859      	ldr	r0, [pc, #356]	@ (8003ef8 <_printf_i+0x238>)
 8003d92:	230a      	movs	r3, #10
 8003d94:	e011      	b.n	8003dba <_printf_i+0xfa>
 8003d96:	6821      	ldr	r1, [r4, #0]
 8003d98:	6833      	ldr	r3, [r6, #0]
 8003d9a:	0608      	lsls	r0, r1, #24
 8003d9c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003da0:	d402      	bmi.n	8003da8 <_printf_i+0xe8>
 8003da2:	0649      	lsls	r1, r1, #25
 8003da4:	bf48      	it	mi
 8003da6:	b2ad      	uxthmi	r5, r5
 8003da8:	2f6f      	cmp	r7, #111	@ 0x6f
 8003daa:	4853      	ldr	r0, [pc, #332]	@ (8003ef8 <_printf_i+0x238>)
 8003dac:	6033      	str	r3, [r6, #0]
 8003dae:	bf14      	ite	ne
 8003db0:	230a      	movne	r3, #10
 8003db2:	2308      	moveq	r3, #8
 8003db4:	2100      	movs	r1, #0
 8003db6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003dba:	6866      	ldr	r6, [r4, #4]
 8003dbc:	60a6      	str	r6, [r4, #8]
 8003dbe:	2e00      	cmp	r6, #0
 8003dc0:	bfa2      	ittt	ge
 8003dc2:	6821      	ldrge	r1, [r4, #0]
 8003dc4:	f021 0104 	bicge.w	r1, r1, #4
 8003dc8:	6021      	strge	r1, [r4, #0]
 8003dca:	b90d      	cbnz	r5, 8003dd0 <_printf_i+0x110>
 8003dcc:	2e00      	cmp	r6, #0
 8003dce:	d04b      	beq.n	8003e68 <_printf_i+0x1a8>
 8003dd0:	4616      	mov	r6, r2
 8003dd2:	fbb5 f1f3 	udiv	r1, r5, r3
 8003dd6:	fb03 5711 	mls	r7, r3, r1, r5
 8003dda:	5dc7      	ldrb	r7, [r0, r7]
 8003ddc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003de0:	462f      	mov	r7, r5
 8003de2:	42bb      	cmp	r3, r7
 8003de4:	460d      	mov	r5, r1
 8003de6:	d9f4      	bls.n	8003dd2 <_printf_i+0x112>
 8003de8:	2b08      	cmp	r3, #8
 8003dea:	d10b      	bne.n	8003e04 <_printf_i+0x144>
 8003dec:	6823      	ldr	r3, [r4, #0]
 8003dee:	07df      	lsls	r7, r3, #31
 8003df0:	d508      	bpl.n	8003e04 <_printf_i+0x144>
 8003df2:	6923      	ldr	r3, [r4, #16]
 8003df4:	6861      	ldr	r1, [r4, #4]
 8003df6:	4299      	cmp	r1, r3
 8003df8:	bfde      	ittt	le
 8003dfa:	2330      	movle	r3, #48	@ 0x30
 8003dfc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003e00:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003e04:	1b92      	subs	r2, r2, r6
 8003e06:	6122      	str	r2, [r4, #16]
 8003e08:	f8cd a000 	str.w	sl, [sp]
 8003e0c:	464b      	mov	r3, r9
 8003e0e:	aa03      	add	r2, sp, #12
 8003e10:	4621      	mov	r1, r4
 8003e12:	4640      	mov	r0, r8
 8003e14:	f7ff fee6 	bl	8003be4 <_printf_common>
 8003e18:	3001      	adds	r0, #1
 8003e1a:	d14a      	bne.n	8003eb2 <_printf_i+0x1f2>
 8003e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e20:	b004      	add	sp, #16
 8003e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e26:	6823      	ldr	r3, [r4, #0]
 8003e28:	f043 0320 	orr.w	r3, r3, #32
 8003e2c:	6023      	str	r3, [r4, #0]
 8003e2e:	4833      	ldr	r0, [pc, #204]	@ (8003efc <_printf_i+0x23c>)
 8003e30:	2778      	movs	r7, #120	@ 0x78
 8003e32:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003e36:	6823      	ldr	r3, [r4, #0]
 8003e38:	6831      	ldr	r1, [r6, #0]
 8003e3a:	061f      	lsls	r7, r3, #24
 8003e3c:	f851 5b04 	ldr.w	r5, [r1], #4
 8003e40:	d402      	bmi.n	8003e48 <_printf_i+0x188>
 8003e42:	065f      	lsls	r7, r3, #25
 8003e44:	bf48      	it	mi
 8003e46:	b2ad      	uxthmi	r5, r5
 8003e48:	6031      	str	r1, [r6, #0]
 8003e4a:	07d9      	lsls	r1, r3, #31
 8003e4c:	bf44      	itt	mi
 8003e4e:	f043 0320 	orrmi.w	r3, r3, #32
 8003e52:	6023      	strmi	r3, [r4, #0]
 8003e54:	b11d      	cbz	r5, 8003e5e <_printf_i+0x19e>
 8003e56:	2310      	movs	r3, #16
 8003e58:	e7ac      	b.n	8003db4 <_printf_i+0xf4>
 8003e5a:	4827      	ldr	r0, [pc, #156]	@ (8003ef8 <_printf_i+0x238>)
 8003e5c:	e7e9      	b.n	8003e32 <_printf_i+0x172>
 8003e5e:	6823      	ldr	r3, [r4, #0]
 8003e60:	f023 0320 	bic.w	r3, r3, #32
 8003e64:	6023      	str	r3, [r4, #0]
 8003e66:	e7f6      	b.n	8003e56 <_printf_i+0x196>
 8003e68:	4616      	mov	r6, r2
 8003e6a:	e7bd      	b.n	8003de8 <_printf_i+0x128>
 8003e6c:	6833      	ldr	r3, [r6, #0]
 8003e6e:	6825      	ldr	r5, [r4, #0]
 8003e70:	6961      	ldr	r1, [r4, #20]
 8003e72:	1d18      	adds	r0, r3, #4
 8003e74:	6030      	str	r0, [r6, #0]
 8003e76:	062e      	lsls	r6, r5, #24
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	d501      	bpl.n	8003e80 <_printf_i+0x1c0>
 8003e7c:	6019      	str	r1, [r3, #0]
 8003e7e:	e002      	b.n	8003e86 <_printf_i+0x1c6>
 8003e80:	0668      	lsls	r0, r5, #25
 8003e82:	d5fb      	bpl.n	8003e7c <_printf_i+0x1bc>
 8003e84:	8019      	strh	r1, [r3, #0]
 8003e86:	2300      	movs	r3, #0
 8003e88:	6123      	str	r3, [r4, #16]
 8003e8a:	4616      	mov	r6, r2
 8003e8c:	e7bc      	b.n	8003e08 <_printf_i+0x148>
 8003e8e:	6833      	ldr	r3, [r6, #0]
 8003e90:	1d1a      	adds	r2, r3, #4
 8003e92:	6032      	str	r2, [r6, #0]
 8003e94:	681e      	ldr	r6, [r3, #0]
 8003e96:	6862      	ldr	r2, [r4, #4]
 8003e98:	2100      	movs	r1, #0
 8003e9a:	4630      	mov	r0, r6
 8003e9c:	f7fc f9b8 	bl	8000210 <memchr>
 8003ea0:	b108      	cbz	r0, 8003ea6 <_printf_i+0x1e6>
 8003ea2:	1b80      	subs	r0, r0, r6
 8003ea4:	6060      	str	r0, [r4, #4]
 8003ea6:	6863      	ldr	r3, [r4, #4]
 8003ea8:	6123      	str	r3, [r4, #16]
 8003eaa:	2300      	movs	r3, #0
 8003eac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003eb0:	e7aa      	b.n	8003e08 <_printf_i+0x148>
 8003eb2:	6923      	ldr	r3, [r4, #16]
 8003eb4:	4632      	mov	r2, r6
 8003eb6:	4649      	mov	r1, r9
 8003eb8:	4640      	mov	r0, r8
 8003eba:	47d0      	blx	sl
 8003ebc:	3001      	adds	r0, #1
 8003ebe:	d0ad      	beq.n	8003e1c <_printf_i+0x15c>
 8003ec0:	6823      	ldr	r3, [r4, #0]
 8003ec2:	079b      	lsls	r3, r3, #30
 8003ec4:	d413      	bmi.n	8003eee <_printf_i+0x22e>
 8003ec6:	68e0      	ldr	r0, [r4, #12]
 8003ec8:	9b03      	ldr	r3, [sp, #12]
 8003eca:	4298      	cmp	r0, r3
 8003ecc:	bfb8      	it	lt
 8003ece:	4618      	movlt	r0, r3
 8003ed0:	e7a6      	b.n	8003e20 <_printf_i+0x160>
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	4632      	mov	r2, r6
 8003ed6:	4649      	mov	r1, r9
 8003ed8:	4640      	mov	r0, r8
 8003eda:	47d0      	blx	sl
 8003edc:	3001      	adds	r0, #1
 8003ede:	d09d      	beq.n	8003e1c <_printf_i+0x15c>
 8003ee0:	3501      	adds	r5, #1
 8003ee2:	68e3      	ldr	r3, [r4, #12]
 8003ee4:	9903      	ldr	r1, [sp, #12]
 8003ee6:	1a5b      	subs	r3, r3, r1
 8003ee8:	42ab      	cmp	r3, r5
 8003eea:	dcf2      	bgt.n	8003ed2 <_printf_i+0x212>
 8003eec:	e7eb      	b.n	8003ec6 <_printf_i+0x206>
 8003eee:	2500      	movs	r5, #0
 8003ef0:	f104 0619 	add.w	r6, r4, #25
 8003ef4:	e7f5      	b.n	8003ee2 <_printf_i+0x222>
 8003ef6:	bf00      	nop
 8003ef8:	0800629e 	.word	0x0800629e
 8003efc:	080062af 	.word	0x080062af

08003f00 <std>:
 8003f00:	2300      	movs	r3, #0
 8003f02:	b510      	push	{r4, lr}
 8003f04:	4604      	mov	r4, r0
 8003f06:	e9c0 3300 	strd	r3, r3, [r0]
 8003f0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f0e:	6083      	str	r3, [r0, #8]
 8003f10:	8181      	strh	r1, [r0, #12]
 8003f12:	6643      	str	r3, [r0, #100]	@ 0x64
 8003f14:	81c2      	strh	r2, [r0, #14]
 8003f16:	6183      	str	r3, [r0, #24]
 8003f18:	4619      	mov	r1, r3
 8003f1a:	2208      	movs	r2, #8
 8003f1c:	305c      	adds	r0, #92	@ 0x5c
 8003f1e:	f000 f926 	bl	800416e <memset>
 8003f22:	4b0d      	ldr	r3, [pc, #52]	@ (8003f58 <std+0x58>)
 8003f24:	6263      	str	r3, [r4, #36]	@ 0x24
 8003f26:	4b0d      	ldr	r3, [pc, #52]	@ (8003f5c <std+0x5c>)
 8003f28:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f60 <std+0x60>)
 8003f2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f64 <std+0x64>)
 8003f30:	6323      	str	r3, [r4, #48]	@ 0x30
 8003f32:	4b0d      	ldr	r3, [pc, #52]	@ (8003f68 <std+0x68>)
 8003f34:	6224      	str	r4, [r4, #32]
 8003f36:	429c      	cmp	r4, r3
 8003f38:	d006      	beq.n	8003f48 <std+0x48>
 8003f3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003f3e:	4294      	cmp	r4, r2
 8003f40:	d002      	beq.n	8003f48 <std+0x48>
 8003f42:	33d0      	adds	r3, #208	@ 0xd0
 8003f44:	429c      	cmp	r4, r3
 8003f46:	d105      	bne.n	8003f54 <std+0x54>
 8003f48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f50:	f000 b99a 	b.w	8004288 <__retarget_lock_init_recursive>
 8003f54:	bd10      	pop	{r4, pc}
 8003f56:	bf00      	nop
 8003f58:	080040e9 	.word	0x080040e9
 8003f5c:	0800410b 	.word	0x0800410b
 8003f60:	08004143 	.word	0x08004143
 8003f64:	08004167 	.word	0x08004167
 8003f68:	200002dc 	.word	0x200002dc

08003f6c <stdio_exit_handler>:
 8003f6c:	4a02      	ldr	r2, [pc, #8]	@ (8003f78 <stdio_exit_handler+0xc>)
 8003f6e:	4903      	ldr	r1, [pc, #12]	@ (8003f7c <stdio_exit_handler+0x10>)
 8003f70:	4803      	ldr	r0, [pc, #12]	@ (8003f80 <stdio_exit_handler+0x14>)
 8003f72:	f000 b869 	b.w	8004048 <_fwalk_sglue>
 8003f76:	bf00      	nop
 8003f78:	2000000c 	.word	0x2000000c
 8003f7c:	08005cfd 	.word	0x08005cfd
 8003f80:	2000001c 	.word	0x2000001c

08003f84 <cleanup_stdio>:
 8003f84:	6841      	ldr	r1, [r0, #4]
 8003f86:	4b0c      	ldr	r3, [pc, #48]	@ (8003fb8 <cleanup_stdio+0x34>)
 8003f88:	4299      	cmp	r1, r3
 8003f8a:	b510      	push	{r4, lr}
 8003f8c:	4604      	mov	r4, r0
 8003f8e:	d001      	beq.n	8003f94 <cleanup_stdio+0x10>
 8003f90:	f001 feb4 	bl	8005cfc <_fflush_r>
 8003f94:	68a1      	ldr	r1, [r4, #8]
 8003f96:	4b09      	ldr	r3, [pc, #36]	@ (8003fbc <cleanup_stdio+0x38>)
 8003f98:	4299      	cmp	r1, r3
 8003f9a:	d002      	beq.n	8003fa2 <cleanup_stdio+0x1e>
 8003f9c:	4620      	mov	r0, r4
 8003f9e:	f001 fead 	bl	8005cfc <_fflush_r>
 8003fa2:	68e1      	ldr	r1, [r4, #12]
 8003fa4:	4b06      	ldr	r3, [pc, #24]	@ (8003fc0 <cleanup_stdio+0x3c>)
 8003fa6:	4299      	cmp	r1, r3
 8003fa8:	d004      	beq.n	8003fb4 <cleanup_stdio+0x30>
 8003faa:	4620      	mov	r0, r4
 8003fac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fb0:	f001 bea4 	b.w	8005cfc <_fflush_r>
 8003fb4:	bd10      	pop	{r4, pc}
 8003fb6:	bf00      	nop
 8003fb8:	200002dc 	.word	0x200002dc
 8003fbc:	20000344 	.word	0x20000344
 8003fc0:	200003ac 	.word	0x200003ac

08003fc4 <global_stdio_init.part.0>:
 8003fc4:	b510      	push	{r4, lr}
 8003fc6:	4b0b      	ldr	r3, [pc, #44]	@ (8003ff4 <global_stdio_init.part.0+0x30>)
 8003fc8:	4c0b      	ldr	r4, [pc, #44]	@ (8003ff8 <global_stdio_init.part.0+0x34>)
 8003fca:	4a0c      	ldr	r2, [pc, #48]	@ (8003ffc <global_stdio_init.part.0+0x38>)
 8003fcc:	601a      	str	r2, [r3, #0]
 8003fce:	4620      	mov	r0, r4
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	2104      	movs	r1, #4
 8003fd4:	f7ff ff94 	bl	8003f00 <std>
 8003fd8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003fdc:	2201      	movs	r2, #1
 8003fde:	2109      	movs	r1, #9
 8003fe0:	f7ff ff8e 	bl	8003f00 <std>
 8003fe4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003fe8:	2202      	movs	r2, #2
 8003fea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fee:	2112      	movs	r1, #18
 8003ff0:	f7ff bf86 	b.w	8003f00 <std>
 8003ff4:	20000414 	.word	0x20000414
 8003ff8:	200002dc 	.word	0x200002dc
 8003ffc:	08003f6d 	.word	0x08003f6d

08004000 <__sfp_lock_acquire>:
 8004000:	4801      	ldr	r0, [pc, #4]	@ (8004008 <__sfp_lock_acquire+0x8>)
 8004002:	f000 b942 	b.w	800428a <__retarget_lock_acquire_recursive>
 8004006:	bf00      	nop
 8004008:	2000041d 	.word	0x2000041d

0800400c <__sfp_lock_release>:
 800400c:	4801      	ldr	r0, [pc, #4]	@ (8004014 <__sfp_lock_release+0x8>)
 800400e:	f000 b93d 	b.w	800428c <__retarget_lock_release_recursive>
 8004012:	bf00      	nop
 8004014:	2000041d 	.word	0x2000041d

08004018 <__sinit>:
 8004018:	b510      	push	{r4, lr}
 800401a:	4604      	mov	r4, r0
 800401c:	f7ff fff0 	bl	8004000 <__sfp_lock_acquire>
 8004020:	6a23      	ldr	r3, [r4, #32]
 8004022:	b11b      	cbz	r3, 800402c <__sinit+0x14>
 8004024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004028:	f7ff bff0 	b.w	800400c <__sfp_lock_release>
 800402c:	4b04      	ldr	r3, [pc, #16]	@ (8004040 <__sinit+0x28>)
 800402e:	6223      	str	r3, [r4, #32]
 8004030:	4b04      	ldr	r3, [pc, #16]	@ (8004044 <__sinit+0x2c>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d1f5      	bne.n	8004024 <__sinit+0xc>
 8004038:	f7ff ffc4 	bl	8003fc4 <global_stdio_init.part.0>
 800403c:	e7f2      	b.n	8004024 <__sinit+0xc>
 800403e:	bf00      	nop
 8004040:	08003f85 	.word	0x08003f85
 8004044:	20000414 	.word	0x20000414

08004048 <_fwalk_sglue>:
 8004048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800404c:	4607      	mov	r7, r0
 800404e:	4688      	mov	r8, r1
 8004050:	4614      	mov	r4, r2
 8004052:	2600      	movs	r6, #0
 8004054:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004058:	f1b9 0901 	subs.w	r9, r9, #1
 800405c:	d505      	bpl.n	800406a <_fwalk_sglue+0x22>
 800405e:	6824      	ldr	r4, [r4, #0]
 8004060:	2c00      	cmp	r4, #0
 8004062:	d1f7      	bne.n	8004054 <_fwalk_sglue+0xc>
 8004064:	4630      	mov	r0, r6
 8004066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800406a:	89ab      	ldrh	r3, [r5, #12]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d907      	bls.n	8004080 <_fwalk_sglue+0x38>
 8004070:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004074:	3301      	adds	r3, #1
 8004076:	d003      	beq.n	8004080 <_fwalk_sglue+0x38>
 8004078:	4629      	mov	r1, r5
 800407a:	4638      	mov	r0, r7
 800407c:	47c0      	blx	r8
 800407e:	4306      	orrs	r6, r0
 8004080:	3568      	adds	r5, #104	@ 0x68
 8004082:	e7e9      	b.n	8004058 <_fwalk_sglue+0x10>

08004084 <iprintf>:
 8004084:	b40f      	push	{r0, r1, r2, r3}
 8004086:	b507      	push	{r0, r1, r2, lr}
 8004088:	4906      	ldr	r1, [pc, #24]	@ (80040a4 <iprintf+0x20>)
 800408a:	ab04      	add	r3, sp, #16
 800408c:	6808      	ldr	r0, [r1, #0]
 800408e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004092:	6881      	ldr	r1, [r0, #8]
 8004094:	9301      	str	r3, [sp, #4]
 8004096:	f001 fc95 	bl	80059c4 <_vfiprintf_r>
 800409a:	b003      	add	sp, #12
 800409c:	f85d eb04 	ldr.w	lr, [sp], #4
 80040a0:	b004      	add	sp, #16
 80040a2:	4770      	bx	lr
 80040a4:	20000018 	.word	0x20000018

080040a8 <siprintf>:
 80040a8:	b40e      	push	{r1, r2, r3}
 80040aa:	b500      	push	{lr}
 80040ac:	b09c      	sub	sp, #112	@ 0x70
 80040ae:	ab1d      	add	r3, sp, #116	@ 0x74
 80040b0:	9002      	str	r0, [sp, #8]
 80040b2:	9006      	str	r0, [sp, #24]
 80040b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80040b8:	4809      	ldr	r0, [pc, #36]	@ (80040e0 <siprintf+0x38>)
 80040ba:	9107      	str	r1, [sp, #28]
 80040bc:	9104      	str	r1, [sp, #16]
 80040be:	4909      	ldr	r1, [pc, #36]	@ (80040e4 <siprintf+0x3c>)
 80040c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80040c4:	9105      	str	r1, [sp, #20]
 80040c6:	6800      	ldr	r0, [r0, #0]
 80040c8:	9301      	str	r3, [sp, #4]
 80040ca:	a902      	add	r1, sp, #8
 80040cc:	f001 fb54 	bl	8005778 <_svfiprintf_r>
 80040d0:	9b02      	ldr	r3, [sp, #8]
 80040d2:	2200      	movs	r2, #0
 80040d4:	701a      	strb	r2, [r3, #0]
 80040d6:	b01c      	add	sp, #112	@ 0x70
 80040d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80040dc:	b003      	add	sp, #12
 80040de:	4770      	bx	lr
 80040e0:	20000018 	.word	0x20000018
 80040e4:	ffff0208 	.word	0xffff0208

080040e8 <__sread>:
 80040e8:	b510      	push	{r4, lr}
 80040ea:	460c      	mov	r4, r1
 80040ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040f0:	f000 f86c 	bl	80041cc <_read_r>
 80040f4:	2800      	cmp	r0, #0
 80040f6:	bfab      	itete	ge
 80040f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80040fa:	89a3      	ldrhlt	r3, [r4, #12]
 80040fc:	181b      	addge	r3, r3, r0
 80040fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004102:	bfac      	ite	ge
 8004104:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004106:	81a3      	strhlt	r3, [r4, #12]
 8004108:	bd10      	pop	{r4, pc}

0800410a <__swrite>:
 800410a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800410e:	461f      	mov	r7, r3
 8004110:	898b      	ldrh	r3, [r1, #12]
 8004112:	05db      	lsls	r3, r3, #23
 8004114:	4605      	mov	r5, r0
 8004116:	460c      	mov	r4, r1
 8004118:	4616      	mov	r6, r2
 800411a:	d505      	bpl.n	8004128 <__swrite+0x1e>
 800411c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004120:	2302      	movs	r3, #2
 8004122:	2200      	movs	r2, #0
 8004124:	f000 f840 	bl	80041a8 <_lseek_r>
 8004128:	89a3      	ldrh	r3, [r4, #12]
 800412a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800412e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004132:	81a3      	strh	r3, [r4, #12]
 8004134:	4632      	mov	r2, r6
 8004136:	463b      	mov	r3, r7
 8004138:	4628      	mov	r0, r5
 800413a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800413e:	f000 b867 	b.w	8004210 <_write_r>

08004142 <__sseek>:
 8004142:	b510      	push	{r4, lr}
 8004144:	460c      	mov	r4, r1
 8004146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800414a:	f000 f82d 	bl	80041a8 <_lseek_r>
 800414e:	1c43      	adds	r3, r0, #1
 8004150:	89a3      	ldrh	r3, [r4, #12]
 8004152:	bf15      	itete	ne
 8004154:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004156:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800415a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800415e:	81a3      	strheq	r3, [r4, #12]
 8004160:	bf18      	it	ne
 8004162:	81a3      	strhne	r3, [r4, #12]
 8004164:	bd10      	pop	{r4, pc}

08004166 <__sclose>:
 8004166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800416a:	f000 b80d 	b.w	8004188 <_close_r>

0800416e <memset>:
 800416e:	4402      	add	r2, r0
 8004170:	4603      	mov	r3, r0
 8004172:	4293      	cmp	r3, r2
 8004174:	d100      	bne.n	8004178 <memset+0xa>
 8004176:	4770      	bx	lr
 8004178:	f803 1b01 	strb.w	r1, [r3], #1
 800417c:	e7f9      	b.n	8004172 <memset+0x4>
	...

08004180 <_localeconv_r>:
 8004180:	4800      	ldr	r0, [pc, #0]	@ (8004184 <_localeconv_r+0x4>)
 8004182:	4770      	bx	lr
 8004184:	20000158 	.word	0x20000158

08004188 <_close_r>:
 8004188:	b538      	push	{r3, r4, r5, lr}
 800418a:	4d06      	ldr	r5, [pc, #24]	@ (80041a4 <_close_r+0x1c>)
 800418c:	2300      	movs	r3, #0
 800418e:	4604      	mov	r4, r0
 8004190:	4608      	mov	r0, r1
 8004192:	602b      	str	r3, [r5, #0]
 8004194:	f7fd fbb9 	bl	800190a <_close>
 8004198:	1c43      	adds	r3, r0, #1
 800419a:	d102      	bne.n	80041a2 <_close_r+0x1a>
 800419c:	682b      	ldr	r3, [r5, #0]
 800419e:	b103      	cbz	r3, 80041a2 <_close_r+0x1a>
 80041a0:	6023      	str	r3, [r4, #0]
 80041a2:	bd38      	pop	{r3, r4, r5, pc}
 80041a4:	20000418 	.word	0x20000418

080041a8 <_lseek_r>:
 80041a8:	b538      	push	{r3, r4, r5, lr}
 80041aa:	4d07      	ldr	r5, [pc, #28]	@ (80041c8 <_lseek_r+0x20>)
 80041ac:	4604      	mov	r4, r0
 80041ae:	4608      	mov	r0, r1
 80041b0:	4611      	mov	r1, r2
 80041b2:	2200      	movs	r2, #0
 80041b4:	602a      	str	r2, [r5, #0]
 80041b6:	461a      	mov	r2, r3
 80041b8:	f7fd fbce 	bl	8001958 <_lseek>
 80041bc:	1c43      	adds	r3, r0, #1
 80041be:	d102      	bne.n	80041c6 <_lseek_r+0x1e>
 80041c0:	682b      	ldr	r3, [r5, #0]
 80041c2:	b103      	cbz	r3, 80041c6 <_lseek_r+0x1e>
 80041c4:	6023      	str	r3, [r4, #0]
 80041c6:	bd38      	pop	{r3, r4, r5, pc}
 80041c8:	20000418 	.word	0x20000418

080041cc <_read_r>:
 80041cc:	b538      	push	{r3, r4, r5, lr}
 80041ce:	4d07      	ldr	r5, [pc, #28]	@ (80041ec <_read_r+0x20>)
 80041d0:	4604      	mov	r4, r0
 80041d2:	4608      	mov	r0, r1
 80041d4:	4611      	mov	r1, r2
 80041d6:	2200      	movs	r2, #0
 80041d8:	602a      	str	r2, [r5, #0]
 80041da:	461a      	mov	r2, r3
 80041dc:	f7fd fb5c 	bl	8001898 <_read>
 80041e0:	1c43      	adds	r3, r0, #1
 80041e2:	d102      	bne.n	80041ea <_read_r+0x1e>
 80041e4:	682b      	ldr	r3, [r5, #0]
 80041e6:	b103      	cbz	r3, 80041ea <_read_r+0x1e>
 80041e8:	6023      	str	r3, [r4, #0]
 80041ea:	bd38      	pop	{r3, r4, r5, pc}
 80041ec:	20000418 	.word	0x20000418

080041f0 <_sbrk_r>:
 80041f0:	b538      	push	{r3, r4, r5, lr}
 80041f2:	4d06      	ldr	r5, [pc, #24]	@ (800420c <_sbrk_r+0x1c>)
 80041f4:	2300      	movs	r3, #0
 80041f6:	4604      	mov	r4, r0
 80041f8:	4608      	mov	r0, r1
 80041fa:	602b      	str	r3, [r5, #0]
 80041fc:	f7fd fbba 	bl	8001974 <_sbrk>
 8004200:	1c43      	adds	r3, r0, #1
 8004202:	d102      	bne.n	800420a <_sbrk_r+0x1a>
 8004204:	682b      	ldr	r3, [r5, #0]
 8004206:	b103      	cbz	r3, 800420a <_sbrk_r+0x1a>
 8004208:	6023      	str	r3, [r4, #0]
 800420a:	bd38      	pop	{r3, r4, r5, pc}
 800420c:	20000418 	.word	0x20000418

08004210 <_write_r>:
 8004210:	b538      	push	{r3, r4, r5, lr}
 8004212:	4d07      	ldr	r5, [pc, #28]	@ (8004230 <_write_r+0x20>)
 8004214:	4604      	mov	r4, r0
 8004216:	4608      	mov	r0, r1
 8004218:	4611      	mov	r1, r2
 800421a:	2200      	movs	r2, #0
 800421c:	602a      	str	r2, [r5, #0]
 800421e:	461a      	mov	r2, r3
 8004220:	f7fd fb57 	bl	80018d2 <_write>
 8004224:	1c43      	adds	r3, r0, #1
 8004226:	d102      	bne.n	800422e <_write_r+0x1e>
 8004228:	682b      	ldr	r3, [r5, #0]
 800422a:	b103      	cbz	r3, 800422e <_write_r+0x1e>
 800422c:	6023      	str	r3, [r4, #0]
 800422e:	bd38      	pop	{r3, r4, r5, pc}
 8004230:	20000418 	.word	0x20000418

08004234 <__errno>:
 8004234:	4b01      	ldr	r3, [pc, #4]	@ (800423c <__errno+0x8>)
 8004236:	6818      	ldr	r0, [r3, #0]
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	20000018 	.word	0x20000018

08004240 <__libc_init_array>:
 8004240:	b570      	push	{r4, r5, r6, lr}
 8004242:	4d0d      	ldr	r5, [pc, #52]	@ (8004278 <__libc_init_array+0x38>)
 8004244:	4c0d      	ldr	r4, [pc, #52]	@ (800427c <__libc_init_array+0x3c>)
 8004246:	1b64      	subs	r4, r4, r5
 8004248:	10a4      	asrs	r4, r4, #2
 800424a:	2600      	movs	r6, #0
 800424c:	42a6      	cmp	r6, r4
 800424e:	d109      	bne.n	8004264 <__libc_init_array+0x24>
 8004250:	4d0b      	ldr	r5, [pc, #44]	@ (8004280 <__libc_init_array+0x40>)
 8004252:	4c0c      	ldr	r4, [pc, #48]	@ (8004284 <__libc_init_array+0x44>)
 8004254:	f001 ffa0 	bl	8006198 <_init>
 8004258:	1b64      	subs	r4, r4, r5
 800425a:	10a4      	asrs	r4, r4, #2
 800425c:	2600      	movs	r6, #0
 800425e:	42a6      	cmp	r6, r4
 8004260:	d105      	bne.n	800426e <__libc_init_array+0x2e>
 8004262:	bd70      	pop	{r4, r5, r6, pc}
 8004264:	f855 3b04 	ldr.w	r3, [r5], #4
 8004268:	4798      	blx	r3
 800426a:	3601      	adds	r6, #1
 800426c:	e7ee      	b.n	800424c <__libc_init_array+0xc>
 800426e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004272:	4798      	blx	r3
 8004274:	3601      	adds	r6, #1
 8004276:	e7f2      	b.n	800425e <__libc_init_array+0x1e>
 8004278:	08006608 	.word	0x08006608
 800427c:	08006608 	.word	0x08006608
 8004280:	08006608 	.word	0x08006608
 8004284:	0800660c 	.word	0x0800660c

08004288 <__retarget_lock_init_recursive>:
 8004288:	4770      	bx	lr

0800428a <__retarget_lock_acquire_recursive>:
 800428a:	4770      	bx	lr

0800428c <__retarget_lock_release_recursive>:
 800428c:	4770      	bx	lr

0800428e <quorem>:
 800428e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004292:	6903      	ldr	r3, [r0, #16]
 8004294:	690c      	ldr	r4, [r1, #16]
 8004296:	42a3      	cmp	r3, r4
 8004298:	4607      	mov	r7, r0
 800429a:	db7e      	blt.n	800439a <quorem+0x10c>
 800429c:	3c01      	subs	r4, #1
 800429e:	f101 0814 	add.w	r8, r1, #20
 80042a2:	00a3      	lsls	r3, r4, #2
 80042a4:	f100 0514 	add.w	r5, r0, #20
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80042ae:	9301      	str	r3, [sp, #4]
 80042b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80042b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80042b8:	3301      	adds	r3, #1
 80042ba:	429a      	cmp	r2, r3
 80042bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80042c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80042c4:	d32e      	bcc.n	8004324 <quorem+0x96>
 80042c6:	f04f 0a00 	mov.w	sl, #0
 80042ca:	46c4      	mov	ip, r8
 80042cc:	46ae      	mov	lr, r5
 80042ce:	46d3      	mov	fp, sl
 80042d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80042d4:	b298      	uxth	r0, r3
 80042d6:	fb06 a000 	mla	r0, r6, r0, sl
 80042da:	0c02      	lsrs	r2, r0, #16
 80042dc:	0c1b      	lsrs	r3, r3, #16
 80042de:	fb06 2303 	mla	r3, r6, r3, r2
 80042e2:	f8de 2000 	ldr.w	r2, [lr]
 80042e6:	b280      	uxth	r0, r0
 80042e8:	b292      	uxth	r2, r2
 80042ea:	1a12      	subs	r2, r2, r0
 80042ec:	445a      	add	r2, fp
 80042ee:	f8de 0000 	ldr.w	r0, [lr]
 80042f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80042f6:	b29b      	uxth	r3, r3
 80042f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80042fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004300:	b292      	uxth	r2, r2
 8004302:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004306:	45e1      	cmp	r9, ip
 8004308:	f84e 2b04 	str.w	r2, [lr], #4
 800430c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004310:	d2de      	bcs.n	80042d0 <quorem+0x42>
 8004312:	9b00      	ldr	r3, [sp, #0]
 8004314:	58eb      	ldr	r3, [r5, r3]
 8004316:	b92b      	cbnz	r3, 8004324 <quorem+0x96>
 8004318:	9b01      	ldr	r3, [sp, #4]
 800431a:	3b04      	subs	r3, #4
 800431c:	429d      	cmp	r5, r3
 800431e:	461a      	mov	r2, r3
 8004320:	d32f      	bcc.n	8004382 <quorem+0xf4>
 8004322:	613c      	str	r4, [r7, #16]
 8004324:	4638      	mov	r0, r7
 8004326:	f001 f8c3 	bl	80054b0 <__mcmp>
 800432a:	2800      	cmp	r0, #0
 800432c:	db25      	blt.n	800437a <quorem+0xec>
 800432e:	4629      	mov	r1, r5
 8004330:	2000      	movs	r0, #0
 8004332:	f858 2b04 	ldr.w	r2, [r8], #4
 8004336:	f8d1 c000 	ldr.w	ip, [r1]
 800433a:	fa1f fe82 	uxth.w	lr, r2
 800433e:	fa1f f38c 	uxth.w	r3, ip
 8004342:	eba3 030e 	sub.w	r3, r3, lr
 8004346:	4403      	add	r3, r0
 8004348:	0c12      	lsrs	r2, r2, #16
 800434a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800434e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004352:	b29b      	uxth	r3, r3
 8004354:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004358:	45c1      	cmp	r9, r8
 800435a:	f841 3b04 	str.w	r3, [r1], #4
 800435e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004362:	d2e6      	bcs.n	8004332 <quorem+0xa4>
 8004364:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004368:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800436c:	b922      	cbnz	r2, 8004378 <quorem+0xea>
 800436e:	3b04      	subs	r3, #4
 8004370:	429d      	cmp	r5, r3
 8004372:	461a      	mov	r2, r3
 8004374:	d30b      	bcc.n	800438e <quorem+0x100>
 8004376:	613c      	str	r4, [r7, #16]
 8004378:	3601      	adds	r6, #1
 800437a:	4630      	mov	r0, r6
 800437c:	b003      	add	sp, #12
 800437e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004382:	6812      	ldr	r2, [r2, #0]
 8004384:	3b04      	subs	r3, #4
 8004386:	2a00      	cmp	r2, #0
 8004388:	d1cb      	bne.n	8004322 <quorem+0x94>
 800438a:	3c01      	subs	r4, #1
 800438c:	e7c6      	b.n	800431c <quorem+0x8e>
 800438e:	6812      	ldr	r2, [r2, #0]
 8004390:	3b04      	subs	r3, #4
 8004392:	2a00      	cmp	r2, #0
 8004394:	d1ef      	bne.n	8004376 <quorem+0xe8>
 8004396:	3c01      	subs	r4, #1
 8004398:	e7ea      	b.n	8004370 <quorem+0xe2>
 800439a:	2000      	movs	r0, #0
 800439c:	e7ee      	b.n	800437c <quorem+0xee>
	...

080043a0 <_dtoa_r>:
 80043a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043a4:	69c7      	ldr	r7, [r0, #28]
 80043a6:	b099      	sub	sp, #100	@ 0x64
 80043a8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80043ac:	ec55 4b10 	vmov	r4, r5, d0
 80043b0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80043b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80043b4:	4683      	mov	fp, r0
 80043b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80043b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80043ba:	b97f      	cbnz	r7, 80043dc <_dtoa_r+0x3c>
 80043bc:	2010      	movs	r0, #16
 80043be:	f7ff f891 	bl	80034e4 <malloc>
 80043c2:	4602      	mov	r2, r0
 80043c4:	f8cb 001c 	str.w	r0, [fp, #28]
 80043c8:	b920      	cbnz	r0, 80043d4 <_dtoa_r+0x34>
 80043ca:	4ba7      	ldr	r3, [pc, #668]	@ (8004668 <_dtoa_r+0x2c8>)
 80043cc:	21ef      	movs	r1, #239	@ 0xef
 80043ce:	48a7      	ldr	r0, [pc, #668]	@ (800466c <_dtoa_r+0x2cc>)
 80043d0:	f001 fd78 	bl	8005ec4 <__assert_func>
 80043d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80043d8:	6007      	str	r7, [r0, #0]
 80043da:	60c7      	str	r7, [r0, #12]
 80043dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80043e0:	6819      	ldr	r1, [r3, #0]
 80043e2:	b159      	cbz	r1, 80043fc <_dtoa_r+0x5c>
 80043e4:	685a      	ldr	r2, [r3, #4]
 80043e6:	604a      	str	r2, [r1, #4]
 80043e8:	2301      	movs	r3, #1
 80043ea:	4093      	lsls	r3, r2
 80043ec:	608b      	str	r3, [r1, #8]
 80043ee:	4658      	mov	r0, fp
 80043f0:	f000 fe24 	bl	800503c <_Bfree>
 80043f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80043f8:	2200      	movs	r2, #0
 80043fa:	601a      	str	r2, [r3, #0]
 80043fc:	1e2b      	subs	r3, r5, #0
 80043fe:	bfb9      	ittee	lt
 8004400:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004404:	9303      	strlt	r3, [sp, #12]
 8004406:	2300      	movge	r3, #0
 8004408:	6033      	strge	r3, [r6, #0]
 800440a:	9f03      	ldr	r7, [sp, #12]
 800440c:	4b98      	ldr	r3, [pc, #608]	@ (8004670 <_dtoa_r+0x2d0>)
 800440e:	bfbc      	itt	lt
 8004410:	2201      	movlt	r2, #1
 8004412:	6032      	strlt	r2, [r6, #0]
 8004414:	43bb      	bics	r3, r7
 8004416:	d112      	bne.n	800443e <_dtoa_r+0x9e>
 8004418:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800441a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800441e:	6013      	str	r3, [r2, #0]
 8004420:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004424:	4323      	orrs	r3, r4
 8004426:	f000 854d 	beq.w	8004ec4 <_dtoa_r+0xb24>
 800442a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800442c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004684 <_dtoa_r+0x2e4>
 8004430:	2b00      	cmp	r3, #0
 8004432:	f000 854f 	beq.w	8004ed4 <_dtoa_r+0xb34>
 8004436:	f10a 0303 	add.w	r3, sl, #3
 800443a:	f000 bd49 	b.w	8004ed0 <_dtoa_r+0xb30>
 800443e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004442:	2200      	movs	r2, #0
 8004444:	ec51 0b17 	vmov	r0, r1, d7
 8004448:	2300      	movs	r3, #0
 800444a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800444e:	f7fc fb5b 	bl	8000b08 <__aeabi_dcmpeq>
 8004452:	4680      	mov	r8, r0
 8004454:	b158      	cbz	r0, 800446e <_dtoa_r+0xce>
 8004456:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004458:	2301      	movs	r3, #1
 800445a:	6013      	str	r3, [r2, #0]
 800445c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800445e:	b113      	cbz	r3, 8004466 <_dtoa_r+0xc6>
 8004460:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004462:	4b84      	ldr	r3, [pc, #528]	@ (8004674 <_dtoa_r+0x2d4>)
 8004464:	6013      	str	r3, [r2, #0]
 8004466:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8004688 <_dtoa_r+0x2e8>
 800446a:	f000 bd33 	b.w	8004ed4 <_dtoa_r+0xb34>
 800446e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8004472:	aa16      	add	r2, sp, #88	@ 0x58
 8004474:	a917      	add	r1, sp, #92	@ 0x5c
 8004476:	4658      	mov	r0, fp
 8004478:	f001 f8ca 	bl	8005610 <__d2b>
 800447c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004480:	4681      	mov	r9, r0
 8004482:	2e00      	cmp	r6, #0
 8004484:	d077      	beq.n	8004576 <_dtoa_r+0x1d6>
 8004486:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004488:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800448c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004490:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004494:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004498:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800449c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80044a0:	4619      	mov	r1, r3
 80044a2:	2200      	movs	r2, #0
 80044a4:	4b74      	ldr	r3, [pc, #464]	@ (8004678 <_dtoa_r+0x2d8>)
 80044a6:	f7fb ff0f 	bl	80002c8 <__aeabi_dsub>
 80044aa:	a369      	add	r3, pc, #420	@ (adr r3, 8004650 <_dtoa_r+0x2b0>)
 80044ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b0:	f7fc f8c2 	bl	8000638 <__aeabi_dmul>
 80044b4:	a368      	add	r3, pc, #416	@ (adr r3, 8004658 <_dtoa_r+0x2b8>)
 80044b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ba:	f7fb ff07 	bl	80002cc <__adddf3>
 80044be:	4604      	mov	r4, r0
 80044c0:	4630      	mov	r0, r6
 80044c2:	460d      	mov	r5, r1
 80044c4:	f7fc f84e 	bl	8000564 <__aeabi_i2d>
 80044c8:	a365      	add	r3, pc, #404	@ (adr r3, 8004660 <_dtoa_r+0x2c0>)
 80044ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ce:	f7fc f8b3 	bl	8000638 <__aeabi_dmul>
 80044d2:	4602      	mov	r2, r0
 80044d4:	460b      	mov	r3, r1
 80044d6:	4620      	mov	r0, r4
 80044d8:	4629      	mov	r1, r5
 80044da:	f7fb fef7 	bl	80002cc <__adddf3>
 80044de:	4604      	mov	r4, r0
 80044e0:	460d      	mov	r5, r1
 80044e2:	f7fc fb59 	bl	8000b98 <__aeabi_d2iz>
 80044e6:	2200      	movs	r2, #0
 80044e8:	4607      	mov	r7, r0
 80044ea:	2300      	movs	r3, #0
 80044ec:	4620      	mov	r0, r4
 80044ee:	4629      	mov	r1, r5
 80044f0:	f7fc fb14 	bl	8000b1c <__aeabi_dcmplt>
 80044f4:	b140      	cbz	r0, 8004508 <_dtoa_r+0x168>
 80044f6:	4638      	mov	r0, r7
 80044f8:	f7fc f834 	bl	8000564 <__aeabi_i2d>
 80044fc:	4622      	mov	r2, r4
 80044fe:	462b      	mov	r3, r5
 8004500:	f7fc fb02 	bl	8000b08 <__aeabi_dcmpeq>
 8004504:	b900      	cbnz	r0, 8004508 <_dtoa_r+0x168>
 8004506:	3f01      	subs	r7, #1
 8004508:	2f16      	cmp	r7, #22
 800450a:	d851      	bhi.n	80045b0 <_dtoa_r+0x210>
 800450c:	4b5b      	ldr	r3, [pc, #364]	@ (800467c <_dtoa_r+0x2dc>)
 800450e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004516:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800451a:	f7fc faff 	bl	8000b1c <__aeabi_dcmplt>
 800451e:	2800      	cmp	r0, #0
 8004520:	d048      	beq.n	80045b4 <_dtoa_r+0x214>
 8004522:	3f01      	subs	r7, #1
 8004524:	2300      	movs	r3, #0
 8004526:	9312      	str	r3, [sp, #72]	@ 0x48
 8004528:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800452a:	1b9b      	subs	r3, r3, r6
 800452c:	1e5a      	subs	r2, r3, #1
 800452e:	bf44      	itt	mi
 8004530:	f1c3 0801 	rsbmi	r8, r3, #1
 8004534:	2300      	movmi	r3, #0
 8004536:	9208      	str	r2, [sp, #32]
 8004538:	bf54      	ite	pl
 800453a:	f04f 0800 	movpl.w	r8, #0
 800453e:	9308      	strmi	r3, [sp, #32]
 8004540:	2f00      	cmp	r7, #0
 8004542:	db39      	blt.n	80045b8 <_dtoa_r+0x218>
 8004544:	9b08      	ldr	r3, [sp, #32]
 8004546:	970f      	str	r7, [sp, #60]	@ 0x3c
 8004548:	443b      	add	r3, r7
 800454a:	9308      	str	r3, [sp, #32]
 800454c:	2300      	movs	r3, #0
 800454e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004552:	2b09      	cmp	r3, #9
 8004554:	d864      	bhi.n	8004620 <_dtoa_r+0x280>
 8004556:	2b05      	cmp	r3, #5
 8004558:	bfc4      	itt	gt
 800455a:	3b04      	subgt	r3, #4
 800455c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800455e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004560:	f1a3 0302 	sub.w	r3, r3, #2
 8004564:	bfcc      	ite	gt
 8004566:	2400      	movgt	r4, #0
 8004568:	2401      	movle	r4, #1
 800456a:	2b03      	cmp	r3, #3
 800456c:	d863      	bhi.n	8004636 <_dtoa_r+0x296>
 800456e:	e8df f003 	tbb	[pc, r3]
 8004572:	372a      	.short	0x372a
 8004574:	5535      	.short	0x5535
 8004576:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800457a:	441e      	add	r6, r3
 800457c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004580:	2b20      	cmp	r3, #32
 8004582:	bfc1      	itttt	gt
 8004584:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004588:	409f      	lslgt	r7, r3
 800458a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800458e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004592:	bfd6      	itet	le
 8004594:	f1c3 0320 	rsble	r3, r3, #32
 8004598:	ea47 0003 	orrgt.w	r0, r7, r3
 800459c:	fa04 f003 	lslle.w	r0, r4, r3
 80045a0:	f7fb ffd0 	bl	8000544 <__aeabi_ui2d>
 80045a4:	2201      	movs	r2, #1
 80045a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80045aa:	3e01      	subs	r6, #1
 80045ac:	9214      	str	r2, [sp, #80]	@ 0x50
 80045ae:	e777      	b.n	80044a0 <_dtoa_r+0x100>
 80045b0:	2301      	movs	r3, #1
 80045b2:	e7b8      	b.n	8004526 <_dtoa_r+0x186>
 80045b4:	9012      	str	r0, [sp, #72]	@ 0x48
 80045b6:	e7b7      	b.n	8004528 <_dtoa_r+0x188>
 80045b8:	427b      	negs	r3, r7
 80045ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80045bc:	2300      	movs	r3, #0
 80045be:	eba8 0807 	sub.w	r8, r8, r7
 80045c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80045c4:	e7c4      	b.n	8004550 <_dtoa_r+0x1b0>
 80045c6:	2300      	movs	r3, #0
 80045c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80045ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	dc35      	bgt.n	800463c <_dtoa_r+0x29c>
 80045d0:	2301      	movs	r3, #1
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	9307      	str	r3, [sp, #28]
 80045d6:	461a      	mov	r2, r3
 80045d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80045da:	e00b      	b.n	80045f4 <_dtoa_r+0x254>
 80045dc:	2301      	movs	r3, #1
 80045de:	e7f3      	b.n	80045c8 <_dtoa_r+0x228>
 80045e0:	2300      	movs	r3, #0
 80045e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80045e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80045e6:	18fb      	adds	r3, r7, r3
 80045e8:	9300      	str	r3, [sp, #0]
 80045ea:	3301      	adds	r3, #1
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	9307      	str	r3, [sp, #28]
 80045f0:	bfb8      	it	lt
 80045f2:	2301      	movlt	r3, #1
 80045f4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80045f8:	2100      	movs	r1, #0
 80045fa:	2204      	movs	r2, #4
 80045fc:	f102 0514 	add.w	r5, r2, #20
 8004600:	429d      	cmp	r5, r3
 8004602:	d91f      	bls.n	8004644 <_dtoa_r+0x2a4>
 8004604:	6041      	str	r1, [r0, #4]
 8004606:	4658      	mov	r0, fp
 8004608:	f000 fcd8 	bl	8004fbc <_Balloc>
 800460c:	4682      	mov	sl, r0
 800460e:	2800      	cmp	r0, #0
 8004610:	d13c      	bne.n	800468c <_dtoa_r+0x2ec>
 8004612:	4b1b      	ldr	r3, [pc, #108]	@ (8004680 <_dtoa_r+0x2e0>)
 8004614:	4602      	mov	r2, r0
 8004616:	f240 11af 	movw	r1, #431	@ 0x1af
 800461a:	e6d8      	b.n	80043ce <_dtoa_r+0x2e>
 800461c:	2301      	movs	r3, #1
 800461e:	e7e0      	b.n	80045e2 <_dtoa_r+0x242>
 8004620:	2401      	movs	r4, #1
 8004622:	2300      	movs	r3, #0
 8004624:	9309      	str	r3, [sp, #36]	@ 0x24
 8004626:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004628:	f04f 33ff 	mov.w	r3, #4294967295
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	9307      	str	r3, [sp, #28]
 8004630:	2200      	movs	r2, #0
 8004632:	2312      	movs	r3, #18
 8004634:	e7d0      	b.n	80045d8 <_dtoa_r+0x238>
 8004636:	2301      	movs	r3, #1
 8004638:	930b      	str	r3, [sp, #44]	@ 0x2c
 800463a:	e7f5      	b.n	8004628 <_dtoa_r+0x288>
 800463c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	9307      	str	r3, [sp, #28]
 8004642:	e7d7      	b.n	80045f4 <_dtoa_r+0x254>
 8004644:	3101      	adds	r1, #1
 8004646:	0052      	lsls	r2, r2, #1
 8004648:	e7d8      	b.n	80045fc <_dtoa_r+0x25c>
 800464a:	bf00      	nop
 800464c:	f3af 8000 	nop.w
 8004650:	636f4361 	.word	0x636f4361
 8004654:	3fd287a7 	.word	0x3fd287a7
 8004658:	8b60c8b3 	.word	0x8b60c8b3
 800465c:	3fc68a28 	.word	0x3fc68a28
 8004660:	509f79fb 	.word	0x509f79fb
 8004664:	3fd34413 	.word	0x3fd34413
 8004668:	080062cd 	.word	0x080062cd
 800466c:	080062e4 	.word	0x080062e4
 8004670:	7ff00000 	.word	0x7ff00000
 8004674:	0800629d 	.word	0x0800629d
 8004678:	3ff80000 	.word	0x3ff80000
 800467c:	080063e0 	.word	0x080063e0
 8004680:	0800633c 	.word	0x0800633c
 8004684:	080062c9 	.word	0x080062c9
 8004688:	0800629c 	.word	0x0800629c
 800468c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004690:	6018      	str	r0, [r3, #0]
 8004692:	9b07      	ldr	r3, [sp, #28]
 8004694:	2b0e      	cmp	r3, #14
 8004696:	f200 80a4 	bhi.w	80047e2 <_dtoa_r+0x442>
 800469a:	2c00      	cmp	r4, #0
 800469c:	f000 80a1 	beq.w	80047e2 <_dtoa_r+0x442>
 80046a0:	2f00      	cmp	r7, #0
 80046a2:	dd33      	ble.n	800470c <_dtoa_r+0x36c>
 80046a4:	4bad      	ldr	r3, [pc, #692]	@ (800495c <_dtoa_r+0x5bc>)
 80046a6:	f007 020f 	and.w	r2, r7, #15
 80046aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80046ae:	ed93 7b00 	vldr	d7, [r3]
 80046b2:	05f8      	lsls	r0, r7, #23
 80046b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80046b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80046bc:	d516      	bpl.n	80046ec <_dtoa_r+0x34c>
 80046be:	4ba8      	ldr	r3, [pc, #672]	@ (8004960 <_dtoa_r+0x5c0>)
 80046c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80046c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80046c8:	f7fc f8e0 	bl	800088c <__aeabi_ddiv>
 80046cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046d0:	f004 040f 	and.w	r4, r4, #15
 80046d4:	2603      	movs	r6, #3
 80046d6:	4da2      	ldr	r5, [pc, #648]	@ (8004960 <_dtoa_r+0x5c0>)
 80046d8:	b954      	cbnz	r4, 80046f0 <_dtoa_r+0x350>
 80046da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80046de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80046e2:	f7fc f8d3 	bl	800088c <__aeabi_ddiv>
 80046e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80046ea:	e028      	b.n	800473e <_dtoa_r+0x39e>
 80046ec:	2602      	movs	r6, #2
 80046ee:	e7f2      	b.n	80046d6 <_dtoa_r+0x336>
 80046f0:	07e1      	lsls	r1, r4, #31
 80046f2:	d508      	bpl.n	8004706 <_dtoa_r+0x366>
 80046f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80046f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80046fc:	f7fb ff9c 	bl	8000638 <__aeabi_dmul>
 8004700:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004704:	3601      	adds	r6, #1
 8004706:	1064      	asrs	r4, r4, #1
 8004708:	3508      	adds	r5, #8
 800470a:	e7e5      	b.n	80046d8 <_dtoa_r+0x338>
 800470c:	f000 80d2 	beq.w	80048b4 <_dtoa_r+0x514>
 8004710:	427c      	negs	r4, r7
 8004712:	4b92      	ldr	r3, [pc, #584]	@ (800495c <_dtoa_r+0x5bc>)
 8004714:	4d92      	ldr	r5, [pc, #584]	@ (8004960 <_dtoa_r+0x5c0>)
 8004716:	f004 020f 	and.w	r2, r4, #15
 800471a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800471e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004722:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004726:	f7fb ff87 	bl	8000638 <__aeabi_dmul>
 800472a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800472e:	1124      	asrs	r4, r4, #4
 8004730:	2300      	movs	r3, #0
 8004732:	2602      	movs	r6, #2
 8004734:	2c00      	cmp	r4, #0
 8004736:	f040 80b2 	bne.w	800489e <_dtoa_r+0x4fe>
 800473a:	2b00      	cmp	r3, #0
 800473c:	d1d3      	bne.n	80046e6 <_dtoa_r+0x346>
 800473e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004740:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 80b7 	beq.w	80048b8 <_dtoa_r+0x518>
 800474a:	4b86      	ldr	r3, [pc, #536]	@ (8004964 <_dtoa_r+0x5c4>)
 800474c:	2200      	movs	r2, #0
 800474e:	4620      	mov	r0, r4
 8004750:	4629      	mov	r1, r5
 8004752:	f7fc f9e3 	bl	8000b1c <__aeabi_dcmplt>
 8004756:	2800      	cmp	r0, #0
 8004758:	f000 80ae 	beq.w	80048b8 <_dtoa_r+0x518>
 800475c:	9b07      	ldr	r3, [sp, #28]
 800475e:	2b00      	cmp	r3, #0
 8004760:	f000 80aa 	beq.w	80048b8 <_dtoa_r+0x518>
 8004764:	9b00      	ldr	r3, [sp, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	dd37      	ble.n	80047da <_dtoa_r+0x43a>
 800476a:	1e7b      	subs	r3, r7, #1
 800476c:	9304      	str	r3, [sp, #16]
 800476e:	4620      	mov	r0, r4
 8004770:	4b7d      	ldr	r3, [pc, #500]	@ (8004968 <_dtoa_r+0x5c8>)
 8004772:	2200      	movs	r2, #0
 8004774:	4629      	mov	r1, r5
 8004776:	f7fb ff5f 	bl	8000638 <__aeabi_dmul>
 800477a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800477e:	9c00      	ldr	r4, [sp, #0]
 8004780:	3601      	adds	r6, #1
 8004782:	4630      	mov	r0, r6
 8004784:	f7fb feee 	bl	8000564 <__aeabi_i2d>
 8004788:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800478c:	f7fb ff54 	bl	8000638 <__aeabi_dmul>
 8004790:	4b76      	ldr	r3, [pc, #472]	@ (800496c <_dtoa_r+0x5cc>)
 8004792:	2200      	movs	r2, #0
 8004794:	f7fb fd9a 	bl	80002cc <__adddf3>
 8004798:	4605      	mov	r5, r0
 800479a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800479e:	2c00      	cmp	r4, #0
 80047a0:	f040 808d 	bne.w	80048be <_dtoa_r+0x51e>
 80047a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047a8:	4b71      	ldr	r3, [pc, #452]	@ (8004970 <_dtoa_r+0x5d0>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	f7fb fd8c 	bl	80002c8 <__aeabi_dsub>
 80047b0:	4602      	mov	r2, r0
 80047b2:	460b      	mov	r3, r1
 80047b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80047b8:	462a      	mov	r2, r5
 80047ba:	4633      	mov	r3, r6
 80047bc:	f7fc f9cc 	bl	8000b58 <__aeabi_dcmpgt>
 80047c0:	2800      	cmp	r0, #0
 80047c2:	f040 828b 	bne.w	8004cdc <_dtoa_r+0x93c>
 80047c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047ca:	462a      	mov	r2, r5
 80047cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80047d0:	f7fc f9a4 	bl	8000b1c <__aeabi_dcmplt>
 80047d4:	2800      	cmp	r0, #0
 80047d6:	f040 8128 	bne.w	8004a2a <_dtoa_r+0x68a>
 80047da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80047de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80047e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f2c0 815a 	blt.w	8004a9e <_dtoa_r+0x6fe>
 80047ea:	2f0e      	cmp	r7, #14
 80047ec:	f300 8157 	bgt.w	8004a9e <_dtoa_r+0x6fe>
 80047f0:	4b5a      	ldr	r3, [pc, #360]	@ (800495c <_dtoa_r+0x5bc>)
 80047f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80047f6:	ed93 7b00 	vldr	d7, [r3]
 80047fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	ed8d 7b00 	vstr	d7, [sp]
 8004802:	da03      	bge.n	800480c <_dtoa_r+0x46c>
 8004804:	9b07      	ldr	r3, [sp, #28]
 8004806:	2b00      	cmp	r3, #0
 8004808:	f340 8101 	ble.w	8004a0e <_dtoa_r+0x66e>
 800480c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004810:	4656      	mov	r6, sl
 8004812:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004816:	4620      	mov	r0, r4
 8004818:	4629      	mov	r1, r5
 800481a:	f7fc f837 	bl	800088c <__aeabi_ddiv>
 800481e:	f7fc f9bb 	bl	8000b98 <__aeabi_d2iz>
 8004822:	4680      	mov	r8, r0
 8004824:	f7fb fe9e 	bl	8000564 <__aeabi_i2d>
 8004828:	e9dd 2300 	ldrd	r2, r3, [sp]
 800482c:	f7fb ff04 	bl	8000638 <__aeabi_dmul>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4620      	mov	r0, r4
 8004836:	4629      	mov	r1, r5
 8004838:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800483c:	f7fb fd44 	bl	80002c8 <__aeabi_dsub>
 8004840:	f806 4b01 	strb.w	r4, [r6], #1
 8004844:	9d07      	ldr	r5, [sp, #28]
 8004846:	eba6 040a 	sub.w	r4, r6, sl
 800484a:	42a5      	cmp	r5, r4
 800484c:	4602      	mov	r2, r0
 800484e:	460b      	mov	r3, r1
 8004850:	f040 8117 	bne.w	8004a82 <_dtoa_r+0x6e2>
 8004854:	f7fb fd3a 	bl	80002cc <__adddf3>
 8004858:	e9dd 2300 	ldrd	r2, r3, [sp]
 800485c:	4604      	mov	r4, r0
 800485e:	460d      	mov	r5, r1
 8004860:	f7fc f97a 	bl	8000b58 <__aeabi_dcmpgt>
 8004864:	2800      	cmp	r0, #0
 8004866:	f040 80f9 	bne.w	8004a5c <_dtoa_r+0x6bc>
 800486a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800486e:	4620      	mov	r0, r4
 8004870:	4629      	mov	r1, r5
 8004872:	f7fc f949 	bl	8000b08 <__aeabi_dcmpeq>
 8004876:	b118      	cbz	r0, 8004880 <_dtoa_r+0x4e0>
 8004878:	f018 0f01 	tst.w	r8, #1
 800487c:	f040 80ee 	bne.w	8004a5c <_dtoa_r+0x6bc>
 8004880:	4649      	mov	r1, r9
 8004882:	4658      	mov	r0, fp
 8004884:	f000 fbda 	bl	800503c <_Bfree>
 8004888:	2300      	movs	r3, #0
 800488a:	7033      	strb	r3, [r6, #0]
 800488c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800488e:	3701      	adds	r7, #1
 8004890:	601f      	str	r7, [r3, #0]
 8004892:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004894:	2b00      	cmp	r3, #0
 8004896:	f000 831d 	beq.w	8004ed4 <_dtoa_r+0xb34>
 800489a:	601e      	str	r6, [r3, #0]
 800489c:	e31a      	b.n	8004ed4 <_dtoa_r+0xb34>
 800489e:	07e2      	lsls	r2, r4, #31
 80048a0:	d505      	bpl.n	80048ae <_dtoa_r+0x50e>
 80048a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80048a6:	f7fb fec7 	bl	8000638 <__aeabi_dmul>
 80048aa:	3601      	adds	r6, #1
 80048ac:	2301      	movs	r3, #1
 80048ae:	1064      	asrs	r4, r4, #1
 80048b0:	3508      	adds	r5, #8
 80048b2:	e73f      	b.n	8004734 <_dtoa_r+0x394>
 80048b4:	2602      	movs	r6, #2
 80048b6:	e742      	b.n	800473e <_dtoa_r+0x39e>
 80048b8:	9c07      	ldr	r4, [sp, #28]
 80048ba:	9704      	str	r7, [sp, #16]
 80048bc:	e761      	b.n	8004782 <_dtoa_r+0x3e2>
 80048be:	4b27      	ldr	r3, [pc, #156]	@ (800495c <_dtoa_r+0x5bc>)
 80048c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80048c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80048c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80048ca:	4454      	add	r4, sl
 80048cc:	2900      	cmp	r1, #0
 80048ce:	d053      	beq.n	8004978 <_dtoa_r+0x5d8>
 80048d0:	4928      	ldr	r1, [pc, #160]	@ (8004974 <_dtoa_r+0x5d4>)
 80048d2:	2000      	movs	r0, #0
 80048d4:	f7fb ffda 	bl	800088c <__aeabi_ddiv>
 80048d8:	4633      	mov	r3, r6
 80048da:	462a      	mov	r2, r5
 80048dc:	f7fb fcf4 	bl	80002c8 <__aeabi_dsub>
 80048e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80048e4:	4656      	mov	r6, sl
 80048e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048ea:	f7fc f955 	bl	8000b98 <__aeabi_d2iz>
 80048ee:	4605      	mov	r5, r0
 80048f0:	f7fb fe38 	bl	8000564 <__aeabi_i2d>
 80048f4:	4602      	mov	r2, r0
 80048f6:	460b      	mov	r3, r1
 80048f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048fc:	f7fb fce4 	bl	80002c8 <__aeabi_dsub>
 8004900:	3530      	adds	r5, #48	@ 0x30
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800490a:	f806 5b01 	strb.w	r5, [r6], #1
 800490e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004912:	f7fc f903 	bl	8000b1c <__aeabi_dcmplt>
 8004916:	2800      	cmp	r0, #0
 8004918:	d171      	bne.n	80049fe <_dtoa_r+0x65e>
 800491a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800491e:	4911      	ldr	r1, [pc, #68]	@ (8004964 <_dtoa_r+0x5c4>)
 8004920:	2000      	movs	r0, #0
 8004922:	f7fb fcd1 	bl	80002c8 <__aeabi_dsub>
 8004926:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800492a:	f7fc f8f7 	bl	8000b1c <__aeabi_dcmplt>
 800492e:	2800      	cmp	r0, #0
 8004930:	f040 8095 	bne.w	8004a5e <_dtoa_r+0x6be>
 8004934:	42a6      	cmp	r6, r4
 8004936:	f43f af50 	beq.w	80047da <_dtoa_r+0x43a>
 800493a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800493e:	4b0a      	ldr	r3, [pc, #40]	@ (8004968 <_dtoa_r+0x5c8>)
 8004940:	2200      	movs	r2, #0
 8004942:	f7fb fe79 	bl	8000638 <__aeabi_dmul>
 8004946:	4b08      	ldr	r3, [pc, #32]	@ (8004968 <_dtoa_r+0x5c8>)
 8004948:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800494c:	2200      	movs	r2, #0
 800494e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004952:	f7fb fe71 	bl	8000638 <__aeabi_dmul>
 8004956:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800495a:	e7c4      	b.n	80048e6 <_dtoa_r+0x546>
 800495c:	080063e0 	.word	0x080063e0
 8004960:	080063b8 	.word	0x080063b8
 8004964:	3ff00000 	.word	0x3ff00000
 8004968:	40240000 	.word	0x40240000
 800496c:	401c0000 	.word	0x401c0000
 8004970:	40140000 	.word	0x40140000
 8004974:	3fe00000 	.word	0x3fe00000
 8004978:	4631      	mov	r1, r6
 800497a:	4628      	mov	r0, r5
 800497c:	f7fb fe5c 	bl	8000638 <__aeabi_dmul>
 8004980:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004984:	9415      	str	r4, [sp, #84]	@ 0x54
 8004986:	4656      	mov	r6, sl
 8004988:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800498c:	f7fc f904 	bl	8000b98 <__aeabi_d2iz>
 8004990:	4605      	mov	r5, r0
 8004992:	f7fb fde7 	bl	8000564 <__aeabi_i2d>
 8004996:	4602      	mov	r2, r0
 8004998:	460b      	mov	r3, r1
 800499a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800499e:	f7fb fc93 	bl	80002c8 <__aeabi_dsub>
 80049a2:	3530      	adds	r5, #48	@ 0x30
 80049a4:	f806 5b01 	strb.w	r5, [r6], #1
 80049a8:	4602      	mov	r2, r0
 80049aa:	460b      	mov	r3, r1
 80049ac:	42a6      	cmp	r6, r4
 80049ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80049b2:	f04f 0200 	mov.w	r2, #0
 80049b6:	d124      	bne.n	8004a02 <_dtoa_r+0x662>
 80049b8:	4bac      	ldr	r3, [pc, #688]	@ (8004c6c <_dtoa_r+0x8cc>)
 80049ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80049be:	f7fb fc85 	bl	80002cc <__adddf3>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049ca:	f7fc f8c5 	bl	8000b58 <__aeabi_dcmpgt>
 80049ce:	2800      	cmp	r0, #0
 80049d0:	d145      	bne.n	8004a5e <_dtoa_r+0x6be>
 80049d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80049d6:	49a5      	ldr	r1, [pc, #660]	@ (8004c6c <_dtoa_r+0x8cc>)
 80049d8:	2000      	movs	r0, #0
 80049da:	f7fb fc75 	bl	80002c8 <__aeabi_dsub>
 80049de:	4602      	mov	r2, r0
 80049e0:	460b      	mov	r3, r1
 80049e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80049e6:	f7fc f899 	bl	8000b1c <__aeabi_dcmplt>
 80049ea:	2800      	cmp	r0, #0
 80049ec:	f43f aef5 	beq.w	80047da <_dtoa_r+0x43a>
 80049f0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80049f2:	1e73      	subs	r3, r6, #1
 80049f4:	9315      	str	r3, [sp, #84]	@ 0x54
 80049f6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80049fa:	2b30      	cmp	r3, #48	@ 0x30
 80049fc:	d0f8      	beq.n	80049f0 <_dtoa_r+0x650>
 80049fe:	9f04      	ldr	r7, [sp, #16]
 8004a00:	e73e      	b.n	8004880 <_dtoa_r+0x4e0>
 8004a02:	4b9b      	ldr	r3, [pc, #620]	@ (8004c70 <_dtoa_r+0x8d0>)
 8004a04:	f7fb fe18 	bl	8000638 <__aeabi_dmul>
 8004a08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a0c:	e7bc      	b.n	8004988 <_dtoa_r+0x5e8>
 8004a0e:	d10c      	bne.n	8004a2a <_dtoa_r+0x68a>
 8004a10:	4b98      	ldr	r3, [pc, #608]	@ (8004c74 <_dtoa_r+0x8d4>)
 8004a12:	2200      	movs	r2, #0
 8004a14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004a18:	f7fb fe0e 	bl	8000638 <__aeabi_dmul>
 8004a1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004a20:	f7fc f890 	bl	8000b44 <__aeabi_dcmpge>
 8004a24:	2800      	cmp	r0, #0
 8004a26:	f000 8157 	beq.w	8004cd8 <_dtoa_r+0x938>
 8004a2a:	2400      	movs	r4, #0
 8004a2c:	4625      	mov	r5, r4
 8004a2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004a30:	43db      	mvns	r3, r3
 8004a32:	9304      	str	r3, [sp, #16]
 8004a34:	4656      	mov	r6, sl
 8004a36:	2700      	movs	r7, #0
 8004a38:	4621      	mov	r1, r4
 8004a3a:	4658      	mov	r0, fp
 8004a3c:	f000 fafe 	bl	800503c <_Bfree>
 8004a40:	2d00      	cmp	r5, #0
 8004a42:	d0dc      	beq.n	80049fe <_dtoa_r+0x65e>
 8004a44:	b12f      	cbz	r7, 8004a52 <_dtoa_r+0x6b2>
 8004a46:	42af      	cmp	r7, r5
 8004a48:	d003      	beq.n	8004a52 <_dtoa_r+0x6b2>
 8004a4a:	4639      	mov	r1, r7
 8004a4c:	4658      	mov	r0, fp
 8004a4e:	f000 faf5 	bl	800503c <_Bfree>
 8004a52:	4629      	mov	r1, r5
 8004a54:	4658      	mov	r0, fp
 8004a56:	f000 faf1 	bl	800503c <_Bfree>
 8004a5a:	e7d0      	b.n	80049fe <_dtoa_r+0x65e>
 8004a5c:	9704      	str	r7, [sp, #16]
 8004a5e:	4633      	mov	r3, r6
 8004a60:	461e      	mov	r6, r3
 8004a62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004a66:	2a39      	cmp	r2, #57	@ 0x39
 8004a68:	d107      	bne.n	8004a7a <_dtoa_r+0x6da>
 8004a6a:	459a      	cmp	sl, r3
 8004a6c:	d1f8      	bne.n	8004a60 <_dtoa_r+0x6c0>
 8004a6e:	9a04      	ldr	r2, [sp, #16]
 8004a70:	3201      	adds	r2, #1
 8004a72:	9204      	str	r2, [sp, #16]
 8004a74:	2230      	movs	r2, #48	@ 0x30
 8004a76:	f88a 2000 	strb.w	r2, [sl]
 8004a7a:	781a      	ldrb	r2, [r3, #0]
 8004a7c:	3201      	adds	r2, #1
 8004a7e:	701a      	strb	r2, [r3, #0]
 8004a80:	e7bd      	b.n	80049fe <_dtoa_r+0x65e>
 8004a82:	4b7b      	ldr	r3, [pc, #492]	@ (8004c70 <_dtoa_r+0x8d0>)
 8004a84:	2200      	movs	r2, #0
 8004a86:	f7fb fdd7 	bl	8000638 <__aeabi_dmul>
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	4604      	mov	r4, r0
 8004a90:	460d      	mov	r5, r1
 8004a92:	f7fc f839 	bl	8000b08 <__aeabi_dcmpeq>
 8004a96:	2800      	cmp	r0, #0
 8004a98:	f43f aebb 	beq.w	8004812 <_dtoa_r+0x472>
 8004a9c:	e6f0      	b.n	8004880 <_dtoa_r+0x4e0>
 8004a9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004aa0:	2a00      	cmp	r2, #0
 8004aa2:	f000 80db 	beq.w	8004c5c <_dtoa_r+0x8bc>
 8004aa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004aa8:	2a01      	cmp	r2, #1
 8004aaa:	f300 80bf 	bgt.w	8004c2c <_dtoa_r+0x88c>
 8004aae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004ab0:	2a00      	cmp	r2, #0
 8004ab2:	f000 80b7 	beq.w	8004c24 <_dtoa_r+0x884>
 8004ab6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004aba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004abc:	4646      	mov	r6, r8
 8004abe:	9a08      	ldr	r2, [sp, #32]
 8004ac0:	2101      	movs	r1, #1
 8004ac2:	441a      	add	r2, r3
 8004ac4:	4658      	mov	r0, fp
 8004ac6:	4498      	add	r8, r3
 8004ac8:	9208      	str	r2, [sp, #32]
 8004aca:	f000 fb6b 	bl	80051a4 <__i2b>
 8004ace:	4605      	mov	r5, r0
 8004ad0:	b15e      	cbz	r6, 8004aea <_dtoa_r+0x74a>
 8004ad2:	9b08      	ldr	r3, [sp, #32]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	dd08      	ble.n	8004aea <_dtoa_r+0x74a>
 8004ad8:	42b3      	cmp	r3, r6
 8004ada:	9a08      	ldr	r2, [sp, #32]
 8004adc:	bfa8      	it	ge
 8004ade:	4633      	movge	r3, r6
 8004ae0:	eba8 0803 	sub.w	r8, r8, r3
 8004ae4:	1af6      	subs	r6, r6, r3
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	9308      	str	r3, [sp, #32]
 8004aea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004aec:	b1f3      	cbz	r3, 8004b2c <_dtoa_r+0x78c>
 8004aee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f000 80b7 	beq.w	8004c64 <_dtoa_r+0x8c4>
 8004af6:	b18c      	cbz	r4, 8004b1c <_dtoa_r+0x77c>
 8004af8:	4629      	mov	r1, r5
 8004afa:	4622      	mov	r2, r4
 8004afc:	4658      	mov	r0, fp
 8004afe:	f000 fc11 	bl	8005324 <__pow5mult>
 8004b02:	464a      	mov	r2, r9
 8004b04:	4601      	mov	r1, r0
 8004b06:	4605      	mov	r5, r0
 8004b08:	4658      	mov	r0, fp
 8004b0a:	f000 fb61 	bl	80051d0 <__multiply>
 8004b0e:	4649      	mov	r1, r9
 8004b10:	9004      	str	r0, [sp, #16]
 8004b12:	4658      	mov	r0, fp
 8004b14:	f000 fa92 	bl	800503c <_Bfree>
 8004b18:	9b04      	ldr	r3, [sp, #16]
 8004b1a:	4699      	mov	r9, r3
 8004b1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b1e:	1b1a      	subs	r2, r3, r4
 8004b20:	d004      	beq.n	8004b2c <_dtoa_r+0x78c>
 8004b22:	4649      	mov	r1, r9
 8004b24:	4658      	mov	r0, fp
 8004b26:	f000 fbfd 	bl	8005324 <__pow5mult>
 8004b2a:	4681      	mov	r9, r0
 8004b2c:	2101      	movs	r1, #1
 8004b2e:	4658      	mov	r0, fp
 8004b30:	f000 fb38 	bl	80051a4 <__i2b>
 8004b34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b36:	4604      	mov	r4, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 81cf 	beq.w	8004edc <_dtoa_r+0xb3c>
 8004b3e:	461a      	mov	r2, r3
 8004b40:	4601      	mov	r1, r0
 8004b42:	4658      	mov	r0, fp
 8004b44:	f000 fbee 	bl	8005324 <__pow5mult>
 8004b48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	4604      	mov	r4, r0
 8004b4e:	f300 8095 	bgt.w	8004c7c <_dtoa_r+0x8dc>
 8004b52:	9b02      	ldr	r3, [sp, #8]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	f040 8087 	bne.w	8004c68 <_dtoa_r+0x8c8>
 8004b5a:	9b03      	ldr	r3, [sp, #12]
 8004b5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	f040 8089 	bne.w	8004c78 <_dtoa_r+0x8d8>
 8004b66:	9b03      	ldr	r3, [sp, #12]
 8004b68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b6c:	0d1b      	lsrs	r3, r3, #20
 8004b6e:	051b      	lsls	r3, r3, #20
 8004b70:	b12b      	cbz	r3, 8004b7e <_dtoa_r+0x7de>
 8004b72:	9b08      	ldr	r3, [sp, #32]
 8004b74:	3301      	adds	r3, #1
 8004b76:	9308      	str	r3, [sp, #32]
 8004b78:	f108 0801 	add.w	r8, r8, #1
 8004b7c:	2301      	movs	r3, #1
 8004b7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f000 81b0 	beq.w	8004ee8 <_dtoa_r+0xb48>
 8004b88:	6923      	ldr	r3, [r4, #16]
 8004b8a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004b8e:	6918      	ldr	r0, [r3, #16]
 8004b90:	f000 fabc 	bl	800510c <__hi0bits>
 8004b94:	f1c0 0020 	rsb	r0, r0, #32
 8004b98:	9b08      	ldr	r3, [sp, #32]
 8004b9a:	4418      	add	r0, r3
 8004b9c:	f010 001f 	ands.w	r0, r0, #31
 8004ba0:	d077      	beq.n	8004c92 <_dtoa_r+0x8f2>
 8004ba2:	f1c0 0320 	rsb	r3, r0, #32
 8004ba6:	2b04      	cmp	r3, #4
 8004ba8:	dd6b      	ble.n	8004c82 <_dtoa_r+0x8e2>
 8004baa:	9b08      	ldr	r3, [sp, #32]
 8004bac:	f1c0 001c 	rsb	r0, r0, #28
 8004bb0:	4403      	add	r3, r0
 8004bb2:	4480      	add	r8, r0
 8004bb4:	4406      	add	r6, r0
 8004bb6:	9308      	str	r3, [sp, #32]
 8004bb8:	f1b8 0f00 	cmp.w	r8, #0
 8004bbc:	dd05      	ble.n	8004bca <_dtoa_r+0x82a>
 8004bbe:	4649      	mov	r1, r9
 8004bc0:	4642      	mov	r2, r8
 8004bc2:	4658      	mov	r0, fp
 8004bc4:	f000 fc08 	bl	80053d8 <__lshift>
 8004bc8:	4681      	mov	r9, r0
 8004bca:	9b08      	ldr	r3, [sp, #32]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	dd05      	ble.n	8004bdc <_dtoa_r+0x83c>
 8004bd0:	4621      	mov	r1, r4
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	4658      	mov	r0, fp
 8004bd6:	f000 fbff 	bl	80053d8 <__lshift>
 8004bda:	4604      	mov	r4, r0
 8004bdc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d059      	beq.n	8004c96 <_dtoa_r+0x8f6>
 8004be2:	4621      	mov	r1, r4
 8004be4:	4648      	mov	r0, r9
 8004be6:	f000 fc63 	bl	80054b0 <__mcmp>
 8004bea:	2800      	cmp	r0, #0
 8004bec:	da53      	bge.n	8004c96 <_dtoa_r+0x8f6>
 8004bee:	1e7b      	subs	r3, r7, #1
 8004bf0:	9304      	str	r3, [sp, #16]
 8004bf2:	4649      	mov	r1, r9
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	220a      	movs	r2, #10
 8004bf8:	4658      	mov	r0, fp
 8004bfa:	f000 fa41 	bl	8005080 <__multadd>
 8004bfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c00:	4681      	mov	r9, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	f000 8172 	beq.w	8004eec <_dtoa_r+0xb4c>
 8004c08:	2300      	movs	r3, #0
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	220a      	movs	r2, #10
 8004c0e:	4658      	mov	r0, fp
 8004c10:	f000 fa36 	bl	8005080 <__multadd>
 8004c14:	9b00      	ldr	r3, [sp, #0]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	4605      	mov	r5, r0
 8004c1a:	dc67      	bgt.n	8004cec <_dtoa_r+0x94c>
 8004c1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	dc41      	bgt.n	8004ca6 <_dtoa_r+0x906>
 8004c22:	e063      	b.n	8004cec <_dtoa_r+0x94c>
 8004c24:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004c26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004c2a:	e746      	b.n	8004aba <_dtoa_r+0x71a>
 8004c2c:	9b07      	ldr	r3, [sp, #28]
 8004c2e:	1e5c      	subs	r4, r3, #1
 8004c30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c32:	42a3      	cmp	r3, r4
 8004c34:	bfbf      	itttt	lt
 8004c36:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004c38:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8004c3a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004c3c:	1ae3      	sublt	r3, r4, r3
 8004c3e:	bfb4      	ite	lt
 8004c40:	18d2      	addlt	r2, r2, r3
 8004c42:	1b1c      	subge	r4, r3, r4
 8004c44:	9b07      	ldr	r3, [sp, #28]
 8004c46:	bfbc      	itt	lt
 8004c48:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8004c4a:	2400      	movlt	r4, #0
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	bfb5      	itete	lt
 8004c50:	eba8 0603 	sublt.w	r6, r8, r3
 8004c54:	9b07      	ldrge	r3, [sp, #28]
 8004c56:	2300      	movlt	r3, #0
 8004c58:	4646      	movge	r6, r8
 8004c5a:	e730      	b.n	8004abe <_dtoa_r+0x71e>
 8004c5c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004c5e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004c60:	4646      	mov	r6, r8
 8004c62:	e735      	b.n	8004ad0 <_dtoa_r+0x730>
 8004c64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004c66:	e75c      	b.n	8004b22 <_dtoa_r+0x782>
 8004c68:	2300      	movs	r3, #0
 8004c6a:	e788      	b.n	8004b7e <_dtoa_r+0x7de>
 8004c6c:	3fe00000 	.word	0x3fe00000
 8004c70:	40240000 	.word	0x40240000
 8004c74:	40140000 	.word	0x40140000
 8004c78:	9b02      	ldr	r3, [sp, #8]
 8004c7a:	e780      	b.n	8004b7e <_dtoa_r+0x7de>
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c80:	e782      	b.n	8004b88 <_dtoa_r+0x7e8>
 8004c82:	d099      	beq.n	8004bb8 <_dtoa_r+0x818>
 8004c84:	9a08      	ldr	r2, [sp, #32]
 8004c86:	331c      	adds	r3, #28
 8004c88:	441a      	add	r2, r3
 8004c8a:	4498      	add	r8, r3
 8004c8c:	441e      	add	r6, r3
 8004c8e:	9208      	str	r2, [sp, #32]
 8004c90:	e792      	b.n	8004bb8 <_dtoa_r+0x818>
 8004c92:	4603      	mov	r3, r0
 8004c94:	e7f6      	b.n	8004c84 <_dtoa_r+0x8e4>
 8004c96:	9b07      	ldr	r3, [sp, #28]
 8004c98:	9704      	str	r7, [sp, #16]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	dc20      	bgt.n	8004ce0 <_dtoa_r+0x940>
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	dd1e      	ble.n	8004ce4 <_dtoa_r+0x944>
 8004ca6:	9b00      	ldr	r3, [sp, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f47f aec0 	bne.w	8004a2e <_dtoa_r+0x68e>
 8004cae:	4621      	mov	r1, r4
 8004cb0:	2205      	movs	r2, #5
 8004cb2:	4658      	mov	r0, fp
 8004cb4:	f000 f9e4 	bl	8005080 <__multadd>
 8004cb8:	4601      	mov	r1, r0
 8004cba:	4604      	mov	r4, r0
 8004cbc:	4648      	mov	r0, r9
 8004cbe:	f000 fbf7 	bl	80054b0 <__mcmp>
 8004cc2:	2800      	cmp	r0, #0
 8004cc4:	f77f aeb3 	ble.w	8004a2e <_dtoa_r+0x68e>
 8004cc8:	4656      	mov	r6, sl
 8004cca:	2331      	movs	r3, #49	@ 0x31
 8004ccc:	f806 3b01 	strb.w	r3, [r6], #1
 8004cd0:	9b04      	ldr	r3, [sp, #16]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	9304      	str	r3, [sp, #16]
 8004cd6:	e6ae      	b.n	8004a36 <_dtoa_r+0x696>
 8004cd8:	9c07      	ldr	r4, [sp, #28]
 8004cda:	9704      	str	r7, [sp, #16]
 8004cdc:	4625      	mov	r5, r4
 8004cde:	e7f3      	b.n	8004cc8 <_dtoa_r+0x928>
 8004ce0:	9b07      	ldr	r3, [sp, #28]
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f000 8104 	beq.w	8004ef4 <_dtoa_r+0xb54>
 8004cec:	2e00      	cmp	r6, #0
 8004cee:	dd05      	ble.n	8004cfc <_dtoa_r+0x95c>
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	4632      	mov	r2, r6
 8004cf4:	4658      	mov	r0, fp
 8004cf6:	f000 fb6f 	bl	80053d8 <__lshift>
 8004cfa:	4605      	mov	r5, r0
 8004cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d05a      	beq.n	8004db8 <_dtoa_r+0xa18>
 8004d02:	6869      	ldr	r1, [r5, #4]
 8004d04:	4658      	mov	r0, fp
 8004d06:	f000 f959 	bl	8004fbc <_Balloc>
 8004d0a:	4606      	mov	r6, r0
 8004d0c:	b928      	cbnz	r0, 8004d1a <_dtoa_r+0x97a>
 8004d0e:	4b84      	ldr	r3, [pc, #528]	@ (8004f20 <_dtoa_r+0xb80>)
 8004d10:	4602      	mov	r2, r0
 8004d12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004d16:	f7ff bb5a 	b.w	80043ce <_dtoa_r+0x2e>
 8004d1a:	692a      	ldr	r2, [r5, #16]
 8004d1c:	3202      	adds	r2, #2
 8004d1e:	0092      	lsls	r2, r2, #2
 8004d20:	f105 010c 	add.w	r1, r5, #12
 8004d24:	300c      	adds	r0, #12
 8004d26:	f001 f8bf 	bl	8005ea8 <memcpy>
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	4631      	mov	r1, r6
 8004d2e:	4658      	mov	r0, fp
 8004d30:	f000 fb52 	bl	80053d8 <__lshift>
 8004d34:	f10a 0301 	add.w	r3, sl, #1
 8004d38:	9307      	str	r3, [sp, #28]
 8004d3a:	9b00      	ldr	r3, [sp, #0]
 8004d3c:	4453      	add	r3, sl
 8004d3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d40:	9b02      	ldr	r3, [sp, #8]
 8004d42:	f003 0301 	and.w	r3, r3, #1
 8004d46:	462f      	mov	r7, r5
 8004d48:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d4a:	4605      	mov	r5, r0
 8004d4c:	9b07      	ldr	r3, [sp, #28]
 8004d4e:	4621      	mov	r1, r4
 8004d50:	3b01      	subs	r3, #1
 8004d52:	4648      	mov	r0, r9
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	f7ff fa9a 	bl	800428e <quorem>
 8004d5a:	4639      	mov	r1, r7
 8004d5c:	9002      	str	r0, [sp, #8]
 8004d5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004d62:	4648      	mov	r0, r9
 8004d64:	f000 fba4 	bl	80054b0 <__mcmp>
 8004d68:	462a      	mov	r2, r5
 8004d6a:	9008      	str	r0, [sp, #32]
 8004d6c:	4621      	mov	r1, r4
 8004d6e:	4658      	mov	r0, fp
 8004d70:	f000 fbba 	bl	80054e8 <__mdiff>
 8004d74:	68c2      	ldr	r2, [r0, #12]
 8004d76:	4606      	mov	r6, r0
 8004d78:	bb02      	cbnz	r2, 8004dbc <_dtoa_r+0xa1c>
 8004d7a:	4601      	mov	r1, r0
 8004d7c:	4648      	mov	r0, r9
 8004d7e:	f000 fb97 	bl	80054b0 <__mcmp>
 8004d82:	4602      	mov	r2, r0
 8004d84:	4631      	mov	r1, r6
 8004d86:	4658      	mov	r0, fp
 8004d88:	920e      	str	r2, [sp, #56]	@ 0x38
 8004d8a:	f000 f957 	bl	800503c <_Bfree>
 8004d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004d92:	9e07      	ldr	r6, [sp, #28]
 8004d94:	ea43 0102 	orr.w	r1, r3, r2
 8004d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d9a:	4319      	orrs	r1, r3
 8004d9c:	d110      	bne.n	8004dc0 <_dtoa_r+0xa20>
 8004d9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004da2:	d029      	beq.n	8004df8 <_dtoa_r+0xa58>
 8004da4:	9b08      	ldr	r3, [sp, #32]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	dd02      	ble.n	8004db0 <_dtoa_r+0xa10>
 8004daa:	9b02      	ldr	r3, [sp, #8]
 8004dac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004db0:	9b00      	ldr	r3, [sp, #0]
 8004db2:	f883 8000 	strb.w	r8, [r3]
 8004db6:	e63f      	b.n	8004a38 <_dtoa_r+0x698>
 8004db8:	4628      	mov	r0, r5
 8004dba:	e7bb      	b.n	8004d34 <_dtoa_r+0x994>
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	e7e1      	b.n	8004d84 <_dtoa_r+0x9e4>
 8004dc0:	9b08      	ldr	r3, [sp, #32]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	db04      	blt.n	8004dd0 <_dtoa_r+0xa30>
 8004dc6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004dc8:	430b      	orrs	r3, r1
 8004dca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004dcc:	430b      	orrs	r3, r1
 8004dce:	d120      	bne.n	8004e12 <_dtoa_r+0xa72>
 8004dd0:	2a00      	cmp	r2, #0
 8004dd2:	dded      	ble.n	8004db0 <_dtoa_r+0xa10>
 8004dd4:	4649      	mov	r1, r9
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	4658      	mov	r0, fp
 8004dda:	f000 fafd 	bl	80053d8 <__lshift>
 8004dde:	4621      	mov	r1, r4
 8004de0:	4681      	mov	r9, r0
 8004de2:	f000 fb65 	bl	80054b0 <__mcmp>
 8004de6:	2800      	cmp	r0, #0
 8004de8:	dc03      	bgt.n	8004df2 <_dtoa_r+0xa52>
 8004dea:	d1e1      	bne.n	8004db0 <_dtoa_r+0xa10>
 8004dec:	f018 0f01 	tst.w	r8, #1
 8004df0:	d0de      	beq.n	8004db0 <_dtoa_r+0xa10>
 8004df2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004df6:	d1d8      	bne.n	8004daa <_dtoa_r+0xa0a>
 8004df8:	9a00      	ldr	r2, [sp, #0]
 8004dfa:	2339      	movs	r3, #57	@ 0x39
 8004dfc:	7013      	strb	r3, [r2, #0]
 8004dfe:	4633      	mov	r3, r6
 8004e00:	461e      	mov	r6, r3
 8004e02:	3b01      	subs	r3, #1
 8004e04:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004e08:	2a39      	cmp	r2, #57	@ 0x39
 8004e0a:	d052      	beq.n	8004eb2 <_dtoa_r+0xb12>
 8004e0c:	3201      	adds	r2, #1
 8004e0e:	701a      	strb	r2, [r3, #0]
 8004e10:	e612      	b.n	8004a38 <_dtoa_r+0x698>
 8004e12:	2a00      	cmp	r2, #0
 8004e14:	dd07      	ble.n	8004e26 <_dtoa_r+0xa86>
 8004e16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004e1a:	d0ed      	beq.n	8004df8 <_dtoa_r+0xa58>
 8004e1c:	9a00      	ldr	r2, [sp, #0]
 8004e1e:	f108 0301 	add.w	r3, r8, #1
 8004e22:	7013      	strb	r3, [r2, #0]
 8004e24:	e608      	b.n	8004a38 <_dtoa_r+0x698>
 8004e26:	9b07      	ldr	r3, [sp, #28]
 8004e28:	9a07      	ldr	r2, [sp, #28]
 8004e2a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004e2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d028      	beq.n	8004e86 <_dtoa_r+0xae6>
 8004e34:	4649      	mov	r1, r9
 8004e36:	2300      	movs	r3, #0
 8004e38:	220a      	movs	r2, #10
 8004e3a:	4658      	mov	r0, fp
 8004e3c:	f000 f920 	bl	8005080 <__multadd>
 8004e40:	42af      	cmp	r7, r5
 8004e42:	4681      	mov	r9, r0
 8004e44:	f04f 0300 	mov.w	r3, #0
 8004e48:	f04f 020a 	mov.w	r2, #10
 8004e4c:	4639      	mov	r1, r7
 8004e4e:	4658      	mov	r0, fp
 8004e50:	d107      	bne.n	8004e62 <_dtoa_r+0xac2>
 8004e52:	f000 f915 	bl	8005080 <__multadd>
 8004e56:	4607      	mov	r7, r0
 8004e58:	4605      	mov	r5, r0
 8004e5a:	9b07      	ldr	r3, [sp, #28]
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	9307      	str	r3, [sp, #28]
 8004e60:	e774      	b.n	8004d4c <_dtoa_r+0x9ac>
 8004e62:	f000 f90d 	bl	8005080 <__multadd>
 8004e66:	4629      	mov	r1, r5
 8004e68:	4607      	mov	r7, r0
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	220a      	movs	r2, #10
 8004e6e:	4658      	mov	r0, fp
 8004e70:	f000 f906 	bl	8005080 <__multadd>
 8004e74:	4605      	mov	r5, r0
 8004e76:	e7f0      	b.n	8004e5a <_dtoa_r+0xaba>
 8004e78:	9b00      	ldr	r3, [sp, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	bfcc      	ite	gt
 8004e7e:	461e      	movgt	r6, r3
 8004e80:	2601      	movle	r6, #1
 8004e82:	4456      	add	r6, sl
 8004e84:	2700      	movs	r7, #0
 8004e86:	4649      	mov	r1, r9
 8004e88:	2201      	movs	r2, #1
 8004e8a:	4658      	mov	r0, fp
 8004e8c:	f000 faa4 	bl	80053d8 <__lshift>
 8004e90:	4621      	mov	r1, r4
 8004e92:	4681      	mov	r9, r0
 8004e94:	f000 fb0c 	bl	80054b0 <__mcmp>
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	dcb0      	bgt.n	8004dfe <_dtoa_r+0xa5e>
 8004e9c:	d102      	bne.n	8004ea4 <_dtoa_r+0xb04>
 8004e9e:	f018 0f01 	tst.w	r8, #1
 8004ea2:	d1ac      	bne.n	8004dfe <_dtoa_r+0xa5e>
 8004ea4:	4633      	mov	r3, r6
 8004ea6:	461e      	mov	r6, r3
 8004ea8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004eac:	2a30      	cmp	r2, #48	@ 0x30
 8004eae:	d0fa      	beq.n	8004ea6 <_dtoa_r+0xb06>
 8004eb0:	e5c2      	b.n	8004a38 <_dtoa_r+0x698>
 8004eb2:	459a      	cmp	sl, r3
 8004eb4:	d1a4      	bne.n	8004e00 <_dtoa_r+0xa60>
 8004eb6:	9b04      	ldr	r3, [sp, #16]
 8004eb8:	3301      	adds	r3, #1
 8004eba:	9304      	str	r3, [sp, #16]
 8004ebc:	2331      	movs	r3, #49	@ 0x31
 8004ebe:	f88a 3000 	strb.w	r3, [sl]
 8004ec2:	e5b9      	b.n	8004a38 <_dtoa_r+0x698>
 8004ec4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004ec6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004f24 <_dtoa_r+0xb84>
 8004eca:	b11b      	cbz	r3, 8004ed4 <_dtoa_r+0xb34>
 8004ecc:	f10a 0308 	add.w	r3, sl, #8
 8004ed0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004ed2:	6013      	str	r3, [r2, #0]
 8004ed4:	4650      	mov	r0, sl
 8004ed6:	b019      	add	sp, #100	@ 0x64
 8004ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	f77f ae37 	ble.w	8004b52 <_dtoa_r+0x7b2>
 8004ee4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ee6:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ee8:	2001      	movs	r0, #1
 8004eea:	e655      	b.n	8004b98 <_dtoa_r+0x7f8>
 8004eec:	9b00      	ldr	r3, [sp, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	f77f aed6 	ble.w	8004ca0 <_dtoa_r+0x900>
 8004ef4:	4656      	mov	r6, sl
 8004ef6:	4621      	mov	r1, r4
 8004ef8:	4648      	mov	r0, r9
 8004efa:	f7ff f9c8 	bl	800428e <quorem>
 8004efe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004f02:	f806 8b01 	strb.w	r8, [r6], #1
 8004f06:	9b00      	ldr	r3, [sp, #0]
 8004f08:	eba6 020a 	sub.w	r2, r6, sl
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	ddb3      	ble.n	8004e78 <_dtoa_r+0xad8>
 8004f10:	4649      	mov	r1, r9
 8004f12:	2300      	movs	r3, #0
 8004f14:	220a      	movs	r2, #10
 8004f16:	4658      	mov	r0, fp
 8004f18:	f000 f8b2 	bl	8005080 <__multadd>
 8004f1c:	4681      	mov	r9, r0
 8004f1e:	e7ea      	b.n	8004ef6 <_dtoa_r+0xb56>
 8004f20:	0800633c 	.word	0x0800633c
 8004f24:	080062c0 	.word	0x080062c0

08004f28 <_free_r>:
 8004f28:	b538      	push	{r3, r4, r5, lr}
 8004f2a:	4605      	mov	r5, r0
 8004f2c:	2900      	cmp	r1, #0
 8004f2e:	d041      	beq.n	8004fb4 <_free_r+0x8c>
 8004f30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f34:	1f0c      	subs	r4, r1, #4
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	bfb8      	it	lt
 8004f3a:	18e4      	addlt	r4, r4, r3
 8004f3c:	f7fe fb7c 	bl	8003638 <__malloc_lock>
 8004f40:	4a1d      	ldr	r2, [pc, #116]	@ (8004fb8 <_free_r+0x90>)
 8004f42:	6813      	ldr	r3, [r2, #0]
 8004f44:	b933      	cbnz	r3, 8004f54 <_free_r+0x2c>
 8004f46:	6063      	str	r3, [r4, #4]
 8004f48:	6014      	str	r4, [r2, #0]
 8004f4a:	4628      	mov	r0, r5
 8004f4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f50:	f7fe bb78 	b.w	8003644 <__malloc_unlock>
 8004f54:	42a3      	cmp	r3, r4
 8004f56:	d908      	bls.n	8004f6a <_free_r+0x42>
 8004f58:	6820      	ldr	r0, [r4, #0]
 8004f5a:	1821      	adds	r1, r4, r0
 8004f5c:	428b      	cmp	r3, r1
 8004f5e:	bf01      	itttt	eq
 8004f60:	6819      	ldreq	r1, [r3, #0]
 8004f62:	685b      	ldreq	r3, [r3, #4]
 8004f64:	1809      	addeq	r1, r1, r0
 8004f66:	6021      	streq	r1, [r4, #0]
 8004f68:	e7ed      	b.n	8004f46 <_free_r+0x1e>
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	b10b      	cbz	r3, 8004f74 <_free_r+0x4c>
 8004f70:	42a3      	cmp	r3, r4
 8004f72:	d9fa      	bls.n	8004f6a <_free_r+0x42>
 8004f74:	6811      	ldr	r1, [r2, #0]
 8004f76:	1850      	adds	r0, r2, r1
 8004f78:	42a0      	cmp	r0, r4
 8004f7a:	d10b      	bne.n	8004f94 <_free_r+0x6c>
 8004f7c:	6820      	ldr	r0, [r4, #0]
 8004f7e:	4401      	add	r1, r0
 8004f80:	1850      	adds	r0, r2, r1
 8004f82:	4283      	cmp	r3, r0
 8004f84:	6011      	str	r1, [r2, #0]
 8004f86:	d1e0      	bne.n	8004f4a <_free_r+0x22>
 8004f88:	6818      	ldr	r0, [r3, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	6053      	str	r3, [r2, #4]
 8004f8e:	4408      	add	r0, r1
 8004f90:	6010      	str	r0, [r2, #0]
 8004f92:	e7da      	b.n	8004f4a <_free_r+0x22>
 8004f94:	d902      	bls.n	8004f9c <_free_r+0x74>
 8004f96:	230c      	movs	r3, #12
 8004f98:	602b      	str	r3, [r5, #0]
 8004f9a:	e7d6      	b.n	8004f4a <_free_r+0x22>
 8004f9c:	6820      	ldr	r0, [r4, #0]
 8004f9e:	1821      	adds	r1, r4, r0
 8004fa0:	428b      	cmp	r3, r1
 8004fa2:	bf04      	itt	eq
 8004fa4:	6819      	ldreq	r1, [r3, #0]
 8004fa6:	685b      	ldreq	r3, [r3, #4]
 8004fa8:	6063      	str	r3, [r4, #4]
 8004faa:	bf04      	itt	eq
 8004fac:	1809      	addeq	r1, r1, r0
 8004fae:	6021      	streq	r1, [r4, #0]
 8004fb0:	6054      	str	r4, [r2, #4]
 8004fb2:	e7ca      	b.n	8004f4a <_free_r+0x22>
 8004fb4:	bd38      	pop	{r3, r4, r5, pc}
 8004fb6:	bf00      	nop
 8004fb8:	200002d8 	.word	0x200002d8

08004fbc <_Balloc>:
 8004fbc:	b570      	push	{r4, r5, r6, lr}
 8004fbe:	69c6      	ldr	r6, [r0, #28]
 8004fc0:	4604      	mov	r4, r0
 8004fc2:	460d      	mov	r5, r1
 8004fc4:	b976      	cbnz	r6, 8004fe4 <_Balloc+0x28>
 8004fc6:	2010      	movs	r0, #16
 8004fc8:	f7fe fa8c 	bl	80034e4 <malloc>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	61e0      	str	r0, [r4, #28]
 8004fd0:	b920      	cbnz	r0, 8004fdc <_Balloc+0x20>
 8004fd2:	4b18      	ldr	r3, [pc, #96]	@ (8005034 <_Balloc+0x78>)
 8004fd4:	4818      	ldr	r0, [pc, #96]	@ (8005038 <_Balloc+0x7c>)
 8004fd6:	216b      	movs	r1, #107	@ 0x6b
 8004fd8:	f000 ff74 	bl	8005ec4 <__assert_func>
 8004fdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004fe0:	6006      	str	r6, [r0, #0]
 8004fe2:	60c6      	str	r6, [r0, #12]
 8004fe4:	69e6      	ldr	r6, [r4, #28]
 8004fe6:	68f3      	ldr	r3, [r6, #12]
 8004fe8:	b183      	cbz	r3, 800500c <_Balloc+0x50>
 8004fea:	69e3      	ldr	r3, [r4, #28]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004ff2:	b9b8      	cbnz	r0, 8005024 <_Balloc+0x68>
 8004ff4:	2101      	movs	r1, #1
 8004ff6:	fa01 f605 	lsl.w	r6, r1, r5
 8004ffa:	1d72      	adds	r2, r6, #5
 8004ffc:	0092      	lsls	r2, r2, #2
 8004ffe:	4620      	mov	r0, r4
 8005000:	f000 ff7e 	bl	8005f00 <_calloc_r>
 8005004:	b160      	cbz	r0, 8005020 <_Balloc+0x64>
 8005006:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800500a:	e00e      	b.n	800502a <_Balloc+0x6e>
 800500c:	2221      	movs	r2, #33	@ 0x21
 800500e:	2104      	movs	r1, #4
 8005010:	4620      	mov	r0, r4
 8005012:	f000 ff75 	bl	8005f00 <_calloc_r>
 8005016:	69e3      	ldr	r3, [r4, #28]
 8005018:	60f0      	str	r0, [r6, #12]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d1e4      	bne.n	8004fea <_Balloc+0x2e>
 8005020:	2000      	movs	r0, #0
 8005022:	bd70      	pop	{r4, r5, r6, pc}
 8005024:	6802      	ldr	r2, [r0, #0]
 8005026:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800502a:	2300      	movs	r3, #0
 800502c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005030:	e7f7      	b.n	8005022 <_Balloc+0x66>
 8005032:	bf00      	nop
 8005034:	080062cd 	.word	0x080062cd
 8005038:	0800634d 	.word	0x0800634d

0800503c <_Bfree>:
 800503c:	b570      	push	{r4, r5, r6, lr}
 800503e:	69c6      	ldr	r6, [r0, #28]
 8005040:	4605      	mov	r5, r0
 8005042:	460c      	mov	r4, r1
 8005044:	b976      	cbnz	r6, 8005064 <_Bfree+0x28>
 8005046:	2010      	movs	r0, #16
 8005048:	f7fe fa4c 	bl	80034e4 <malloc>
 800504c:	4602      	mov	r2, r0
 800504e:	61e8      	str	r0, [r5, #28]
 8005050:	b920      	cbnz	r0, 800505c <_Bfree+0x20>
 8005052:	4b09      	ldr	r3, [pc, #36]	@ (8005078 <_Bfree+0x3c>)
 8005054:	4809      	ldr	r0, [pc, #36]	@ (800507c <_Bfree+0x40>)
 8005056:	218f      	movs	r1, #143	@ 0x8f
 8005058:	f000 ff34 	bl	8005ec4 <__assert_func>
 800505c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005060:	6006      	str	r6, [r0, #0]
 8005062:	60c6      	str	r6, [r0, #12]
 8005064:	b13c      	cbz	r4, 8005076 <_Bfree+0x3a>
 8005066:	69eb      	ldr	r3, [r5, #28]
 8005068:	6862      	ldr	r2, [r4, #4]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005070:	6021      	str	r1, [r4, #0]
 8005072:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005076:	bd70      	pop	{r4, r5, r6, pc}
 8005078:	080062cd 	.word	0x080062cd
 800507c:	0800634d 	.word	0x0800634d

08005080 <__multadd>:
 8005080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005084:	690d      	ldr	r5, [r1, #16]
 8005086:	4607      	mov	r7, r0
 8005088:	460c      	mov	r4, r1
 800508a:	461e      	mov	r6, r3
 800508c:	f101 0c14 	add.w	ip, r1, #20
 8005090:	2000      	movs	r0, #0
 8005092:	f8dc 3000 	ldr.w	r3, [ip]
 8005096:	b299      	uxth	r1, r3
 8005098:	fb02 6101 	mla	r1, r2, r1, r6
 800509c:	0c1e      	lsrs	r6, r3, #16
 800509e:	0c0b      	lsrs	r3, r1, #16
 80050a0:	fb02 3306 	mla	r3, r2, r6, r3
 80050a4:	b289      	uxth	r1, r1
 80050a6:	3001      	adds	r0, #1
 80050a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80050ac:	4285      	cmp	r5, r0
 80050ae:	f84c 1b04 	str.w	r1, [ip], #4
 80050b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80050b6:	dcec      	bgt.n	8005092 <__multadd+0x12>
 80050b8:	b30e      	cbz	r6, 80050fe <__multadd+0x7e>
 80050ba:	68a3      	ldr	r3, [r4, #8]
 80050bc:	42ab      	cmp	r3, r5
 80050be:	dc19      	bgt.n	80050f4 <__multadd+0x74>
 80050c0:	6861      	ldr	r1, [r4, #4]
 80050c2:	4638      	mov	r0, r7
 80050c4:	3101      	adds	r1, #1
 80050c6:	f7ff ff79 	bl	8004fbc <_Balloc>
 80050ca:	4680      	mov	r8, r0
 80050cc:	b928      	cbnz	r0, 80050da <__multadd+0x5a>
 80050ce:	4602      	mov	r2, r0
 80050d0:	4b0c      	ldr	r3, [pc, #48]	@ (8005104 <__multadd+0x84>)
 80050d2:	480d      	ldr	r0, [pc, #52]	@ (8005108 <__multadd+0x88>)
 80050d4:	21ba      	movs	r1, #186	@ 0xba
 80050d6:	f000 fef5 	bl	8005ec4 <__assert_func>
 80050da:	6922      	ldr	r2, [r4, #16]
 80050dc:	3202      	adds	r2, #2
 80050de:	f104 010c 	add.w	r1, r4, #12
 80050e2:	0092      	lsls	r2, r2, #2
 80050e4:	300c      	adds	r0, #12
 80050e6:	f000 fedf 	bl	8005ea8 <memcpy>
 80050ea:	4621      	mov	r1, r4
 80050ec:	4638      	mov	r0, r7
 80050ee:	f7ff ffa5 	bl	800503c <_Bfree>
 80050f2:	4644      	mov	r4, r8
 80050f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80050f8:	3501      	adds	r5, #1
 80050fa:	615e      	str	r6, [r3, #20]
 80050fc:	6125      	str	r5, [r4, #16]
 80050fe:	4620      	mov	r0, r4
 8005100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005104:	0800633c 	.word	0x0800633c
 8005108:	0800634d 	.word	0x0800634d

0800510c <__hi0bits>:
 800510c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005110:	4603      	mov	r3, r0
 8005112:	bf36      	itet	cc
 8005114:	0403      	lslcc	r3, r0, #16
 8005116:	2000      	movcs	r0, #0
 8005118:	2010      	movcc	r0, #16
 800511a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800511e:	bf3c      	itt	cc
 8005120:	021b      	lslcc	r3, r3, #8
 8005122:	3008      	addcc	r0, #8
 8005124:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005128:	bf3c      	itt	cc
 800512a:	011b      	lslcc	r3, r3, #4
 800512c:	3004      	addcc	r0, #4
 800512e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005132:	bf3c      	itt	cc
 8005134:	009b      	lslcc	r3, r3, #2
 8005136:	3002      	addcc	r0, #2
 8005138:	2b00      	cmp	r3, #0
 800513a:	db05      	blt.n	8005148 <__hi0bits+0x3c>
 800513c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005140:	f100 0001 	add.w	r0, r0, #1
 8005144:	bf08      	it	eq
 8005146:	2020      	moveq	r0, #32
 8005148:	4770      	bx	lr

0800514a <__lo0bits>:
 800514a:	6803      	ldr	r3, [r0, #0]
 800514c:	4602      	mov	r2, r0
 800514e:	f013 0007 	ands.w	r0, r3, #7
 8005152:	d00b      	beq.n	800516c <__lo0bits+0x22>
 8005154:	07d9      	lsls	r1, r3, #31
 8005156:	d421      	bmi.n	800519c <__lo0bits+0x52>
 8005158:	0798      	lsls	r0, r3, #30
 800515a:	bf49      	itett	mi
 800515c:	085b      	lsrmi	r3, r3, #1
 800515e:	089b      	lsrpl	r3, r3, #2
 8005160:	2001      	movmi	r0, #1
 8005162:	6013      	strmi	r3, [r2, #0]
 8005164:	bf5c      	itt	pl
 8005166:	6013      	strpl	r3, [r2, #0]
 8005168:	2002      	movpl	r0, #2
 800516a:	4770      	bx	lr
 800516c:	b299      	uxth	r1, r3
 800516e:	b909      	cbnz	r1, 8005174 <__lo0bits+0x2a>
 8005170:	0c1b      	lsrs	r3, r3, #16
 8005172:	2010      	movs	r0, #16
 8005174:	b2d9      	uxtb	r1, r3
 8005176:	b909      	cbnz	r1, 800517c <__lo0bits+0x32>
 8005178:	3008      	adds	r0, #8
 800517a:	0a1b      	lsrs	r3, r3, #8
 800517c:	0719      	lsls	r1, r3, #28
 800517e:	bf04      	itt	eq
 8005180:	091b      	lsreq	r3, r3, #4
 8005182:	3004      	addeq	r0, #4
 8005184:	0799      	lsls	r1, r3, #30
 8005186:	bf04      	itt	eq
 8005188:	089b      	lsreq	r3, r3, #2
 800518a:	3002      	addeq	r0, #2
 800518c:	07d9      	lsls	r1, r3, #31
 800518e:	d403      	bmi.n	8005198 <__lo0bits+0x4e>
 8005190:	085b      	lsrs	r3, r3, #1
 8005192:	f100 0001 	add.w	r0, r0, #1
 8005196:	d003      	beq.n	80051a0 <__lo0bits+0x56>
 8005198:	6013      	str	r3, [r2, #0]
 800519a:	4770      	bx	lr
 800519c:	2000      	movs	r0, #0
 800519e:	4770      	bx	lr
 80051a0:	2020      	movs	r0, #32
 80051a2:	4770      	bx	lr

080051a4 <__i2b>:
 80051a4:	b510      	push	{r4, lr}
 80051a6:	460c      	mov	r4, r1
 80051a8:	2101      	movs	r1, #1
 80051aa:	f7ff ff07 	bl	8004fbc <_Balloc>
 80051ae:	4602      	mov	r2, r0
 80051b0:	b928      	cbnz	r0, 80051be <__i2b+0x1a>
 80051b2:	4b05      	ldr	r3, [pc, #20]	@ (80051c8 <__i2b+0x24>)
 80051b4:	4805      	ldr	r0, [pc, #20]	@ (80051cc <__i2b+0x28>)
 80051b6:	f240 1145 	movw	r1, #325	@ 0x145
 80051ba:	f000 fe83 	bl	8005ec4 <__assert_func>
 80051be:	2301      	movs	r3, #1
 80051c0:	6144      	str	r4, [r0, #20]
 80051c2:	6103      	str	r3, [r0, #16]
 80051c4:	bd10      	pop	{r4, pc}
 80051c6:	bf00      	nop
 80051c8:	0800633c 	.word	0x0800633c
 80051cc:	0800634d 	.word	0x0800634d

080051d0 <__multiply>:
 80051d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051d4:	4614      	mov	r4, r2
 80051d6:	690a      	ldr	r2, [r1, #16]
 80051d8:	6923      	ldr	r3, [r4, #16]
 80051da:	429a      	cmp	r2, r3
 80051dc:	bfa8      	it	ge
 80051de:	4623      	movge	r3, r4
 80051e0:	460f      	mov	r7, r1
 80051e2:	bfa4      	itt	ge
 80051e4:	460c      	movge	r4, r1
 80051e6:	461f      	movge	r7, r3
 80051e8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80051ec:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80051f0:	68a3      	ldr	r3, [r4, #8]
 80051f2:	6861      	ldr	r1, [r4, #4]
 80051f4:	eb0a 0609 	add.w	r6, sl, r9
 80051f8:	42b3      	cmp	r3, r6
 80051fa:	b085      	sub	sp, #20
 80051fc:	bfb8      	it	lt
 80051fe:	3101      	addlt	r1, #1
 8005200:	f7ff fedc 	bl	8004fbc <_Balloc>
 8005204:	b930      	cbnz	r0, 8005214 <__multiply+0x44>
 8005206:	4602      	mov	r2, r0
 8005208:	4b44      	ldr	r3, [pc, #272]	@ (800531c <__multiply+0x14c>)
 800520a:	4845      	ldr	r0, [pc, #276]	@ (8005320 <__multiply+0x150>)
 800520c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005210:	f000 fe58 	bl	8005ec4 <__assert_func>
 8005214:	f100 0514 	add.w	r5, r0, #20
 8005218:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800521c:	462b      	mov	r3, r5
 800521e:	2200      	movs	r2, #0
 8005220:	4543      	cmp	r3, r8
 8005222:	d321      	bcc.n	8005268 <__multiply+0x98>
 8005224:	f107 0114 	add.w	r1, r7, #20
 8005228:	f104 0214 	add.w	r2, r4, #20
 800522c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005230:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005234:	9302      	str	r3, [sp, #8]
 8005236:	1b13      	subs	r3, r2, r4
 8005238:	3b15      	subs	r3, #21
 800523a:	f023 0303 	bic.w	r3, r3, #3
 800523e:	3304      	adds	r3, #4
 8005240:	f104 0715 	add.w	r7, r4, #21
 8005244:	42ba      	cmp	r2, r7
 8005246:	bf38      	it	cc
 8005248:	2304      	movcc	r3, #4
 800524a:	9301      	str	r3, [sp, #4]
 800524c:	9b02      	ldr	r3, [sp, #8]
 800524e:	9103      	str	r1, [sp, #12]
 8005250:	428b      	cmp	r3, r1
 8005252:	d80c      	bhi.n	800526e <__multiply+0x9e>
 8005254:	2e00      	cmp	r6, #0
 8005256:	dd03      	ble.n	8005260 <__multiply+0x90>
 8005258:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800525c:	2b00      	cmp	r3, #0
 800525e:	d05b      	beq.n	8005318 <__multiply+0x148>
 8005260:	6106      	str	r6, [r0, #16]
 8005262:	b005      	add	sp, #20
 8005264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005268:	f843 2b04 	str.w	r2, [r3], #4
 800526c:	e7d8      	b.n	8005220 <__multiply+0x50>
 800526e:	f8b1 a000 	ldrh.w	sl, [r1]
 8005272:	f1ba 0f00 	cmp.w	sl, #0
 8005276:	d024      	beq.n	80052c2 <__multiply+0xf2>
 8005278:	f104 0e14 	add.w	lr, r4, #20
 800527c:	46a9      	mov	r9, r5
 800527e:	f04f 0c00 	mov.w	ip, #0
 8005282:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005286:	f8d9 3000 	ldr.w	r3, [r9]
 800528a:	fa1f fb87 	uxth.w	fp, r7
 800528e:	b29b      	uxth	r3, r3
 8005290:	fb0a 330b 	mla	r3, sl, fp, r3
 8005294:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005298:	f8d9 7000 	ldr.w	r7, [r9]
 800529c:	4463      	add	r3, ip
 800529e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80052a2:	fb0a c70b 	mla	r7, sl, fp, ip
 80052a6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80052b0:	4572      	cmp	r2, lr
 80052b2:	f849 3b04 	str.w	r3, [r9], #4
 80052b6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80052ba:	d8e2      	bhi.n	8005282 <__multiply+0xb2>
 80052bc:	9b01      	ldr	r3, [sp, #4]
 80052be:	f845 c003 	str.w	ip, [r5, r3]
 80052c2:	9b03      	ldr	r3, [sp, #12]
 80052c4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80052c8:	3104      	adds	r1, #4
 80052ca:	f1b9 0f00 	cmp.w	r9, #0
 80052ce:	d021      	beq.n	8005314 <__multiply+0x144>
 80052d0:	682b      	ldr	r3, [r5, #0]
 80052d2:	f104 0c14 	add.w	ip, r4, #20
 80052d6:	46ae      	mov	lr, r5
 80052d8:	f04f 0a00 	mov.w	sl, #0
 80052dc:	f8bc b000 	ldrh.w	fp, [ip]
 80052e0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80052e4:	fb09 770b 	mla	r7, r9, fp, r7
 80052e8:	4457      	add	r7, sl
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80052f0:	f84e 3b04 	str.w	r3, [lr], #4
 80052f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80052f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80052fc:	f8be 3000 	ldrh.w	r3, [lr]
 8005300:	fb09 330a 	mla	r3, r9, sl, r3
 8005304:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005308:	4562      	cmp	r2, ip
 800530a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800530e:	d8e5      	bhi.n	80052dc <__multiply+0x10c>
 8005310:	9f01      	ldr	r7, [sp, #4]
 8005312:	51eb      	str	r3, [r5, r7]
 8005314:	3504      	adds	r5, #4
 8005316:	e799      	b.n	800524c <__multiply+0x7c>
 8005318:	3e01      	subs	r6, #1
 800531a:	e79b      	b.n	8005254 <__multiply+0x84>
 800531c:	0800633c 	.word	0x0800633c
 8005320:	0800634d 	.word	0x0800634d

08005324 <__pow5mult>:
 8005324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005328:	4615      	mov	r5, r2
 800532a:	f012 0203 	ands.w	r2, r2, #3
 800532e:	4607      	mov	r7, r0
 8005330:	460e      	mov	r6, r1
 8005332:	d007      	beq.n	8005344 <__pow5mult+0x20>
 8005334:	4c25      	ldr	r4, [pc, #148]	@ (80053cc <__pow5mult+0xa8>)
 8005336:	3a01      	subs	r2, #1
 8005338:	2300      	movs	r3, #0
 800533a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800533e:	f7ff fe9f 	bl	8005080 <__multadd>
 8005342:	4606      	mov	r6, r0
 8005344:	10ad      	asrs	r5, r5, #2
 8005346:	d03d      	beq.n	80053c4 <__pow5mult+0xa0>
 8005348:	69fc      	ldr	r4, [r7, #28]
 800534a:	b97c      	cbnz	r4, 800536c <__pow5mult+0x48>
 800534c:	2010      	movs	r0, #16
 800534e:	f7fe f8c9 	bl	80034e4 <malloc>
 8005352:	4602      	mov	r2, r0
 8005354:	61f8      	str	r0, [r7, #28]
 8005356:	b928      	cbnz	r0, 8005364 <__pow5mult+0x40>
 8005358:	4b1d      	ldr	r3, [pc, #116]	@ (80053d0 <__pow5mult+0xac>)
 800535a:	481e      	ldr	r0, [pc, #120]	@ (80053d4 <__pow5mult+0xb0>)
 800535c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005360:	f000 fdb0 	bl	8005ec4 <__assert_func>
 8005364:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005368:	6004      	str	r4, [r0, #0]
 800536a:	60c4      	str	r4, [r0, #12]
 800536c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005370:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005374:	b94c      	cbnz	r4, 800538a <__pow5mult+0x66>
 8005376:	f240 2171 	movw	r1, #625	@ 0x271
 800537a:	4638      	mov	r0, r7
 800537c:	f7ff ff12 	bl	80051a4 <__i2b>
 8005380:	2300      	movs	r3, #0
 8005382:	f8c8 0008 	str.w	r0, [r8, #8]
 8005386:	4604      	mov	r4, r0
 8005388:	6003      	str	r3, [r0, #0]
 800538a:	f04f 0900 	mov.w	r9, #0
 800538e:	07eb      	lsls	r3, r5, #31
 8005390:	d50a      	bpl.n	80053a8 <__pow5mult+0x84>
 8005392:	4631      	mov	r1, r6
 8005394:	4622      	mov	r2, r4
 8005396:	4638      	mov	r0, r7
 8005398:	f7ff ff1a 	bl	80051d0 <__multiply>
 800539c:	4631      	mov	r1, r6
 800539e:	4680      	mov	r8, r0
 80053a0:	4638      	mov	r0, r7
 80053a2:	f7ff fe4b 	bl	800503c <_Bfree>
 80053a6:	4646      	mov	r6, r8
 80053a8:	106d      	asrs	r5, r5, #1
 80053aa:	d00b      	beq.n	80053c4 <__pow5mult+0xa0>
 80053ac:	6820      	ldr	r0, [r4, #0]
 80053ae:	b938      	cbnz	r0, 80053c0 <__pow5mult+0x9c>
 80053b0:	4622      	mov	r2, r4
 80053b2:	4621      	mov	r1, r4
 80053b4:	4638      	mov	r0, r7
 80053b6:	f7ff ff0b 	bl	80051d0 <__multiply>
 80053ba:	6020      	str	r0, [r4, #0]
 80053bc:	f8c0 9000 	str.w	r9, [r0]
 80053c0:	4604      	mov	r4, r0
 80053c2:	e7e4      	b.n	800538e <__pow5mult+0x6a>
 80053c4:	4630      	mov	r0, r6
 80053c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053ca:	bf00      	nop
 80053cc:	080063a8 	.word	0x080063a8
 80053d0:	080062cd 	.word	0x080062cd
 80053d4:	0800634d 	.word	0x0800634d

080053d8 <__lshift>:
 80053d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053dc:	460c      	mov	r4, r1
 80053de:	6849      	ldr	r1, [r1, #4]
 80053e0:	6923      	ldr	r3, [r4, #16]
 80053e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80053e6:	68a3      	ldr	r3, [r4, #8]
 80053e8:	4607      	mov	r7, r0
 80053ea:	4691      	mov	r9, r2
 80053ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80053f0:	f108 0601 	add.w	r6, r8, #1
 80053f4:	42b3      	cmp	r3, r6
 80053f6:	db0b      	blt.n	8005410 <__lshift+0x38>
 80053f8:	4638      	mov	r0, r7
 80053fa:	f7ff fddf 	bl	8004fbc <_Balloc>
 80053fe:	4605      	mov	r5, r0
 8005400:	b948      	cbnz	r0, 8005416 <__lshift+0x3e>
 8005402:	4602      	mov	r2, r0
 8005404:	4b28      	ldr	r3, [pc, #160]	@ (80054a8 <__lshift+0xd0>)
 8005406:	4829      	ldr	r0, [pc, #164]	@ (80054ac <__lshift+0xd4>)
 8005408:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800540c:	f000 fd5a 	bl	8005ec4 <__assert_func>
 8005410:	3101      	adds	r1, #1
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	e7ee      	b.n	80053f4 <__lshift+0x1c>
 8005416:	2300      	movs	r3, #0
 8005418:	f100 0114 	add.w	r1, r0, #20
 800541c:	f100 0210 	add.w	r2, r0, #16
 8005420:	4618      	mov	r0, r3
 8005422:	4553      	cmp	r3, sl
 8005424:	db33      	blt.n	800548e <__lshift+0xb6>
 8005426:	6920      	ldr	r0, [r4, #16]
 8005428:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800542c:	f104 0314 	add.w	r3, r4, #20
 8005430:	f019 091f 	ands.w	r9, r9, #31
 8005434:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005438:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800543c:	d02b      	beq.n	8005496 <__lshift+0xbe>
 800543e:	f1c9 0e20 	rsb	lr, r9, #32
 8005442:	468a      	mov	sl, r1
 8005444:	2200      	movs	r2, #0
 8005446:	6818      	ldr	r0, [r3, #0]
 8005448:	fa00 f009 	lsl.w	r0, r0, r9
 800544c:	4310      	orrs	r0, r2
 800544e:	f84a 0b04 	str.w	r0, [sl], #4
 8005452:	f853 2b04 	ldr.w	r2, [r3], #4
 8005456:	459c      	cmp	ip, r3
 8005458:	fa22 f20e 	lsr.w	r2, r2, lr
 800545c:	d8f3      	bhi.n	8005446 <__lshift+0x6e>
 800545e:	ebac 0304 	sub.w	r3, ip, r4
 8005462:	3b15      	subs	r3, #21
 8005464:	f023 0303 	bic.w	r3, r3, #3
 8005468:	3304      	adds	r3, #4
 800546a:	f104 0015 	add.w	r0, r4, #21
 800546e:	4584      	cmp	ip, r0
 8005470:	bf38      	it	cc
 8005472:	2304      	movcc	r3, #4
 8005474:	50ca      	str	r2, [r1, r3]
 8005476:	b10a      	cbz	r2, 800547c <__lshift+0xa4>
 8005478:	f108 0602 	add.w	r6, r8, #2
 800547c:	3e01      	subs	r6, #1
 800547e:	4638      	mov	r0, r7
 8005480:	612e      	str	r6, [r5, #16]
 8005482:	4621      	mov	r1, r4
 8005484:	f7ff fdda 	bl	800503c <_Bfree>
 8005488:	4628      	mov	r0, r5
 800548a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800548e:	f842 0f04 	str.w	r0, [r2, #4]!
 8005492:	3301      	adds	r3, #1
 8005494:	e7c5      	b.n	8005422 <__lshift+0x4a>
 8005496:	3904      	subs	r1, #4
 8005498:	f853 2b04 	ldr.w	r2, [r3], #4
 800549c:	f841 2f04 	str.w	r2, [r1, #4]!
 80054a0:	459c      	cmp	ip, r3
 80054a2:	d8f9      	bhi.n	8005498 <__lshift+0xc0>
 80054a4:	e7ea      	b.n	800547c <__lshift+0xa4>
 80054a6:	bf00      	nop
 80054a8:	0800633c 	.word	0x0800633c
 80054ac:	0800634d 	.word	0x0800634d

080054b0 <__mcmp>:
 80054b0:	690a      	ldr	r2, [r1, #16]
 80054b2:	4603      	mov	r3, r0
 80054b4:	6900      	ldr	r0, [r0, #16]
 80054b6:	1a80      	subs	r0, r0, r2
 80054b8:	b530      	push	{r4, r5, lr}
 80054ba:	d10e      	bne.n	80054da <__mcmp+0x2a>
 80054bc:	3314      	adds	r3, #20
 80054be:	3114      	adds	r1, #20
 80054c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80054c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80054c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80054cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80054d0:	4295      	cmp	r5, r2
 80054d2:	d003      	beq.n	80054dc <__mcmp+0x2c>
 80054d4:	d205      	bcs.n	80054e2 <__mcmp+0x32>
 80054d6:	f04f 30ff 	mov.w	r0, #4294967295
 80054da:	bd30      	pop	{r4, r5, pc}
 80054dc:	42a3      	cmp	r3, r4
 80054de:	d3f3      	bcc.n	80054c8 <__mcmp+0x18>
 80054e0:	e7fb      	b.n	80054da <__mcmp+0x2a>
 80054e2:	2001      	movs	r0, #1
 80054e4:	e7f9      	b.n	80054da <__mcmp+0x2a>
	...

080054e8 <__mdiff>:
 80054e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ec:	4689      	mov	r9, r1
 80054ee:	4606      	mov	r6, r0
 80054f0:	4611      	mov	r1, r2
 80054f2:	4648      	mov	r0, r9
 80054f4:	4614      	mov	r4, r2
 80054f6:	f7ff ffdb 	bl	80054b0 <__mcmp>
 80054fa:	1e05      	subs	r5, r0, #0
 80054fc:	d112      	bne.n	8005524 <__mdiff+0x3c>
 80054fe:	4629      	mov	r1, r5
 8005500:	4630      	mov	r0, r6
 8005502:	f7ff fd5b 	bl	8004fbc <_Balloc>
 8005506:	4602      	mov	r2, r0
 8005508:	b928      	cbnz	r0, 8005516 <__mdiff+0x2e>
 800550a:	4b3f      	ldr	r3, [pc, #252]	@ (8005608 <__mdiff+0x120>)
 800550c:	f240 2137 	movw	r1, #567	@ 0x237
 8005510:	483e      	ldr	r0, [pc, #248]	@ (800560c <__mdiff+0x124>)
 8005512:	f000 fcd7 	bl	8005ec4 <__assert_func>
 8005516:	2301      	movs	r3, #1
 8005518:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800551c:	4610      	mov	r0, r2
 800551e:	b003      	add	sp, #12
 8005520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005524:	bfbc      	itt	lt
 8005526:	464b      	movlt	r3, r9
 8005528:	46a1      	movlt	r9, r4
 800552a:	4630      	mov	r0, r6
 800552c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005530:	bfba      	itte	lt
 8005532:	461c      	movlt	r4, r3
 8005534:	2501      	movlt	r5, #1
 8005536:	2500      	movge	r5, #0
 8005538:	f7ff fd40 	bl	8004fbc <_Balloc>
 800553c:	4602      	mov	r2, r0
 800553e:	b918      	cbnz	r0, 8005548 <__mdiff+0x60>
 8005540:	4b31      	ldr	r3, [pc, #196]	@ (8005608 <__mdiff+0x120>)
 8005542:	f240 2145 	movw	r1, #581	@ 0x245
 8005546:	e7e3      	b.n	8005510 <__mdiff+0x28>
 8005548:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800554c:	6926      	ldr	r6, [r4, #16]
 800554e:	60c5      	str	r5, [r0, #12]
 8005550:	f109 0310 	add.w	r3, r9, #16
 8005554:	f109 0514 	add.w	r5, r9, #20
 8005558:	f104 0e14 	add.w	lr, r4, #20
 800555c:	f100 0b14 	add.w	fp, r0, #20
 8005560:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005564:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005568:	9301      	str	r3, [sp, #4]
 800556a:	46d9      	mov	r9, fp
 800556c:	f04f 0c00 	mov.w	ip, #0
 8005570:	9b01      	ldr	r3, [sp, #4]
 8005572:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005576:	f853 af04 	ldr.w	sl, [r3, #4]!
 800557a:	9301      	str	r3, [sp, #4]
 800557c:	fa1f f38a 	uxth.w	r3, sl
 8005580:	4619      	mov	r1, r3
 8005582:	b283      	uxth	r3, r0
 8005584:	1acb      	subs	r3, r1, r3
 8005586:	0c00      	lsrs	r0, r0, #16
 8005588:	4463      	add	r3, ip
 800558a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800558e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005592:	b29b      	uxth	r3, r3
 8005594:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005598:	4576      	cmp	r6, lr
 800559a:	f849 3b04 	str.w	r3, [r9], #4
 800559e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80055a2:	d8e5      	bhi.n	8005570 <__mdiff+0x88>
 80055a4:	1b33      	subs	r3, r6, r4
 80055a6:	3b15      	subs	r3, #21
 80055a8:	f023 0303 	bic.w	r3, r3, #3
 80055ac:	3415      	adds	r4, #21
 80055ae:	3304      	adds	r3, #4
 80055b0:	42a6      	cmp	r6, r4
 80055b2:	bf38      	it	cc
 80055b4:	2304      	movcc	r3, #4
 80055b6:	441d      	add	r5, r3
 80055b8:	445b      	add	r3, fp
 80055ba:	461e      	mov	r6, r3
 80055bc:	462c      	mov	r4, r5
 80055be:	4544      	cmp	r4, r8
 80055c0:	d30e      	bcc.n	80055e0 <__mdiff+0xf8>
 80055c2:	f108 0103 	add.w	r1, r8, #3
 80055c6:	1b49      	subs	r1, r1, r5
 80055c8:	f021 0103 	bic.w	r1, r1, #3
 80055cc:	3d03      	subs	r5, #3
 80055ce:	45a8      	cmp	r8, r5
 80055d0:	bf38      	it	cc
 80055d2:	2100      	movcc	r1, #0
 80055d4:	440b      	add	r3, r1
 80055d6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80055da:	b191      	cbz	r1, 8005602 <__mdiff+0x11a>
 80055dc:	6117      	str	r7, [r2, #16]
 80055de:	e79d      	b.n	800551c <__mdiff+0x34>
 80055e0:	f854 1b04 	ldr.w	r1, [r4], #4
 80055e4:	46e6      	mov	lr, ip
 80055e6:	0c08      	lsrs	r0, r1, #16
 80055e8:	fa1c fc81 	uxtah	ip, ip, r1
 80055ec:	4471      	add	r1, lr
 80055ee:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80055f2:	b289      	uxth	r1, r1
 80055f4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80055f8:	f846 1b04 	str.w	r1, [r6], #4
 80055fc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005600:	e7dd      	b.n	80055be <__mdiff+0xd6>
 8005602:	3f01      	subs	r7, #1
 8005604:	e7e7      	b.n	80055d6 <__mdiff+0xee>
 8005606:	bf00      	nop
 8005608:	0800633c 	.word	0x0800633c
 800560c:	0800634d 	.word	0x0800634d

08005610 <__d2b>:
 8005610:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005614:	460f      	mov	r7, r1
 8005616:	2101      	movs	r1, #1
 8005618:	ec59 8b10 	vmov	r8, r9, d0
 800561c:	4616      	mov	r6, r2
 800561e:	f7ff fccd 	bl	8004fbc <_Balloc>
 8005622:	4604      	mov	r4, r0
 8005624:	b930      	cbnz	r0, 8005634 <__d2b+0x24>
 8005626:	4602      	mov	r2, r0
 8005628:	4b23      	ldr	r3, [pc, #140]	@ (80056b8 <__d2b+0xa8>)
 800562a:	4824      	ldr	r0, [pc, #144]	@ (80056bc <__d2b+0xac>)
 800562c:	f240 310f 	movw	r1, #783	@ 0x30f
 8005630:	f000 fc48 	bl	8005ec4 <__assert_func>
 8005634:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005638:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800563c:	b10d      	cbz	r5, 8005642 <__d2b+0x32>
 800563e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005642:	9301      	str	r3, [sp, #4]
 8005644:	f1b8 0300 	subs.w	r3, r8, #0
 8005648:	d023      	beq.n	8005692 <__d2b+0x82>
 800564a:	4668      	mov	r0, sp
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	f7ff fd7c 	bl	800514a <__lo0bits>
 8005652:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005656:	b1d0      	cbz	r0, 800568e <__d2b+0x7e>
 8005658:	f1c0 0320 	rsb	r3, r0, #32
 800565c:	fa02 f303 	lsl.w	r3, r2, r3
 8005660:	430b      	orrs	r3, r1
 8005662:	40c2      	lsrs	r2, r0
 8005664:	6163      	str	r3, [r4, #20]
 8005666:	9201      	str	r2, [sp, #4]
 8005668:	9b01      	ldr	r3, [sp, #4]
 800566a:	61a3      	str	r3, [r4, #24]
 800566c:	2b00      	cmp	r3, #0
 800566e:	bf0c      	ite	eq
 8005670:	2201      	moveq	r2, #1
 8005672:	2202      	movne	r2, #2
 8005674:	6122      	str	r2, [r4, #16]
 8005676:	b1a5      	cbz	r5, 80056a2 <__d2b+0x92>
 8005678:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800567c:	4405      	add	r5, r0
 800567e:	603d      	str	r5, [r7, #0]
 8005680:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005684:	6030      	str	r0, [r6, #0]
 8005686:	4620      	mov	r0, r4
 8005688:	b003      	add	sp, #12
 800568a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800568e:	6161      	str	r1, [r4, #20]
 8005690:	e7ea      	b.n	8005668 <__d2b+0x58>
 8005692:	a801      	add	r0, sp, #4
 8005694:	f7ff fd59 	bl	800514a <__lo0bits>
 8005698:	9b01      	ldr	r3, [sp, #4]
 800569a:	6163      	str	r3, [r4, #20]
 800569c:	3020      	adds	r0, #32
 800569e:	2201      	movs	r2, #1
 80056a0:	e7e8      	b.n	8005674 <__d2b+0x64>
 80056a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80056a6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80056aa:	6038      	str	r0, [r7, #0]
 80056ac:	6918      	ldr	r0, [r3, #16]
 80056ae:	f7ff fd2d 	bl	800510c <__hi0bits>
 80056b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80056b6:	e7e5      	b.n	8005684 <__d2b+0x74>
 80056b8:	0800633c 	.word	0x0800633c
 80056bc:	0800634d 	.word	0x0800634d

080056c0 <__ssputs_r>:
 80056c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056c4:	688e      	ldr	r6, [r1, #8]
 80056c6:	461f      	mov	r7, r3
 80056c8:	42be      	cmp	r6, r7
 80056ca:	680b      	ldr	r3, [r1, #0]
 80056cc:	4682      	mov	sl, r0
 80056ce:	460c      	mov	r4, r1
 80056d0:	4690      	mov	r8, r2
 80056d2:	d82d      	bhi.n	8005730 <__ssputs_r+0x70>
 80056d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056d8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80056dc:	d026      	beq.n	800572c <__ssputs_r+0x6c>
 80056de:	6965      	ldr	r5, [r4, #20]
 80056e0:	6909      	ldr	r1, [r1, #16]
 80056e2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056e6:	eba3 0901 	sub.w	r9, r3, r1
 80056ea:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80056ee:	1c7b      	adds	r3, r7, #1
 80056f0:	444b      	add	r3, r9
 80056f2:	106d      	asrs	r5, r5, #1
 80056f4:	429d      	cmp	r5, r3
 80056f6:	bf38      	it	cc
 80056f8:	461d      	movcc	r5, r3
 80056fa:	0553      	lsls	r3, r2, #21
 80056fc:	d527      	bpl.n	800574e <__ssputs_r+0x8e>
 80056fe:	4629      	mov	r1, r5
 8005700:	f7fd ff1a 	bl	8003538 <_malloc_r>
 8005704:	4606      	mov	r6, r0
 8005706:	b360      	cbz	r0, 8005762 <__ssputs_r+0xa2>
 8005708:	6921      	ldr	r1, [r4, #16]
 800570a:	464a      	mov	r2, r9
 800570c:	f000 fbcc 	bl	8005ea8 <memcpy>
 8005710:	89a3      	ldrh	r3, [r4, #12]
 8005712:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800571a:	81a3      	strh	r3, [r4, #12]
 800571c:	6126      	str	r6, [r4, #16]
 800571e:	6165      	str	r5, [r4, #20]
 8005720:	444e      	add	r6, r9
 8005722:	eba5 0509 	sub.w	r5, r5, r9
 8005726:	6026      	str	r6, [r4, #0]
 8005728:	60a5      	str	r5, [r4, #8]
 800572a:	463e      	mov	r6, r7
 800572c:	42be      	cmp	r6, r7
 800572e:	d900      	bls.n	8005732 <__ssputs_r+0x72>
 8005730:	463e      	mov	r6, r7
 8005732:	6820      	ldr	r0, [r4, #0]
 8005734:	4632      	mov	r2, r6
 8005736:	4641      	mov	r1, r8
 8005738:	f000 fb9c 	bl	8005e74 <memmove>
 800573c:	68a3      	ldr	r3, [r4, #8]
 800573e:	1b9b      	subs	r3, r3, r6
 8005740:	60a3      	str	r3, [r4, #8]
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	4433      	add	r3, r6
 8005746:	6023      	str	r3, [r4, #0]
 8005748:	2000      	movs	r0, #0
 800574a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800574e:	462a      	mov	r2, r5
 8005750:	f000 fbfc 	bl	8005f4c <_realloc_r>
 8005754:	4606      	mov	r6, r0
 8005756:	2800      	cmp	r0, #0
 8005758:	d1e0      	bne.n	800571c <__ssputs_r+0x5c>
 800575a:	6921      	ldr	r1, [r4, #16]
 800575c:	4650      	mov	r0, sl
 800575e:	f7ff fbe3 	bl	8004f28 <_free_r>
 8005762:	230c      	movs	r3, #12
 8005764:	f8ca 3000 	str.w	r3, [sl]
 8005768:	89a3      	ldrh	r3, [r4, #12]
 800576a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800576e:	81a3      	strh	r3, [r4, #12]
 8005770:	f04f 30ff 	mov.w	r0, #4294967295
 8005774:	e7e9      	b.n	800574a <__ssputs_r+0x8a>
	...

08005778 <_svfiprintf_r>:
 8005778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800577c:	4698      	mov	r8, r3
 800577e:	898b      	ldrh	r3, [r1, #12]
 8005780:	061b      	lsls	r3, r3, #24
 8005782:	b09d      	sub	sp, #116	@ 0x74
 8005784:	4607      	mov	r7, r0
 8005786:	460d      	mov	r5, r1
 8005788:	4614      	mov	r4, r2
 800578a:	d510      	bpl.n	80057ae <_svfiprintf_r+0x36>
 800578c:	690b      	ldr	r3, [r1, #16]
 800578e:	b973      	cbnz	r3, 80057ae <_svfiprintf_r+0x36>
 8005790:	2140      	movs	r1, #64	@ 0x40
 8005792:	f7fd fed1 	bl	8003538 <_malloc_r>
 8005796:	6028      	str	r0, [r5, #0]
 8005798:	6128      	str	r0, [r5, #16]
 800579a:	b930      	cbnz	r0, 80057aa <_svfiprintf_r+0x32>
 800579c:	230c      	movs	r3, #12
 800579e:	603b      	str	r3, [r7, #0]
 80057a0:	f04f 30ff 	mov.w	r0, #4294967295
 80057a4:	b01d      	add	sp, #116	@ 0x74
 80057a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057aa:	2340      	movs	r3, #64	@ 0x40
 80057ac:	616b      	str	r3, [r5, #20]
 80057ae:	2300      	movs	r3, #0
 80057b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80057b2:	2320      	movs	r3, #32
 80057b4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80057b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80057bc:	2330      	movs	r3, #48	@ 0x30
 80057be:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800595c <_svfiprintf_r+0x1e4>
 80057c2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80057c6:	f04f 0901 	mov.w	r9, #1
 80057ca:	4623      	mov	r3, r4
 80057cc:	469a      	mov	sl, r3
 80057ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057d2:	b10a      	cbz	r2, 80057d8 <_svfiprintf_r+0x60>
 80057d4:	2a25      	cmp	r2, #37	@ 0x25
 80057d6:	d1f9      	bne.n	80057cc <_svfiprintf_r+0x54>
 80057d8:	ebba 0b04 	subs.w	fp, sl, r4
 80057dc:	d00b      	beq.n	80057f6 <_svfiprintf_r+0x7e>
 80057de:	465b      	mov	r3, fp
 80057e0:	4622      	mov	r2, r4
 80057e2:	4629      	mov	r1, r5
 80057e4:	4638      	mov	r0, r7
 80057e6:	f7ff ff6b 	bl	80056c0 <__ssputs_r>
 80057ea:	3001      	adds	r0, #1
 80057ec:	f000 80a7 	beq.w	800593e <_svfiprintf_r+0x1c6>
 80057f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057f2:	445a      	add	r2, fp
 80057f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80057f6:	f89a 3000 	ldrb.w	r3, [sl]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	f000 809f 	beq.w	800593e <_svfiprintf_r+0x1c6>
 8005800:	2300      	movs	r3, #0
 8005802:	f04f 32ff 	mov.w	r2, #4294967295
 8005806:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800580a:	f10a 0a01 	add.w	sl, sl, #1
 800580e:	9304      	str	r3, [sp, #16]
 8005810:	9307      	str	r3, [sp, #28]
 8005812:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005816:	931a      	str	r3, [sp, #104]	@ 0x68
 8005818:	4654      	mov	r4, sl
 800581a:	2205      	movs	r2, #5
 800581c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005820:	484e      	ldr	r0, [pc, #312]	@ (800595c <_svfiprintf_r+0x1e4>)
 8005822:	f7fa fcf5 	bl	8000210 <memchr>
 8005826:	9a04      	ldr	r2, [sp, #16]
 8005828:	b9d8      	cbnz	r0, 8005862 <_svfiprintf_r+0xea>
 800582a:	06d0      	lsls	r0, r2, #27
 800582c:	bf44      	itt	mi
 800582e:	2320      	movmi	r3, #32
 8005830:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005834:	0711      	lsls	r1, r2, #28
 8005836:	bf44      	itt	mi
 8005838:	232b      	movmi	r3, #43	@ 0x2b
 800583a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800583e:	f89a 3000 	ldrb.w	r3, [sl]
 8005842:	2b2a      	cmp	r3, #42	@ 0x2a
 8005844:	d015      	beq.n	8005872 <_svfiprintf_r+0xfa>
 8005846:	9a07      	ldr	r2, [sp, #28]
 8005848:	4654      	mov	r4, sl
 800584a:	2000      	movs	r0, #0
 800584c:	f04f 0c0a 	mov.w	ip, #10
 8005850:	4621      	mov	r1, r4
 8005852:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005856:	3b30      	subs	r3, #48	@ 0x30
 8005858:	2b09      	cmp	r3, #9
 800585a:	d94b      	bls.n	80058f4 <_svfiprintf_r+0x17c>
 800585c:	b1b0      	cbz	r0, 800588c <_svfiprintf_r+0x114>
 800585e:	9207      	str	r2, [sp, #28]
 8005860:	e014      	b.n	800588c <_svfiprintf_r+0x114>
 8005862:	eba0 0308 	sub.w	r3, r0, r8
 8005866:	fa09 f303 	lsl.w	r3, r9, r3
 800586a:	4313      	orrs	r3, r2
 800586c:	9304      	str	r3, [sp, #16]
 800586e:	46a2      	mov	sl, r4
 8005870:	e7d2      	b.n	8005818 <_svfiprintf_r+0xa0>
 8005872:	9b03      	ldr	r3, [sp, #12]
 8005874:	1d19      	adds	r1, r3, #4
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	9103      	str	r1, [sp, #12]
 800587a:	2b00      	cmp	r3, #0
 800587c:	bfbb      	ittet	lt
 800587e:	425b      	neglt	r3, r3
 8005880:	f042 0202 	orrlt.w	r2, r2, #2
 8005884:	9307      	strge	r3, [sp, #28]
 8005886:	9307      	strlt	r3, [sp, #28]
 8005888:	bfb8      	it	lt
 800588a:	9204      	strlt	r2, [sp, #16]
 800588c:	7823      	ldrb	r3, [r4, #0]
 800588e:	2b2e      	cmp	r3, #46	@ 0x2e
 8005890:	d10a      	bne.n	80058a8 <_svfiprintf_r+0x130>
 8005892:	7863      	ldrb	r3, [r4, #1]
 8005894:	2b2a      	cmp	r3, #42	@ 0x2a
 8005896:	d132      	bne.n	80058fe <_svfiprintf_r+0x186>
 8005898:	9b03      	ldr	r3, [sp, #12]
 800589a:	1d1a      	adds	r2, r3, #4
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	9203      	str	r2, [sp, #12]
 80058a0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80058a4:	3402      	adds	r4, #2
 80058a6:	9305      	str	r3, [sp, #20]
 80058a8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800596c <_svfiprintf_r+0x1f4>
 80058ac:	7821      	ldrb	r1, [r4, #0]
 80058ae:	2203      	movs	r2, #3
 80058b0:	4650      	mov	r0, sl
 80058b2:	f7fa fcad 	bl	8000210 <memchr>
 80058b6:	b138      	cbz	r0, 80058c8 <_svfiprintf_r+0x150>
 80058b8:	9b04      	ldr	r3, [sp, #16]
 80058ba:	eba0 000a 	sub.w	r0, r0, sl
 80058be:	2240      	movs	r2, #64	@ 0x40
 80058c0:	4082      	lsls	r2, r0
 80058c2:	4313      	orrs	r3, r2
 80058c4:	3401      	adds	r4, #1
 80058c6:	9304      	str	r3, [sp, #16]
 80058c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058cc:	4824      	ldr	r0, [pc, #144]	@ (8005960 <_svfiprintf_r+0x1e8>)
 80058ce:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80058d2:	2206      	movs	r2, #6
 80058d4:	f7fa fc9c 	bl	8000210 <memchr>
 80058d8:	2800      	cmp	r0, #0
 80058da:	d036      	beq.n	800594a <_svfiprintf_r+0x1d2>
 80058dc:	4b21      	ldr	r3, [pc, #132]	@ (8005964 <_svfiprintf_r+0x1ec>)
 80058de:	bb1b      	cbnz	r3, 8005928 <_svfiprintf_r+0x1b0>
 80058e0:	9b03      	ldr	r3, [sp, #12]
 80058e2:	3307      	adds	r3, #7
 80058e4:	f023 0307 	bic.w	r3, r3, #7
 80058e8:	3308      	adds	r3, #8
 80058ea:	9303      	str	r3, [sp, #12]
 80058ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ee:	4433      	add	r3, r6
 80058f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80058f2:	e76a      	b.n	80057ca <_svfiprintf_r+0x52>
 80058f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80058f8:	460c      	mov	r4, r1
 80058fa:	2001      	movs	r0, #1
 80058fc:	e7a8      	b.n	8005850 <_svfiprintf_r+0xd8>
 80058fe:	2300      	movs	r3, #0
 8005900:	3401      	adds	r4, #1
 8005902:	9305      	str	r3, [sp, #20]
 8005904:	4619      	mov	r1, r3
 8005906:	f04f 0c0a 	mov.w	ip, #10
 800590a:	4620      	mov	r0, r4
 800590c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005910:	3a30      	subs	r2, #48	@ 0x30
 8005912:	2a09      	cmp	r2, #9
 8005914:	d903      	bls.n	800591e <_svfiprintf_r+0x1a6>
 8005916:	2b00      	cmp	r3, #0
 8005918:	d0c6      	beq.n	80058a8 <_svfiprintf_r+0x130>
 800591a:	9105      	str	r1, [sp, #20]
 800591c:	e7c4      	b.n	80058a8 <_svfiprintf_r+0x130>
 800591e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005922:	4604      	mov	r4, r0
 8005924:	2301      	movs	r3, #1
 8005926:	e7f0      	b.n	800590a <_svfiprintf_r+0x192>
 8005928:	ab03      	add	r3, sp, #12
 800592a:	9300      	str	r3, [sp, #0]
 800592c:	462a      	mov	r2, r5
 800592e:	4b0e      	ldr	r3, [pc, #56]	@ (8005968 <_svfiprintf_r+0x1f0>)
 8005930:	a904      	add	r1, sp, #16
 8005932:	4638      	mov	r0, r7
 8005934:	f7fd ff2c 	bl	8003790 <_printf_float>
 8005938:	1c42      	adds	r2, r0, #1
 800593a:	4606      	mov	r6, r0
 800593c:	d1d6      	bne.n	80058ec <_svfiprintf_r+0x174>
 800593e:	89ab      	ldrh	r3, [r5, #12]
 8005940:	065b      	lsls	r3, r3, #25
 8005942:	f53f af2d 	bmi.w	80057a0 <_svfiprintf_r+0x28>
 8005946:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005948:	e72c      	b.n	80057a4 <_svfiprintf_r+0x2c>
 800594a:	ab03      	add	r3, sp, #12
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	462a      	mov	r2, r5
 8005950:	4b05      	ldr	r3, [pc, #20]	@ (8005968 <_svfiprintf_r+0x1f0>)
 8005952:	a904      	add	r1, sp, #16
 8005954:	4638      	mov	r0, r7
 8005956:	f7fe f9b3 	bl	8003cc0 <_printf_i>
 800595a:	e7ed      	b.n	8005938 <_svfiprintf_r+0x1c0>
 800595c:	080064a8 	.word	0x080064a8
 8005960:	080064b2 	.word	0x080064b2
 8005964:	08003791 	.word	0x08003791
 8005968:	080056c1 	.word	0x080056c1
 800596c:	080064ae 	.word	0x080064ae

08005970 <__sfputc_r>:
 8005970:	6893      	ldr	r3, [r2, #8]
 8005972:	3b01      	subs	r3, #1
 8005974:	2b00      	cmp	r3, #0
 8005976:	b410      	push	{r4}
 8005978:	6093      	str	r3, [r2, #8]
 800597a:	da08      	bge.n	800598e <__sfputc_r+0x1e>
 800597c:	6994      	ldr	r4, [r2, #24]
 800597e:	42a3      	cmp	r3, r4
 8005980:	db01      	blt.n	8005986 <__sfputc_r+0x16>
 8005982:	290a      	cmp	r1, #10
 8005984:	d103      	bne.n	800598e <__sfputc_r+0x1e>
 8005986:	f85d 4b04 	ldr.w	r4, [sp], #4
 800598a:	f000 b9df 	b.w	8005d4c <__swbuf_r>
 800598e:	6813      	ldr	r3, [r2, #0]
 8005990:	1c58      	adds	r0, r3, #1
 8005992:	6010      	str	r0, [r2, #0]
 8005994:	7019      	strb	r1, [r3, #0]
 8005996:	4608      	mov	r0, r1
 8005998:	f85d 4b04 	ldr.w	r4, [sp], #4
 800599c:	4770      	bx	lr

0800599e <__sfputs_r>:
 800599e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059a0:	4606      	mov	r6, r0
 80059a2:	460f      	mov	r7, r1
 80059a4:	4614      	mov	r4, r2
 80059a6:	18d5      	adds	r5, r2, r3
 80059a8:	42ac      	cmp	r4, r5
 80059aa:	d101      	bne.n	80059b0 <__sfputs_r+0x12>
 80059ac:	2000      	movs	r0, #0
 80059ae:	e007      	b.n	80059c0 <__sfputs_r+0x22>
 80059b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059b4:	463a      	mov	r2, r7
 80059b6:	4630      	mov	r0, r6
 80059b8:	f7ff ffda 	bl	8005970 <__sfputc_r>
 80059bc:	1c43      	adds	r3, r0, #1
 80059be:	d1f3      	bne.n	80059a8 <__sfputs_r+0xa>
 80059c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080059c4 <_vfiprintf_r>:
 80059c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c8:	460d      	mov	r5, r1
 80059ca:	b09d      	sub	sp, #116	@ 0x74
 80059cc:	4614      	mov	r4, r2
 80059ce:	4698      	mov	r8, r3
 80059d0:	4606      	mov	r6, r0
 80059d2:	b118      	cbz	r0, 80059dc <_vfiprintf_r+0x18>
 80059d4:	6a03      	ldr	r3, [r0, #32]
 80059d6:	b90b      	cbnz	r3, 80059dc <_vfiprintf_r+0x18>
 80059d8:	f7fe fb1e 	bl	8004018 <__sinit>
 80059dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80059de:	07d9      	lsls	r1, r3, #31
 80059e0:	d405      	bmi.n	80059ee <_vfiprintf_r+0x2a>
 80059e2:	89ab      	ldrh	r3, [r5, #12]
 80059e4:	059a      	lsls	r2, r3, #22
 80059e6:	d402      	bmi.n	80059ee <_vfiprintf_r+0x2a>
 80059e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80059ea:	f7fe fc4e 	bl	800428a <__retarget_lock_acquire_recursive>
 80059ee:	89ab      	ldrh	r3, [r5, #12]
 80059f0:	071b      	lsls	r3, r3, #28
 80059f2:	d501      	bpl.n	80059f8 <_vfiprintf_r+0x34>
 80059f4:	692b      	ldr	r3, [r5, #16]
 80059f6:	b99b      	cbnz	r3, 8005a20 <_vfiprintf_r+0x5c>
 80059f8:	4629      	mov	r1, r5
 80059fa:	4630      	mov	r0, r6
 80059fc:	f000 f9e4 	bl	8005dc8 <__swsetup_r>
 8005a00:	b170      	cbz	r0, 8005a20 <_vfiprintf_r+0x5c>
 8005a02:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a04:	07dc      	lsls	r4, r3, #31
 8005a06:	d504      	bpl.n	8005a12 <_vfiprintf_r+0x4e>
 8005a08:	f04f 30ff 	mov.w	r0, #4294967295
 8005a0c:	b01d      	add	sp, #116	@ 0x74
 8005a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a12:	89ab      	ldrh	r3, [r5, #12]
 8005a14:	0598      	lsls	r0, r3, #22
 8005a16:	d4f7      	bmi.n	8005a08 <_vfiprintf_r+0x44>
 8005a18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a1a:	f7fe fc37 	bl	800428c <__retarget_lock_release_recursive>
 8005a1e:	e7f3      	b.n	8005a08 <_vfiprintf_r+0x44>
 8005a20:	2300      	movs	r3, #0
 8005a22:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a24:	2320      	movs	r3, #32
 8005a26:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005a2a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a2e:	2330      	movs	r3, #48	@ 0x30
 8005a30:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005be0 <_vfiprintf_r+0x21c>
 8005a34:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005a38:	f04f 0901 	mov.w	r9, #1
 8005a3c:	4623      	mov	r3, r4
 8005a3e:	469a      	mov	sl, r3
 8005a40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a44:	b10a      	cbz	r2, 8005a4a <_vfiprintf_r+0x86>
 8005a46:	2a25      	cmp	r2, #37	@ 0x25
 8005a48:	d1f9      	bne.n	8005a3e <_vfiprintf_r+0x7a>
 8005a4a:	ebba 0b04 	subs.w	fp, sl, r4
 8005a4e:	d00b      	beq.n	8005a68 <_vfiprintf_r+0xa4>
 8005a50:	465b      	mov	r3, fp
 8005a52:	4622      	mov	r2, r4
 8005a54:	4629      	mov	r1, r5
 8005a56:	4630      	mov	r0, r6
 8005a58:	f7ff ffa1 	bl	800599e <__sfputs_r>
 8005a5c:	3001      	adds	r0, #1
 8005a5e:	f000 80a7 	beq.w	8005bb0 <_vfiprintf_r+0x1ec>
 8005a62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a64:	445a      	add	r2, fp
 8005a66:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a68:	f89a 3000 	ldrb.w	r3, [sl]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f000 809f 	beq.w	8005bb0 <_vfiprintf_r+0x1ec>
 8005a72:	2300      	movs	r3, #0
 8005a74:	f04f 32ff 	mov.w	r2, #4294967295
 8005a78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a7c:	f10a 0a01 	add.w	sl, sl, #1
 8005a80:	9304      	str	r3, [sp, #16]
 8005a82:	9307      	str	r3, [sp, #28]
 8005a84:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005a88:	931a      	str	r3, [sp, #104]	@ 0x68
 8005a8a:	4654      	mov	r4, sl
 8005a8c:	2205      	movs	r2, #5
 8005a8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a92:	4853      	ldr	r0, [pc, #332]	@ (8005be0 <_vfiprintf_r+0x21c>)
 8005a94:	f7fa fbbc 	bl	8000210 <memchr>
 8005a98:	9a04      	ldr	r2, [sp, #16]
 8005a9a:	b9d8      	cbnz	r0, 8005ad4 <_vfiprintf_r+0x110>
 8005a9c:	06d1      	lsls	r1, r2, #27
 8005a9e:	bf44      	itt	mi
 8005aa0:	2320      	movmi	r3, #32
 8005aa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005aa6:	0713      	lsls	r3, r2, #28
 8005aa8:	bf44      	itt	mi
 8005aaa:	232b      	movmi	r3, #43	@ 0x2b
 8005aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ab0:	f89a 3000 	ldrb.w	r3, [sl]
 8005ab4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ab6:	d015      	beq.n	8005ae4 <_vfiprintf_r+0x120>
 8005ab8:	9a07      	ldr	r2, [sp, #28]
 8005aba:	4654      	mov	r4, sl
 8005abc:	2000      	movs	r0, #0
 8005abe:	f04f 0c0a 	mov.w	ip, #10
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ac8:	3b30      	subs	r3, #48	@ 0x30
 8005aca:	2b09      	cmp	r3, #9
 8005acc:	d94b      	bls.n	8005b66 <_vfiprintf_r+0x1a2>
 8005ace:	b1b0      	cbz	r0, 8005afe <_vfiprintf_r+0x13a>
 8005ad0:	9207      	str	r2, [sp, #28]
 8005ad2:	e014      	b.n	8005afe <_vfiprintf_r+0x13a>
 8005ad4:	eba0 0308 	sub.w	r3, r0, r8
 8005ad8:	fa09 f303 	lsl.w	r3, r9, r3
 8005adc:	4313      	orrs	r3, r2
 8005ade:	9304      	str	r3, [sp, #16]
 8005ae0:	46a2      	mov	sl, r4
 8005ae2:	e7d2      	b.n	8005a8a <_vfiprintf_r+0xc6>
 8005ae4:	9b03      	ldr	r3, [sp, #12]
 8005ae6:	1d19      	adds	r1, r3, #4
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	9103      	str	r1, [sp, #12]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	bfbb      	ittet	lt
 8005af0:	425b      	neglt	r3, r3
 8005af2:	f042 0202 	orrlt.w	r2, r2, #2
 8005af6:	9307      	strge	r3, [sp, #28]
 8005af8:	9307      	strlt	r3, [sp, #28]
 8005afa:	bfb8      	it	lt
 8005afc:	9204      	strlt	r2, [sp, #16]
 8005afe:	7823      	ldrb	r3, [r4, #0]
 8005b00:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b02:	d10a      	bne.n	8005b1a <_vfiprintf_r+0x156>
 8005b04:	7863      	ldrb	r3, [r4, #1]
 8005b06:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b08:	d132      	bne.n	8005b70 <_vfiprintf_r+0x1ac>
 8005b0a:	9b03      	ldr	r3, [sp, #12]
 8005b0c:	1d1a      	adds	r2, r3, #4
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	9203      	str	r2, [sp, #12]
 8005b12:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005b16:	3402      	adds	r4, #2
 8005b18:	9305      	str	r3, [sp, #20]
 8005b1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005bf0 <_vfiprintf_r+0x22c>
 8005b1e:	7821      	ldrb	r1, [r4, #0]
 8005b20:	2203      	movs	r2, #3
 8005b22:	4650      	mov	r0, sl
 8005b24:	f7fa fb74 	bl	8000210 <memchr>
 8005b28:	b138      	cbz	r0, 8005b3a <_vfiprintf_r+0x176>
 8005b2a:	9b04      	ldr	r3, [sp, #16]
 8005b2c:	eba0 000a 	sub.w	r0, r0, sl
 8005b30:	2240      	movs	r2, #64	@ 0x40
 8005b32:	4082      	lsls	r2, r0
 8005b34:	4313      	orrs	r3, r2
 8005b36:	3401      	adds	r4, #1
 8005b38:	9304      	str	r3, [sp, #16]
 8005b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b3e:	4829      	ldr	r0, [pc, #164]	@ (8005be4 <_vfiprintf_r+0x220>)
 8005b40:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005b44:	2206      	movs	r2, #6
 8005b46:	f7fa fb63 	bl	8000210 <memchr>
 8005b4a:	2800      	cmp	r0, #0
 8005b4c:	d03f      	beq.n	8005bce <_vfiprintf_r+0x20a>
 8005b4e:	4b26      	ldr	r3, [pc, #152]	@ (8005be8 <_vfiprintf_r+0x224>)
 8005b50:	bb1b      	cbnz	r3, 8005b9a <_vfiprintf_r+0x1d6>
 8005b52:	9b03      	ldr	r3, [sp, #12]
 8005b54:	3307      	adds	r3, #7
 8005b56:	f023 0307 	bic.w	r3, r3, #7
 8005b5a:	3308      	adds	r3, #8
 8005b5c:	9303      	str	r3, [sp, #12]
 8005b5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b60:	443b      	add	r3, r7
 8005b62:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b64:	e76a      	b.n	8005a3c <_vfiprintf_r+0x78>
 8005b66:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b6a:	460c      	mov	r4, r1
 8005b6c:	2001      	movs	r0, #1
 8005b6e:	e7a8      	b.n	8005ac2 <_vfiprintf_r+0xfe>
 8005b70:	2300      	movs	r3, #0
 8005b72:	3401      	adds	r4, #1
 8005b74:	9305      	str	r3, [sp, #20]
 8005b76:	4619      	mov	r1, r3
 8005b78:	f04f 0c0a 	mov.w	ip, #10
 8005b7c:	4620      	mov	r0, r4
 8005b7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b82:	3a30      	subs	r2, #48	@ 0x30
 8005b84:	2a09      	cmp	r2, #9
 8005b86:	d903      	bls.n	8005b90 <_vfiprintf_r+0x1cc>
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d0c6      	beq.n	8005b1a <_vfiprintf_r+0x156>
 8005b8c:	9105      	str	r1, [sp, #20]
 8005b8e:	e7c4      	b.n	8005b1a <_vfiprintf_r+0x156>
 8005b90:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b94:	4604      	mov	r4, r0
 8005b96:	2301      	movs	r3, #1
 8005b98:	e7f0      	b.n	8005b7c <_vfiprintf_r+0x1b8>
 8005b9a:	ab03      	add	r3, sp, #12
 8005b9c:	9300      	str	r3, [sp, #0]
 8005b9e:	462a      	mov	r2, r5
 8005ba0:	4b12      	ldr	r3, [pc, #72]	@ (8005bec <_vfiprintf_r+0x228>)
 8005ba2:	a904      	add	r1, sp, #16
 8005ba4:	4630      	mov	r0, r6
 8005ba6:	f7fd fdf3 	bl	8003790 <_printf_float>
 8005baa:	4607      	mov	r7, r0
 8005bac:	1c78      	adds	r0, r7, #1
 8005bae:	d1d6      	bne.n	8005b5e <_vfiprintf_r+0x19a>
 8005bb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005bb2:	07d9      	lsls	r1, r3, #31
 8005bb4:	d405      	bmi.n	8005bc2 <_vfiprintf_r+0x1fe>
 8005bb6:	89ab      	ldrh	r3, [r5, #12]
 8005bb8:	059a      	lsls	r2, r3, #22
 8005bba:	d402      	bmi.n	8005bc2 <_vfiprintf_r+0x1fe>
 8005bbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005bbe:	f7fe fb65 	bl	800428c <__retarget_lock_release_recursive>
 8005bc2:	89ab      	ldrh	r3, [r5, #12]
 8005bc4:	065b      	lsls	r3, r3, #25
 8005bc6:	f53f af1f 	bmi.w	8005a08 <_vfiprintf_r+0x44>
 8005bca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005bcc:	e71e      	b.n	8005a0c <_vfiprintf_r+0x48>
 8005bce:	ab03      	add	r3, sp, #12
 8005bd0:	9300      	str	r3, [sp, #0]
 8005bd2:	462a      	mov	r2, r5
 8005bd4:	4b05      	ldr	r3, [pc, #20]	@ (8005bec <_vfiprintf_r+0x228>)
 8005bd6:	a904      	add	r1, sp, #16
 8005bd8:	4630      	mov	r0, r6
 8005bda:	f7fe f871 	bl	8003cc0 <_printf_i>
 8005bde:	e7e4      	b.n	8005baa <_vfiprintf_r+0x1e6>
 8005be0:	080064a8 	.word	0x080064a8
 8005be4:	080064b2 	.word	0x080064b2
 8005be8:	08003791 	.word	0x08003791
 8005bec:	0800599f 	.word	0x0800599f
 8005bf0:	080064ae 	.word	0x080064ae

08005bf4 <__sflush_r>:
 8005bf4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005bf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bfc:	0716      	lsls	r6, r2, #28
 8005bfe:	4605      	mov	r5, r0
 8005c00:	460c      	mov	r4, r1
 8005c02:	d454      	bmi.n	8005cae <__sflush_r+0xba>
 8005c04:	684b      	ldr	r3, [r1, #4]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	dc02      	bgt.n	8005c10 <__sflush_r+0x1c>
 8005c0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	dd48      	ble.n	8005ca2 <__sflush_r+0xae>
 8005c10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c12:	2e00      	cmp	r6, #0
 8005c14:	d045      	beq.n	8005ca2 <__sflush_r+0xae>
 8005c16:	2300      	movs	r3, #0
 8005c18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005c1c:	682f      	ldr	r7, [r5, #0]
 8005c1e:	6a21      	ldr	r1, [r4, #32]
 8005c20:	602b      	str	r3, [r5, #0]
 8005c22:	d030      	beq.n	8005c86 <__sflush_r+0x92>
 8005c24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005c26:	89a3      	ldrh	r3, [r4, #12]
 8005c28:	0759      	lsls	r1, r3, #29
 8005c2a:	d505      	bpl.n	8005c38 <__sflush_r+0x44>
 8005c2c:	6863      	ldr	r3, [r4, #4]
 8005c2e:	1ad2      	subs	r2, r2, r3
 8005c30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005c32:	b10b      	cbz	r3, 8005c38 <__sflush_r+0x44>
 8005c34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005c36:	1ad2      	subs	r2, r2, r3
 8005c38:	2300      	movs	r3, #0
 8005c3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c3c:	6a21      	ldr	r1, [r4, #32]
 8005c3e:	4628      	mov	r0, r5
 8005c40:	47b0      	blx	r6
 8005c42:	1c43      	adds	r3, r0, #1
 8005c44:	89a3      	ldrh	r3, [r4, #12]
 8005c46:	d106      	bne.n	8005c56 <__sflush_r+0x62>
 8005c48:	6829      	ldr	r1, [r5, #0]
 8005c4a:	291d      	cmp	r1, #29
 8005c4c:	d82b      	bhi.n	8005ca6 <__sflush_r+0xb2>
 8005c4e:	4a2a      	ldr	r2, [pc, #168]	@ (8005cf8 <__sflush_r+0x104>)
 8005c50:	410a      	asrs	r2, r1
 8005c52:	07d6      	lsls	r6, r2, #31
 8005c54:	d427      	bmi.n	8005ca6 <__sflush_r+0xb2>
 8005c56:	2200      	movs	r2, #0
 8005c58:	6062      	str	r2, [r4, #4]
 8005c5a:	04d9      	lsls	r1, r3, #19
 8005c5c:	6922      	ldr	r2, [r4, #16]
 8005c5e:	6022      	str	r2, [r4, #0]
 8005c60:	d504      	bpl.n	8005c6c <__sflush_r+0x78>
 8005c62:	1c42      	adds	r2, r0, #1
 8005c64:	d101      	bne.n	8005c6a <__sflush_r+0x76>
 8005c66:	682b      	ldr	r3, [r5, #0]
 8005c68:	b903      	cbnz	r3, 8005c6c <__sflush_r+0x78>
 8005c6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005c6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c6e:	602f      	str	r7, [r5, #0]
 8005c70:	b1b9      	cbz	r1, 8005ca2 <__sflush_r+0xae>
 8005c72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005c76:	4299      	cmp	r1, r3
 8005c78:	d002      	beq.n	8005c80 <__sflush_r+0x8c>
 8005c7a:	4628      	mov	r0, r5
 8005c7c:	f7ff f954 	bl	8004f28 <_free_r>
 8005c80:	2300      	movs	r3, #0
 8005c82:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c84:	e00d      	b.n	8005ca2 <__sflush_r+0xae>
 8005c86:	2301      	movs	r3, #1
 8005c88:	4628      	mov	r0, r5
 8005c8a:	47b0      	blx	r6
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	1c50      	adds	r0, r2, #1
 8005c90:	d1c9      	bne.n	8005c26 <__sflush_r+0x32>
 8005c92:	682b      	ldr	r3, [r5, #0]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d0c6      	beq.n	8005c26 <__sflush_r+0x32>
 8005c98:	2b1d      	cmp	r3, #29
 8005c9a:	d001      	beq.n	8005ca0 <__sflush_r+0xac>
 8005c9c:	2b16      	cmp	r3, #22
 8005c9e:	d11e      	bne.n	8005cde <__sflush_r+0xea>
 8005ca0:	602f      	str	r7, [r5, #0]
 8005ca2:	2000      	movs	r0, #0
 8005ca4:	e022      	b.n	8005cec <__sflush_r+0xf8>
 8005ca6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005caa:	b21b      	sxth	r3, r3
 8005cac:	e01b      	b.n	8005ce6 <__sflush_r+0xf2>
 8005cae:	690f      	ldr	r7, [r1, #16]
 8005cb0:	2f00      	cmp	r7, #0
 8005cb2:	d0f6      	beq.n	8005ca2 <__sflush_r+0xae>
 8005cb4:	0793      	lsls	r3, r2, #30
 8005cb6:	680e      	ldr	r6, [r1, #0]
 8005cb8:	bf08      	it	eq
 8005cba:	694b      	ldreq	r3, [r1, #20]
 8005cbc:	600f      	str	r7, [r1, #0]
 8005cbe:	bf18      	it	ne
 8005cc0:	2300      	movne	r3, #0
 8005cc2:	eba6 0807 	sub.w	r8, r6, r7
 8005cc6:	608b      	str	r3, [r1, #8]
 8005cc8:	f1b8 0f00 	cmp.w	r8, #0
 8005ccc:	dde9      	ble.n	8005ca2 <__sflush_r+0xae>
 8005cce:	6a21      	ldr	r1, [r4, #32]
 8005cd0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005cd2:	4643      	mov	r3, r8
 8005cd4:	463a      	mov	r2, r7
 8005cd6:	4628      	mov	r0, r5
 8005cd8:	47b0      	blx	r6
 8005cda:	2800      	cmp	r0, #0
 8005cdc:	dc08      	bgt.n	8005cf0 <__sflush_r+0xfc>
 8005cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ce2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ce6:	81a3      	strh	r3, [r4, #12]
 8005ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8005cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cf0:	4407      	add	r7, r0
 8005cf2:	eba8 0800 	sub.w	r8, r8, r0
 8005cf6:	e7e7      	b.n	8005cc8 <__sflush_r+0xd4>
 8005cf8:	dfbffffe 	.word	0xdfbffffe

08005cfc <_fflush_r>:
 8005cfc:	b538      	push	{r3, r4, r5, lr}
 8005cfe:	690b      	ldr	r3, [r1, #16]
 8005d00:	4605      	mov	r5, r0
 8005d02:	460c      	mov	r4, r1
 8005d04:	b913      	cbnz	r3, 8005d0c <_fflush_r+0x10>
 8005d06:	2500      	movs	r5, #0
 8005d08:	4628      	mov	r0, r5
 8005d0a:	bd38      	pop	{r3, r4, r5, pc}
 8005d0c:	b118      	cbz	r0, 8005d16 <_fflush_r+0x1a>
 8005d0e:	6a03      	ldr	r3, [r0, #32]
 8005d10:	b90b      	cbnz	r3, 8005d16 <_fflush_r+0x1a>
 8005d12:	f7fe f981 	bl	8004018 <__sinit>
 8005d16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d0f3      	beq.n	8005d06 <_fflush_r+0xa>
 8005d1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005d20:	07d0      	lsls	r0, r2, #31
 8005d22:	d404      	bmi.n	8005d2e <_fflush_r+0x32>
 8005d24:	0599      	lsls	r1, r3, #22
 8005d26:	d402      	bmi.n	8005d2e <_fflush_r+0x32>
 8005d28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d2a:	f7fe faae 	bl	800428a <__retarget_lock_acquire_recursive>
 8005d2e:	4628      	mov	r0, r5
 8005d30:	4621      	mov	r1, r4
 8005d32:	f7ff ff5f 	bl	8005bf4 <__sflush_r>
 8005d36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d38:	07da      	lsls	r2, r3, #31
 8005d3a:	4605      	mov	r5, r0
 8005d3c:	d4e4      	bmi.n	8005d08 <_fflush_r+0xc>
 8005d3e:	89a3      	ldrh	r3, [r4, #12]
 8005d40:	059b      	lsls	r3, r3, #22
 8005d42:	d4e1      	bmi.n	8005d08 <_fflush_r+0xc>
 8005d44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d46:	f7fe faa1 	bl	800428c <__retarget_lock_release_recursive>
 8005d4a:	e7dd      	b.n	8005d08 <_fflush_r+0xc>

08005d4c <__swbuf_r>:
 8005d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d4e:	460e      	mov	r6, r1
 8005d50:	4614      	mov	r4, r2
 8005d52:	4605      	mov	r5, r0
 8005d54:	b118      	cbz	r0, 8005d5e <__swbuf_r+0x12>
 8005d56:	6a03      	ldr	r3, [r0, #32]
 8005d58:	b90b      	cbnz	r3, 8005d5e <__swbuf_r+0x12>
 8005d5a:	f7fe f95d 	bl	8004018 <__sinit>
 8005d5e:	69a3      	ldr	r3, [r4, #24]
 8005d60:	60a3      	str	r3, [r4, #8]
 8005d62:	89a3      	ldrh	r3, [r4, #12]
 8005d64:	071a      	lsls	r2, r3, #28
 8005d66:	d501      	bpl.n	8005d6c <__swbuf_r+0x20>
 8005d68:	6923      	ldr	r3, [r4, #16]
 8005d6a:	b943      	cbnz	r3, 8005d7e <__swbuf_r+0x32>
 8005d6c:	4621      	mov	r1, r4
 8005d6e:	4628      	mov	r0, r5
 8005d70:	f000 f82a 	bl	8005dc8 <__swsetup_r>
 8005d74:	b118      	cbz	r0, 8005d7e <__swbuf_r+0x32>
 8005d76:	f04f 37ff 	mov.w	r7, #4294967295
 8005d7a:	4638      	mov	r0, r7
 8005d7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	6922      	ldr	r2, [r4, #16]
 8005d82:	1a98      	subs	r0, r3, r2
 8005d84:	6963      	ldr	r3, [r4, #20]
 8005d86:	b2f6      	uxtb	r6, r6
 8005d88:	4283      	cmp	r3, r0
 8005d8a:	4637      	mov	r7, r6
 8005d8c:	dc05      	bgt.n	8005d9a <__swbuf_r+0x4e>
 8005d8e:	4621      	mov	r1, r4
 8005d90:	4628      	mov	r0, r5
 8005d92:	f7ff ffb3 	bl	8005cfc <_fflush_r>
 8005d96:	2800      	cmp	r0, #0
 8005d98:	d1ed      	bne.n	8005d76 <__swbuf_r+0x2a>
 8005d9a:	68a3      	ldr	r3, [r4, #8]
 8005d9c:	3b01      	subs	r3, #1
 8005d9e:	60a3      	str	r3, [r4, #8]
 8005da0:	6823      	ldr	r3, [r4, #0]
 8005da2:	1c5a      	adds	r2, r3, #1
 8005da4:	6022      	str	r2, [r4, #0]
 8005da6:	701e      	strb	r6, [r3, #0]
 8005da8:	6962      	ldr	r2, [r4, #20]
 8005daa:	1c43      	adds	r3, r0, #1
 8005dac:	429a      	cmp	r2, r3
 8005dae:	d004      	beq.n	8005dba <__swbuf_r+0x6e>
 8005db0:	89a3      	ldrh	r3, [r4, #12]
 8005db2:	07db      	lsls	r3, r3, #31
 8005db4:	d5e1      	bpl.n	8005d7a <__swbuf_r+0x2e>
 8005db6:	2e0a      	cmp	r6, #10
 8005db8:	d1df      	bne.n	8005d7a <__swbuf_r+0x2e>
 8005dba:	4621      	mov	r1, r4
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	f7ff ff9d 	bl	8005cfc <_fflush_r>
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	d0d9      	beq.n	8005d7a <__swbuf_r+0x2e>
 8005dc6:	e7d6      	b.n	8005d76 <__swbuf_r+0x2a>

08005dc8 <__swsetup_r>:
 8005dc8:	b538      	push	{r3, r4, r5, lr}
 8005dca:	4b29      	ldr	r3, [pc, #164]	@ (8005e70 <__swsetup_r+0xa8>)
 8005dcc:	4605      	mov	r5, r0
 8005dce:	6818      	ldr	r0, [r3, #0]
 8005dd0:	460c      	mov	r4, r1
 8005dd2:	b118      	cbz	r0, 8005ddc <__swsetup_r+0x14>
 8005dd4:	6a03      	ldr	r3, [r0, #32]
 8005dd6:	b90b      	cbnz	r3, 8005ddc <__swsetup_r+0x14>
 8005dd8:	f7fe f91e 	bl	8004018 <__sinit>
 8005ddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005de0:	0719      	lsls	r1, r3, #28
 8005de2:	d422      	bmi.n	8005e2a <__swsetup_r+0x62>
 8005de4:	06da      	lsls	r2, r3, #27
 8005de6:	d407      	bmi.n	8005df8 <__swsetup_r+0x30>
 8005de8:	2209      	movs	r2, #9
 8005dea:	602a      	str	r2, [r5, #0]
 8005dec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005df0:	81a3      	strh	r3, [r4, #12]
 8005df2:	f04f 30ff 	mov.w	r0, #4294967295
 8005df6:	e033      	b.n	8005e60 <__swsetup_r+0x98>
 8005df8:	0758      	lsls	r0, r3, #29
 8005dfa:	d512      	bpl.n	8005e22 <__swsetup_r+0x5a>
 8005dfc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005dfe:	b141      	cbz	r1, 8005e12 <__swsetup_r+0x4a>
 8005e00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e04:	4299      	cmp	r1, r3
 8005e06:	d002      	beq.n	8005e0e <__swsetup_r+0x46>
 8005e08:	4628      	mov	r0, r5
 8005e0a:	f7ff f88d 	bl	8004f28 <_free_r>
 8005e0e:	2300      	movs	r3, #0
 8005e10:	6363      	str	r3, [r4, #52]	@ 0x34
 8005e12:	89a3      	ldrh	r3, [r4, #12]
 8005e14:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005e18:	81a3      	strh	r3, [r4, #12]
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	6063      	str	r3, [r4, #4]
 8005e1e:	6923      	ldr	r3, [r4, #16]
 8005e20:	6023      	str	r3, [r4, #0]
 8005e22:	89a3      	ldrh	r3, [r4, #12]
 8005e24:	f043 0308 	orr.w	r3, r3, #8
 8005e28:	81a3      	strh	r3, [r4, #12]
 8005e2a:	6923      	ldr	r3, [r4, #16]
 8005e2c:	b94b      	cbnz	r3, 8005e42 <__swsetup_r+0x7a>
 8005e2e:	89a3      	ldrh	r3, [r4, #12]
 8005e30:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005e34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e38:	d003      	beq.n	8005e42 <__swsetup_r+0x7a>
 8005e3a:	4621      	mov	r1, r4
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	f000 f8f9 	bl	8006034 <__smakebuf_r>
 8005e42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e46:	f013 0201 	ands.w	r2, r3, #1
 8005e4a:	d00a      	beq.n	8005e62 <__swsetup_r+0x9a>
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	60a2      	str	r2, [r4, #8]
 8005e50:	6962      	ldr	r2, [r4, #20]
 8005e52:	4252      	negs	r2, r2
 8005e54:	61a2      	str	r2, [r4, #24]
 8005e56:	6922      	ldr	r2, [r4, #16]
 8005e58:	b942      	cbnz	r2, 8005e6c <__swsetup_r+0xa4>
 8005e5a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005e5e:	d1c5      	bne.n	8005dec <__swsetup_r+0x24>
 8005e60:	bd38      	pop	{r3, r4, r5, pc}
 8005e62:	0799      	lsls	r1, r3, #30
 8005e64:	bf58      	it	pl
 8005e66:	6962      	ldrpl	r2, [r4, #20]
 8005e68:	60a2      	str	r2, [r4, #8]
 8005e6a:	e7f4      	b.n	8005e56 <__swsetup_r+0x8e>
 8005e6c:	2000      	movs	r0, #0
 8005e6e:	e7f7      	b.n	8005e60 <__swsetup_r+0x98>
 8005e70:	20000018 	.word	0x20000018

08005e74 <memmove>:
 8005e74:	4288      	cmp	r0, r1
 8005e76:	b510      	push	{r4, lr}
 8005e78:	eb01 0402 	add.w	r4, r1, r2
 8005e7c:	d902      	bls.n	8005e84 <memmove+0x10>
 8005e7e:	4284      	cmp	r4, r0
 8005e80:	4623      	mov	r3, r4
 8005e82:	d807      	bhi.n	8005e94 <memmove+0x20>
 8005e84:	1e43      	subs	r3, r0, #1
 8005e86:	42a1      	cmp	r1, r4
 8005e88:	d008      	beq.n	8005e9c <memmove+0x28>
 8005e8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e92:	e7f8      	b.n	8005e86 <memmove+0x12>
 8005e94:	4402      	add	r2, r0
 8005e96:	4601      	mov	r1, r0
 8005e98:	428a      	cmp	r2, r1
 8005e9a:	d100      	bne.n	8005e9e <memmove+0x2a>
 8005e9c:	bd10      	pop	{r4, pc}
 8005e9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005ea2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ea6:	e7f7      	b.n	8005e98 <memmove+0x24>

08005ea8 <memcpy>:
 8005ea8:	440a      	add	r2, r1
 8005eaa:	4291      	cmp	r1, r2
 8005eac:	f100 33ff 	add.w	r3, r0, #4294967295
 8005eb0:	d100      	bne.n	8005eb4 <memcpy+0xc>
 8005eb2:	4770      	bx	lr
 8005eb4:	b510      	push	{r4, lr}
 8005eb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005eba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005ebe:	4291      	cmp	r1, r2
 8005ec0:	d1f9      	bne.n	8005eb6 <memcpy+0xe>
 8005ec2:	bd10      	pop	{r4, pc}

08005ec4 <__assert_func>:
 8005ec4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005ec6:	4614      	mov	r4, r2
 8005ec8:	461a      	mov	r2, r3
 8005eca:	4b09      	ldr	r3, [pc, #36]	@ (8005ef0 <__assert_func+0x2c>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4605      	mov	r5, r0
 8005ed0:	68d8      	ldr	r0, [r3, #12]
 8005ed2:	b954      	cbnz	r4, 8005eea <__assert_func+0x26>
 8005ed4:	4b07      	ldr	r3, [pc, #28]	@ (8005ef4 <__assert_func+0x30>)
 8005ed6:	461c      	mov	r4, r3
 8005ed8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005edc:	9100      	str	r1, [sp, #0]
 8005ede:	462b      	mov	r3, r5
 8005ee0:	4905      	ldr	r1, [pc, #20]	@ (8005ef8 <__assert_func+0x34>)
 8005ee2:	f000 f86f 	bl	8005fc4 <fiprintf>
 8005ee6:	f000 f903 	bl	80060f0 <abort>
 8005eea:	4b04      	ldr	r3, [pc, #16]	@ (8005efc <__assert_func+0x38>)
 8005eec:	e7f4      	b.n	8005ed8 <__assert_func+0x14>
 8005eee:	bf00      	nop
 8005ef0:	20000018 	.word	0x20000018
 8005ef4:	080064fe 	.word	0x080064fe
 8005ef8:	080064d0 	.word	0x080064d0
 8005efc:	080064c3 	.word	0x080064c3

08005f00 <_calloc_r>:
 8005f00:	b570      	push	{r4, r5, r6, lr}
 8005f02:	fba1 5402 	umull	r5, r4, r1, r2
 8005f06:	b93c      	cbnz	r4, 8005f18 <_calloc_r+0x18>
 8005f08:	4629      	mov	r1, r5
 8005f0a:	f7fd fb15 	bl	8003538 <_malloc_r>
 8005f0e:	4606      	mov	r6, r0
 8005f10:	b928      	cbnz	r0, 8005f1e <_calloc_r+0x1e>
 8005f12:	2600      	movs	r6, #0
 8005f14:	4630      	mov	r0, r6
 8005f16:	bd70      	pop	{r4, r5, r6, pc}
 8005f18:	220c      	movs	r2, #12
 8005f1a:	6002      	str	r2, [r0, #0]
 8005f1c:	e7f9      	b.n	8005f12 <_calloc_r+0x12>
 8005f1e:	462a      	mov	r2, r5
 8005f20:	4621      	mov	r1, r4
 8005f22:	f7fe f924 	bl	800416e <memset>
 8005f26:	e7f5      	b.n	8005f14 <_calloc_r+0x14>

08005f28 <__ascii_mbtowc>:
 8005f28:	b082      	sub	sp, #8
 8005f2a:	b901      	cbnz	r1, 8005f2e <__ascii_mbtowc+0x6>
 8005f2c:	a901      	add	r1, sp, #4
 8005f2e:	b142      	cbz	r2, 8005f42 <__ascii_mbtowc+0x1a>
 8005f30:	b14b      	cbz	r3, 8005f46 <__ascii_mbtowc+0x1e>
 8005f32:	7813      	ldrb	r3, [r2, #0]
 8005f34:	600b      	str	r3, [r1, #0]
 8005f36:	7812      	ldrb	r2, [r2, #0]
 8005f38:	1e10      	subs	r0, r2, #0
 8005f3a:	bf18      	it	ne
 8005f3c:	2001      	movne	r0, #1
 8005f3e:	b002      	add	sp, #8
 8005f40:	4770      	bx	lr
 8005f42:	4610      	mov	r0, r2
 8005f44:	e7fb      	b.n	8005f3e <__ascii_mbtowc+0x16>
 8005f46:	f06f 0001 	mvn.w	r0, #1
 8005f4a:	e7f8      	b.n	8005f3e <__ascii_mbtowc+0x16>

08005f4c <_realloc_r>:
 8005f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f50:	4680      	mov	r8, r0
 8005f52:	4615      	mov	r5, r2
 8005f54:	460c      	mov	r4, r1
 8005f56:	b921      	cbnz	r1, 8005f62 <_realloc_r+0x16>
 8005f58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f5c:	4611      	mov	r1, r2
 8005f5e:	f7fd baeb 	b.w	8003538 <_malloc_r>
 8005f62:	b92a      	cbnz	r2, 8005f70 <_realloc_r+0x24>
 8005f64:	f7fe ffe0 	bl	8004f28 <_free_r>
 8005f68:	2400      	movs	r4, #0
 8005f6a:	4620      	mov	r0, r4
 8005f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f70:	f000 f8c5 	bl	80060fe <_malloc_usable_size_r>
 8005f74:	4285      	cmp	r5, r0
 8005f76:	4606      	mov	r6, r0
 8005f78:	d802      	bhi.n	8005f80 <_realloc_r+0x34>
 8005f7a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005f7e:	d8f4      	bhi.n	8005f6a <_realloc_r+0x1e>
 8005f80:	4629      	mov	r1, r5
 8005f82:	4640      	mov	r0, r8
 8005f84:	f7fd fad8 	bl	8003538 <_malloc_r>
 8005f88:	4607      	mov	r7, r0
 8005f8a:	2800      	cmp	r0, #0
 8005f8c:	d0ec      	beq.n	8005f68 <_realloc_r+0x1c>
 8005f8e:	42b5      	cmp	r5, r6
 8005f90:	462a      	mov	r2, r5
 8005f92:	4621      	mov	r1, r4
 8005f94:	bf28      	it	cs
 8005f96:	4632      	movcs	r2, r6
 8005f98:	f7ff ff86 	bl	8005ea8 <memcpy>
 8005f9c:	4621      	mov	r1, r4
 8005f9e:	4640      	mov	r0, r8
 8005fa0:	f7fe ffc2 	bl	8004f28 <_free_r>
 8005fa4:	463c      	mov	r4, r7
 8005fa6:	e7e0      	b.n	8005f6a <_realloc_r+0x1e>

08005fa8 <__ascii_wctomb>:
 8005fa8:	4603      	mov	r3, r0
 8005faa:	4608      	mov	r0, r1
 8005fac:	b141      	cbz	r1, 8005fc0 <__ascii_wctomb+0x18>
 8005fae:	2aff      	cmp	r2, #255	@ 0xff
 8005fb0:	d904      	bls.n	8005fbc <__ascii_wctomb+0x14>
 8005fb2:	228a      	movs	r2, #138	@ 0x8a
 8005fb4:	601a      	str	r2, [r3, #0]
 8005fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fba:	4770      	bx	lr
 8005fbc:	700a      	strb	r2, [r1, #0]
 8005fbe:	2001      	movs	r0, #1
 8005fc0:	4770      	bx	lr
	...

08005fc4 <fiprintf>:
 8005fc4:	b40e      	push	{r1, r2, r3}
 8005fc6:	b503      	push	{r0, r1, lr}
 8005fc8:	4601      	mov	r1, r0
 8005fca:	ab03      	add	r3, sp, #12
 8005fcc:	4805      	ldr	r0, [pc, #20]	@ (8005fe4 <fiprintf+0x20>)
 8005fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8005fd2:	6800      	ldr	r0, [r0, #0]
 8005fd4:	9301      	str	r3, [sp, #4]
 8005fd6:	f7ff fcf5 	bl	80059c4 <_vfiprintf_r>
 8005fda:	b002      	add	sp, #8
 8005fdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fe0:	b003      	add	sp, #12
 8005fe2:	4770      	bx	lr
 8005fe4:	20000018 	.word	0x20000018

08005fe8 <__swhatbuf_r>:
 8005fe8:	b570      	push	{r4, r5, r6, lr}
 8005fea:	460c      	mov	r4, r1
 8005fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ff0:	2900      	cmp	r1, #0
 8005ff2:	b096      	sub	sp, #88	@ 0x58
 8005ff4:	4615      	mov	r5, r2
 8005ff6:	461e      	mov	r6, r3
 8005ff8:	da0d      	bge.n	8006016 <__swhatbuf_r+0x2e>
 8005ffa:	89a3      	ldrh	r3, [r4, #12]
 8005ffc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006000:	f04f 0100 	mov.w	r1, #0
 8006004:	bf14      	ite	ne
 8006006:	2340      	movne	r3, #64	@ 0x40
 8006008:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800600c:	2000      	movs	r0, #0
 800600e:	6031      	str	r1, [r6, #0]
 8006010:	602b      	str	r3, [r5, #0]
 8006012:	b016      	add	sp, #88	@ 0x58
 8006014:	bd70      	pop	{r4, r5, r6, pc}
 8006016:	466a      	mov	r2, sp
 8006018:	f000 f848 	bl	80060ac <_fstat_r>
 800601c:	2800      	cmp	r0, #0
 800601e:	dbec      	blt.n	8005ffa <__swhatbuf_r+0x12>
 8006020:	9901      	ldr	r1, [sp, #4]
 8006022:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006026:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800602a:	4259      	negs	r1, r3
 800602c:	4159      	adcs	r1, r3
 800602e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006032:	e7eb      	b.n	800600c <__swhatbuf_r+0x24>

08006034 <__smakebuf_r>:
 8006034:	898b      	ldrh	r3, [r1, #12]
 8006036:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006038:	079d      	lsls	r5, r3, #30
 800603a:	4606      	mov	r6, r0
 800603c:	460c      	mov	r4, r1
 800603e:	d507      	bpl.n	8006050 <__smakebuf_r+0x1c>
 8006040:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006044:	6023      	str	r3, [r4, #0]
 8006046:	6123      	str	r3, [r4, #16]
 8006048:	2301      	movs	r3, #1
 800604a:	6163      	str	r3, [r4, #20]
 800604c:	b003      	add	sp, #12
 800604e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006050:	ab01      	add	r3, sp, #4
 8006052:	466a      	mov	r2, sp
 8006054:	f7ff ffc8 	bl	8005fe8 <__swhatbuf_r>
 8006058:	9f00      	ldr	r7, [sp, #0]
 800605a:	4605      	mov	r5, r0
 800605c:	4639      	mov	r1, r7
 800605e:	4630      	mov	r0, r6
 8006060:	f7fd fa6a 	bl	8003538 <_malloc_r>
 8006064:	b948      	cbnz	r0, 800607a <__smakebuf_r+0x46>
 8006066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800606a:	059a      	lsls	r2, r3, #22
 800606c:	d4ee      	bmi.n	800604c <__smakebuf_r+0x18>
 800606e:	f023 0303 	bic.w	r3, r3, #3
 8006072:	f043 0302 	orr.w	r3, r3, #2
 8006076:	81a3      	strh	r3, [r4, #12]
 8006078:	e7e2      	b.n	8006040 <__smakebuf_r+0xc>
 800607a:	89a3      	ldrh	r3, [r4, #12]
 800607c:	6020      	str	r0, [r4, #0]
 800607e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006082:	81a3      	strh	r3, [r4, #12]
 8006084:	9b01      	ldr	r3, [sp, #4]
 8006086:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800608a:	b15b      	cbz	r3, 80060a4 <__smakebuf_r+0x70>
 800608c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006090:	4630      	mov	r0, r6
 8006092:	f000 f81d 	bl	80060d0 <_isatty_r>
 8006096:	b128      	cbz	r0, 80060a4 <__smakebuf_r+0x70>
 8006098:	89a3      	ldrh	r3, [r4, #12]
 800609a:	f023 0303 	bic.w	r3, r3, #3
 800609e:	f043 0301 	orr.w	r3, r3, #1
 80060a2:	81a3      	strh	r3, [r4, #12]
 80060a4:	89a3      	ldrh	r3, [r4, #12]
 80060a6:	431d      	orrs	r5, r3
 80060a8:	81a5      	strh	r5, [r4, #12]
 80060aa:	e7cf      	b.n	800604c <__smakebuf_r+0x18>

080060ac <_fstat_r>:
 80060ac:	b538      	push	{r3, r4, r5, lr}
 80060ae:	4d07      	ldr	r5, [pc, #28]	@ (80060cc <_fstat_r+0x20>)
 80060b0:	2300      	movs	r3, #0
 80060b2:	4604      	mov	r4, r0
 80060b4:	4608      	mov	r0, r1
 80060b6:	4611      	mov	r1, r2
 80060b8:	602b      	str	r3, [r5, #0]
 80060ba:	f7fb fc32 	bl	8001922 <_fstat>
 80060be:	1c43      	adds	r3, r0, #1
 80060c0:	d102      	bne.n	80060c8 <_fstat_r+0x1c>
 80060c2:	682b      	ldr	r3, [r5, #0]
 80060c4:	b103      	cbz	r3, 80060c8 <_fstat_r+0x1c>
 80060c6:	6023      	str	r3, [r4, #0]
 80060c8:	bd38      	pop	{r3, r4, r5, pc}
 80060ca:	bf00      	nop
 80060cc:	20000418 	.word	0x20000418

080060d0 <_isatty_r>:
 80060d0:	b538      	push	{r3, r4, r5, lr}
 80060d2:	4d06      	ldr	r5, [pc, #24]	@ (80060ec <_isatty_r+0x1c>)
 80060d4:	2300      	movs	r3, #0
 80060d6:	4604      	mov	r4, r0
 80060d8:	4608      	mov	r0, r1
 80060da:	602b      	str	r3, [r5, #0]
 80060dc:	f7fb fc31 	bl	8001942 <_isatty>
 80060e0:	1c43      	adds	r3, r0, #1
 80060e2:	d102      	bne.n	80060ea <_isatty_r+0x1a>
 80060e4:	682b      	ldr	r3, [r5, #0]
 80060e6:	b103      	cbz	r3, 80060ea <_isatty_r+0x1a>
 80060e8:	6023      	str	r3, [r4, #0]
 80060ea:	bd38      	pop	{r3, r4, r5, pc}
 80060ec:	20000418 	.word	0x20000418

080060f0 <abort>:
 80060f0:	b508      	push	{r3, lr}
 80060f2:	2006      	movs	r0, #6
 80060f4:	f000 f834 	bl	8006160 <raise>
 80060f8:	2001      	movs	r0, #1
 80060fa:	f7fb fbc2 	bl	8001882 <_exit>

080060fe <_malloc_usable_size_r>:
 80060fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006102:	1f18      	subs	r0, r3, #4
 8006104:	2b00      	cmp	r3, #0
 8006106:	bfbc      	itt	lt
 8006108:	580b      	ldrlt	r3, [r1, r0]
 800610a:	18c0      	addlt	r0, r0, r3
 800610c:	4770      	bx	lr

0800610e <_raise_r>:
 800610e:	291f      	cmp	r1, #31
 8006110:	b538      	push	{r3, r4, r5, lr}
 8006112:	4605      	mov	r5, r0
 8006114:	460c      	mov	r4, r1
 8006116:	d904      	bls.n	8006122 <_raise_r+0x14>
 8006118:	2316      	movs	r3, #22
 800611a:	6003      	str	r3, [r0, #0]
 800611c:	f04f 30ff 	mov.w	r0, #4294967295
 8006120:	bd38      	pop	{r3, r4, r5, pc}
 8006122:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006124:	b112      	cbz	r2, 800612c <_raise_r+0x1e>
 8006126:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800612a:	b94b      	cbnz	r3, 8006140 <_raise_r+0x32>
 800612c:	4628      	mov	r0, r5
 800612e:	f000 f831 	bl	8006194 <_getpid_r>
 8006132:	4622      	mov	r2, r4
 8006134:	4601      	mov	r1, r0
 8006136:	4628      	mov	r0, r5
 8006138:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800613c:	f000 b818 	b.w	8006170 <_kill_r>
 8006140:	2b01      	cmp	r3, #1
 8006142:	d00a      	beq.n	800615a <_raise_r+0x4c>
 8006144:	1c59      	adds	r1, r3, #1
 8006146:	d103      	bne.n	8006150 <_raise_r+0x42>
 8006148:	2316      	movs	r3, #22
 800614a:	6003      	str	r3, [r0, #0]
 800614c:	2001      	movs	r0, #1
 800614e:	e7e7      	b.n	8006120 <_raise_r+0x12>
 8006150:	2100      	movs	r1, #0
 8006152:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006156:	4620      	mov	r0, r4
 8006158:	4798      	blx	r3
 800615a:	2000      	movs	r0, #0
 800615c:	e7e0      	b.n	8006120 <_raise_r+0x12>
	...

08006160 <raise>:
 8006160:	4b02      	ldr	r3, [pc, #8]	@ (800616c <raise+0xc>)
 8006162:	4601      	mov	r1, r0
 8006164:	6818      	ldr	r0, [r3, #0]
 8006166:	f7ff bfd2 	b.w	800610e <_raise_r>
 800616a:	bf00      	nop
 800616c:	20000018 	.word	0x20000018

08006170 <_kill_r>:
 8006170:	b538      	push	{r3, r4, r5, lr}
 8006172:	4d07      	ldr	r5, [pc, #28]	@ (8006190 <_kill_r+0x20>)
 8006174:	2300      	movs	r3, #0
 8006176:	4604      	mov	r4, r0
 8006178:	4608      	mov	r0, r1
 800617a:	4611      	mov	r1, r2
 800617c:	602b      	str	r3, [r5, #0]
 800617e:	f7fb fb70 	bl	8001862 <_kill>
 8006182:	1c43      	adds	r3, r0, #1
 8006184:	d102      	bne.n	800618c <_kill_r+0x1c>
 8006186:	682b      	ldr	r3, [r5, #0]
 8006188:	b103      	cbz	r3, 800618c <_kill_r+0x1c>
 800618a:	6023      	str	r3, [r4, #0]
 800618c:	bd38      	pop	{r3, r4, r5, pc}
 800618e:	bf00      	nop
 8006190:	20000418 	.word	0x20000418

08006194 <_getpid_r>:
 8006194:	f7fb bb5d 	b.w	8001852 <_getpid>

08006198 <_init>:
 8006198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800619a:	bf00      	nop
 800619c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800619e:	bc08      	pop	{r3}
 80061a0:	469e      	mov	lr, r3
 80061a2:	4770      	bx	lr

080061a4 <_fini>:
 80061a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061a6:	bf00      	nop
 80061a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061aa:	bc08      	pop	{r3}
 80061ac:	469e      	mov	lr, r3
 80061ae:	4770      	bx	lr
