
*** Running vivado
    with args -log wyj_test_3_4_util_vector_logic_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wyj_test_3_4_util_vector_logic_0_3.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Apr 27 11:55:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source wyj_test_3_4_util_vector_logic_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 619.043 ; gain = 190.934
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/11248/Desktop/FPGA/wyj_test_3-4/UIP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/design/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: wyj_test_3_4_util_vector_logic_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry eab14d7c70910a17 to dir: C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.runs/wyj_test_3_4_util_vector_logic_0_3_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.cache/ip/2024.2/e/a/eab14d7c70910a17/wyj_test_3_4_util_vector_logic_0_1.dcp to C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.runs/wyj_test_3_4_util_vector_logic_0_3_synth_1/wyj_test_3_4_util_vector_logic_0_3.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.cache/ip/2024.2/e/a/eab14d7c70910a17/wyj_test_3_4_util_vector_logic_0_1_sim_netlist.v to C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.runs/wyj_test_3_4_util_vector_logic_0_3_synth_1/wyj_test_3_4_util_vector_logic_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.cache/ip/2024.2/e/a/eab14d7c70910a17/wyj_test_3_4_util_vector_logic_0_1_sim_netlist.vhdl to C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.runs/wyj_test_3_4_util_vector_logic_0_3_synth_1/wyj_test_3_4_util_vector_logic_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.cache/ip/2024.2/e/a/eab14d7c70910a17/wyj_test_3_4_util_vector_logic_0_1_stub.v to C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.runs/wyj_test_3_4_util_vector_logic_0_3_synth_1/wyj_test_3_4_util_vector_logic_0_3_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.cache/ip/2024.2/e/a/eab14d7c70910a17/wyj_test_3_4_util_vector_logic_0_1_stub.vhdl to C:/Users/11248/Desktop/FPGA/wyj_test_3-4/wyj_test_3-4.runs/wyj_test_3_4_util_vector_logic_0_3_synth_1/wyj_test_3_4_util_vector_logic_0_3_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP wyj_test_3_4_util_vector_logic_0_3, cache-ID = eab14d7c70910a17.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 11:55:16 2025...
