INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Fatima Alvi/semester 7/DSD/Assignment/Assignment.srcs/sources_1/new/Baud_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Fatima Alvi/semester 7/DSD/Assignment/Assignment.srcs/sources_1/new/Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Fatima Alvi/semester 7/DSD/Assignment/Assignment.srcs/sources_1/new/Tranmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Fatima Alvi/semester 7/DSD/Assignment/Assignment.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Fatima Alvi/semester 7/DSD/Assignment/Assignment.srcs/sim_1/new/UART_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Fatima Alvi/semester 7/DSD/Assignment/Assignment.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
