LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.std_logic_arith.ALL;
USE IEEE.std_logic_unsigned.ALL;




ENTITY PIANO IS

	PORT (
		CLK, RST  : IN STD_LOGIC; 
		HSYNC, VSYNC    : OUT STD_LOGIC; 
		R, G, B         : OUT STD_LOGIC_VECTOR(3 DOWNTO 0); 
		Move_left, Move_right,Move_down,Rotate : IN STD_LOGIC
	);

	END PIANO;

	
ARCHITECTURE BEHAVIORAL OF PIANO IS

	COMPONENT Syncronizador     
		PORT (
		CLK_25Mhz    : IN STD_LOGIC;
		RST	  : IN STD_LOGIC;
		H_SYNC, V_SYNC, VIDEO_ON  : OUT STD_LOGIC;
		HCOUNT, VCOUNT            : OUT STD_LOGIC_VECTOR(9 DOWNTO 0)
	
	);
	END COMPONENT;
	
	
	COMPONENT Frequencydivider 
		PORT (
			CLK_IN, RST  : IN STD_LOGIC; 
			CLK_OUT      : OUT STD_LOGIC 
		);
	END COMPONENT;
	
	SIGNAL HCOUNT : STD_LOGIC_VECTOR (9 DOWNTO 0) := "0000000000";
	SIGNAL VCOUNT : STD_LOGIC_VECTOR(9 DOWNTO 0)  := "0000000000";
	SIGNAL V_SYNC : STD_LOGIC := '0'; 
	SIGNAL H_SYNC : STD_LOGIC := '0'; 
	SIGNAL VIDEO_ON : STD_LOGIC := '0';
	SIGNAL Clock : STD_LOGIC := '0';
	
	SIGNAL FBEGIN : INTEGER := 280;
	SIGNAL FEND :INTEGER := 310;
	SIGNAL VBEGIN : INTEGER := 0;
	SIGNAL VEND : INTEGER := 30;
	SIGNAL LIMIT : INTEGER := 0;
	
	
	
	
	
	BEGIN

         Clock25Mhz : Frequencydivider
			PORT MAP(CLK, RST, clock);
			
			VGA_syncronizador : Syncronizador
			PORT MAP(clock, RST, H_SYNC, V_SYNC, VIDEO_ON, HCOUNT, VCOUNT); 
			
			

			
			VSYNC <= V_SYNC;  --salidas asincronicas 
			HSYNC <= H_SYNC;  --hacia el monitor
			
	




END ARCHITECTURE;