#summary Proposed memory state machine, MSMProp1


    http://data-race-test.googlecode.com/svn/trunk/msm/prop1.png
Edges (state transitions): 
||*Edge*|| *access type*     || *condition*                   || *thread/segment set*        || *lock set*                 || *race if ...* ||
|| E1   || memory allocation || -                             || -                           || {}                         || - ||
|| E2   || read              || First read after allocation   || SS={currentS}               || {currentLS}                || - ||
|| E3   || write             || First write after allocation  || SS={currentS}               || {currentLS}                || - ||
|| E4   || read              || -                             ||                             ||                            || - ||
|| E5   || write             || -                             ||                             ||                            || - ||
|| E6   || write             || -                             ||                             ||                            || - ||
|| E7   || read              || #SS==1 && HB(SS[1], currentSS)||                             ||                            || - ||
 


Back to MemoryStateMachines   
