{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638513615642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638513615657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 22:40:15 2021 " "Processing started: Thu Dec 02 22:40:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638513615657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513615657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7_top -c lab7_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7_top -c lab7_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513615658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638513616702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638513616702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "D:/CPEN211/lab7/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513636891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638513636895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638513636896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638513636896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638513636896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638513636896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638513636896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638513636896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 regfile.v(8) " "Verilog HDL Declaration information at regfile.v(8): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638513636896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636897 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636897 ""} { "Info" "ISGN_ENTITY_NAME" "3 RLE " "Found entity 3: RLE" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636897 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux8 " "Found entity 4: Mux8" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513636897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_check_tb " "Found entity 1: lab7_check_tb" {  } { { "lab7_top_tb.v" "" { Text "D:/CPEN211/lab7/lab7_top_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513636901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_top.v 3 3 " "Found 3 design units, including 3 entities, in source file lab7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_top " "Found entity 1: lab7_top" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636959 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM " "Found entity 2: RAM" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636959 ""} { "Info" "ISGN_ENTITY_NAME" "3 sseg " "Found entity 3: sseg" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513636959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/CPEN211/lab7/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636964 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux4 " "Found entity 2: Mux4" {  } { { "datapath.v" "" { Text "D:/CPEN211/lab7/datapath.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636964 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux2 " "Found entity 3: Mux2" {  } { { "datapath.v" "" { Text "D:/CPEN211/lab7/datapath.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513636964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc cpu.v(37) " "Verilog HDL Declaration information at cpu.v(37): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1638513636968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 4 4 " "Found 4 design units, including 4 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636971 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_register " "Found entity 2: instruction_register" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636971 ""} { "Info" "ISGN_ENTITY_NAME" "3 instruction_decoder " "Found entity 3: instruction_decoder" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636971 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSM " "Found entity 4: FSM" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513636971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "D:/CPEN211/lab7/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513636975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513636975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7_top " "Elaborating entity \"lab7_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638513637072 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] lab7_top.v(4) " "Output port \"LEDR\[9..8\]\" at lab7_top.v(4) has no driver" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638513637076 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab7_top.v(5) " "Output port \"HEX4\" at lab7_top.v(5) has no driver" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638513637076 "|lab7_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab7_top.v(5) " "Output port \"HEX5\" at lab7_top.v(5) has no driver" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638513637077 "|lab7_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE RLE:led_reg " "Elaborating entity \"RLE\" for hierarchy \"RLE:led_reg\"" {  } { { "lab7_top.v" "led_reg" { Text "D:/CPEN211/lab7/lab7_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab7_top.v" "CPU" { Text "D:/CPEN211/lab7/lab7_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register cpu:CPU\|instruction_register:ins_reg " "Elaborating entity \"instruction_register\" for hierarchy \"cpu:CPU\|instruction_register:ins_reg\"" {  } { { "cpu.v" "ins_reg" { Text "D:/CPEN211/lab7/cpu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder cpu:CPU\|instruction_decoder:ins_dec " "Elaborating entity \"instruction_decoder\" for hierarchy \"cpu:CPU\|instruction_decoder:ins_dec\"" {  } { { "cpu.v" "ins_dec" { Text "D:/CPEN211/lab7/cpu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.v" "DP" { Text "D:/CPEN211/lab7/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 cpu:CPU\|datapath:DP\|Mux4:data_input " "Elaborating entity \"Mux4\" for hierarchy \"cpu:CPU\|datapath:DP\|Mux4:data_input\"" {  } { { "datapath.v" "data_input" { Text "D:/CPEN211/lab7/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "D:/CPEN211/lab7/datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec cpu:CPU\|datapath:DP\|regfile:REGFILE\|Dec:dec1 " "Elaborating entity \"Dec\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|Dec:dec1\"" {  } { { "regfile.v" "dec1" { Text "D:/CPEN211/lab7/regfile.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(39) " "Verilog HDL assignment warning at regfile.v(39): truncated value with size 32 to match size of target (8)" {  } { { "regfile.v" "" { Text "D:/CPEN211/lab7/regfile.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638513637121 "|lab7_top|cpu:CPU|datapath:DP|regfile:REGFILE|Dec:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE cpu:CPU\|datapath:DP\|regfile:REGFILE\|RLE:r0 " "Elaborating entity \"RLE\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|RLE:r0\"" {  } { { "regfile.v" "r0" { Text "D:/CPEN211/lab7/regfile.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 cpu:CPU\|datapath:DP\|regfile:REGFILE\|Mux8:mux1 " "Elaborating entity \"Mux8\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|Mux8:mux1\"" {  } { { "regfile.v" "mux1" { Text "D:/CPEN211/lab7/regfile.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:shifter\"" {  } { { "datapath.v" "shifter" { Text "D:/CPEN211/lab7/datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 cpu:CPU\|datapath:DP\|Mux2:ainMux " "Elaborating entity \"Mux2\" for hierarchy \"cpu:CPU\|datapath:DP\|Mux2:ainMux\"" {  } { { "datapath.v" "ainMux" { Text "D:/CPEN211/lab7/datapath.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:u2 " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:u2\"" {  } { { "datapath.v" "u2" { Text "D:/CPEN211/lab7/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE cpu:CPU\|datapath:DP\|RLE:status " "Elaborating entity \"RLE\" for hierarchy \"cpu:CPU\|datapath:DP\|RLE:status\"" {  } { { "datapath.v" "status" { Text "D:/CPEN211/lab7/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM cpu:CPU\|FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"cpu:CPU\|FSM:fsm\"" {  } { { "cpu.v" "fsm" { Text "D:/CPEN211/lab7/cpu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLE cpu:CPU\|RLE:pc " "Elaborating entity \"RLE\" for hierarchy \"cpu:CPU\|RLE:pc\"" {  } { { "cpu.v" "pc" { Text "D:/CPEN211/lab7/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 cpu:CPU\|Mux2:pc_mux " "Elaborating entity \"Mux2\" for hierarchy \"cpu:CPU\|Mux2:pc_mux\"" {  } { { "cpu.v" "pc_mux" { Text "D:/CPEN211/lab7/cpu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "lab7_top.v" "MEM" { Text "D:/CPEN211/lab7/lab7_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab7_top.v" "H0" { Text "D:/CPEN211/lab7/lab7_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513637198 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[15\]\" " "Converted tri-state node \"read_data\[15\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[14\]\" " "Converted tri-state node \"read_data\[14\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[13\]\" " "Converted tri-state node \"read_data\[13\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[12\]\" " "Converted tri-state node \"read_data\[12\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[11\]\" " "Converted tri-state node \"read_data\[11\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[10\]\" " "Converted tri-state node \"read_data\[10\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[9\]\" " "Converted tri-state node \"read_data\[9\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[8\]\" " "Converted tri-state node \"read_data\[8\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[7\]\" " "Converted tri-state node \"read_data\[7\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[6\]\" " "Converted tri-state node \"read_data\[6\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[5\]\" " "Converted tri-state node \"read_data\[5\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[4\]\" " "Converted tri-state node \"read_data\[4\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[3\]\" " "Converted tri-state node \"read_data\[3\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[2\]\" " "Converted tri-state node \"read_data\[2\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[1\]\" " "Converted tri-state node \"read_data\[1\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"read_data\[0\]\" " "Converted tri-state node \"read_data\[0\]\" into a selector" {  } { { "cpu.v" "" { Text "D:/CPEN211/lab7/cpu.v" 65 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1638513637931 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1638513637931 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab7_top.ram0_RAM_15119.hdl.mif " "Parameter INIT_FILE set to db/lab7_top.ram0_RAM_15119.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638513638153 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638513638153 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638513638153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513638256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab7_top.ram0_RAM_15119.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab7_top.ram0_RAM_15119.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638513638257 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638513638257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_65r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_65r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_65r1 " "Found entity 1: altsyncram_65r1" {  } { { "db/altsyncram_65r1.tdf" "" { Text "D:/CPEN211/lab7/db/altsyncram_65r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638513638360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513638360 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638513638930 "|lab7_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638513638930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638513639113 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638513639690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPEN211/lab7/output_files/lab7_top.map.smsg " "Generated suppressed messages file D:/CPEN211/lab7/output_files/lab7_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513639766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638513639998 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638513639998 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638513640119 "|lab7_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638513640119 "|lab7_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638513640119 "|lab7_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab7_top.v" "" { Text "D:/CPEN211/lab7/lab7_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638513640119 "|lab7_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638513640119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "512 " "Implemented 512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638513640122 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638513640122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "430 " "Implemented 430 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638513640122 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638513640122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638513640122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638513640163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 22:40:40 2021 " "Processing ended: Thu Dec 02 22:40:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638513640163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638513640163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638513640163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638513640163 ""}
