/*
    Copyright Â© 2019 Michal Schulz <michal.schulz@gmx.de>
    https://github.com/michalsc

    This Source Code Form is subject to the terms of the
    Mozilla Public License, v. 2.0. If a copy of the MPL was not distributed
    with this file, You can obtain one at http://mozilla.org/MPL/2.0/.
*/

#include <stdint.h>
#include <stdlib.h>

#include <stdio.h>
#include "ARM.h"
#include "M68k.h"
#include "RegisterAllocator.h"

uint32_t *EMIT_line5(uint32_t *ptr, uint16_t **m68k_ptr)
{
    uint16_t opcode = BE16((*m68k_ptr)[0]);
    (*m68k_ptr)++;

    if ((opcode & 0xf0c0) == 0x50c0)
    {
        /* Scc/TRAPcc/DBcc */
        if ((opcode & 0x38) == 0x08)
        {
            /* DBcc */
            uint8_t counter_reg = RA_MapM68kRegister(&ptr, opcode & 7);
            uint8_t m68k_condition = (opcode >> 8) & 0x0f;
            uint8_t arm_condition = 0;
            uint32_t *branch_1 = NULL;
            uint32_t *branch_2 = NULL;

            (*m68k_ptr)++;

            /* Selcom case of DBT which does nothing */
            if (m68k_condition == M_CC_T)
            {
                ptr = EMIT_AdvancePC(ptr, 4);
            }
            else
            {
                ptr = EMIT_FlushPC(ptr);

                /* If condition was not false check the condition and eventually break the loop */
                if (m68k_condition != M_CC_F)
                {
                    uint8_t cond_tmp = 0xff;

                    M68K_GetCC(&ptr);

                    switch (m68k_condition)
                    {
                        case M_CC_EQ:
                            *ptr++ = tst_immed(REG_SR, SR_Z);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_NE:
                            *ptr++ = tst_immed(REG_SR, SR_Z);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_CS:
                            *ptr++ = tst_immed(REG_SR, SR_C);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_CC:
                            *ptr++ = tst_immed(REG_SR, SR_C);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_PL:
                            *ptr++ = tst_immed(REG_SR, SR_N);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_MI:
                            *ptr++ = tst_immed(REG_SR, SR_N);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_VS:
                            *ptr++ = tst_immed(REG_SR, SR_V);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_VC:
                            *ptr++ = tst_immed(REG_SR, SR_V);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_LS:   /* C == 1 || Z == 1 */
                            *ptr++ = tst_immed(REG_SR, SR_Z | SR_C);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_HI:   /* C == 0 && Z == 0 */
                            *ptr++ = tst_immed(REG_SR, SR_Z);
                            *ptr++ = tst_cc_immed(ARM_CC_EQ, REG_SR, SR_C);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_GE:   /* (N==0 && V==0) || (N==1 && V==1) */
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = ands_immed(cond_tmp, REG_SR, SR_N | SR_V); /* Extract N and V, set ARM_CC_EQ if both clear */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_N | SR_V); /* If N and V != 0, perform equality check */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        case M_CC_LT:
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = and_immed(cond_tmp, REG_SR, SR_N | SR_V); /* Extract N and V */
                            *ptr++ = teq_immed(cond_tmp, SR_N); /* Check N==1 && V==0 */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_V); /* Check N==0 && V==1 */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        case M_CC_GT:
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = ands_immed(cond_tmp, REG_SR, SR_N | SR_V | SR_Z); /* Extract Z, N and V, set ARM_CC_EQ if both clear */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_N | SR_V); /* If above fails, check if Z==0, N==1 and V==1 */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        case M_CC_LE:
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = and_immed(cond_tmp, REG_SR, SR_N | SR_V); /* Extract N and V, set ARM_CC_EQ if both clear */
                            *ptr++ = teq_immed(cond_tmp, SR_N); /* Check N==1 && V==0 */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_V); /* Check N==0 && V==1 */
                            *ptr++ = and_cc_immed(ARM_CC_NE, cond_tmp, REG_SR, SR_Z); /* If failed, extract Z flag */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_Z); /* Check if Z is set */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        default:
                            printf("Default CC called! Can't be!\n");
                            *ptr++ = udf(0x0bcc);
                            break;
                    }

                    /* Adjust PC, negated CC is loop condition, CC is loop break condition */
                    *ptr++ = add_cc_immed(arm_condition^1, REG_PC, REG_PC, 2);
                    *ptr++ = add_cc_immed(arm_condition, REG_PC, REG_PC, 4);

                    /* conditionally exit loop */
                    branch_1 = ptr;
                    *ptr++ = b_cc(arm_condition, 0);
                }

                /* Copy register to temporary, shift 16 bits left */
                uint8_t reg = RA_AllocARMRegister(&ptr);
                *ptr++ = mov_reg_shift(reg, counter_reg, 16);

                /* Substract 0x10000 from temporary, copare with 0xffff0000 */
                *ptr++ = sub_immed(reg, reg, 0x801);
                *ptr++ = cmn_immed(reg, 0x801);

                /* Bit shift result back and copy it into counter register */
                *ptr++ = lsr_immed(reg, reg, 16);
                *ptr++ = bfi(counter_reg, reg, 0, 16);
                RA_SetDirtyM68kRegister(&ptr, opcode & 7);

                /* If counter was 0xffff (temprary reg 0xffff0000) break the loop */
                *ptr++ = add_cc_immed(ARM_CC_EQ, REG_PC, REG_PC, 4);
                branch_2 = ptr;
                *ptr++ = b_cc(ARM_CC_EQ, 2);

                *ptr++ = add_immed(REG_PC, REG_PC, 2);
                /* Load PC-relative offset */
                *ptr++ = ldrsh_offset(REG_PC, reg, 0);

                *ptr++ = add_reg(REG_PC, REG_PC, reg, 0);
                RA_FreeARMRegister(&ptr, reg);
                if (branch_1) {
                    *branch_1 = INSN_TO_LE(INSN_TO_LE(*branch_1) + (int)(branch_2 - branch_1));
                    *ptr++ = (uint32_t)branch_1;
                }
                *ptr++ = (uint32_t)branch_2;
                *ptr++ = branch_1 == NULL ? 1 : 2;
                *ptr++ = 0;
                *ptr++ = INSN_TO_LE(0xfffffffe);

                RA_FreeARMRegister(&ptr, reg);
            }
        }
        else if ((opcode & 0x38) == 0x38)
        {
            /* TRAPcc */
        }
        else
        {
            /* Scc */
            uint8_t m68k_condition = (opcode >> 8) & 0x0f;
            uint8_t arm_condition = 0;
            uint8_t ext_count = 0;

            if ((opcode & 0x38) == 0)
            {
                /* Scc Dx case */
                uint8_t dest = RA_MapM68kRegister(&ptr, opcode & 7);
                RA_SetDirtyM68kRegister(&ptr, opcode & 7);

                /* T condition always sets lowest 8 bis, F condition always clears them */
                if ((opcode & 0x0f00) == 0x0100)
                {
                    *ptr++ = bfc(dest, 0, 8);
                }
                else if ((opcode & 0x0f00) == 0x0000)
                {
                    *ptr++ = orr_immed(dest, dest, 0xff);
                }
                else
                {
                    uint8_t cond_tmp = 0xff;

                    M68K_GetCC(&ptr);

                    switch (m68k_condition)
                    {
                        case M_CC_EQ:
                            *ptr++ = tst_immed(REG_SR, SR_Z);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_NE:
                            *ptr++ = tst_immed(REG_SR, SR_Z);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_CS:
                            *ptr++ = tst_immed(REG_SR, SR_C);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_CC:
                            *ptr++ = tst_immed(REG_SR, SR_C);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_PL:
                            *ptr++ = tst_immed(REG_SR, SR_N);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_MI:
                            *ptr++ = tst_immed(REG_SR, SR_N);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_VS:
                            *ptr++ = tst_immed(REG_SR, SR_V);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_VC:
                            *ptr++ = tst_immed(REG_SR, SR_V);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_LS:   /* C == 1 || Z == 1 */
                            *ptr++ = tst_immed(REG_SR, SR_Z | SR_C);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_HI:   /* C == 0 && Z == 0 */
                            *ptr++ = tst_immed(REG_SR, SR_Z);
                            *ptr++ = tst_cc_immed(ARM_CC_EQ, REG_SR, SR_C);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_GE:   /* (N==0 && V==0) || (N==1 && V==1) */
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = ands_immed(cond_tmp, REG_SR, SR_N | SR_V); /* Extract N and V, set ARM_CC_EQ if both clear */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_N | SR_V); /* If N and V != 0, perform equality check */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        case M_CC_LT:
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = and_immed(cond_tmp, REG_SR, SR_N | SR_V); /* Extract N and V */
                            *ptr++ = teq_immed(cond_tmp, SR_N); /* Check N==1 && V==0 */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_V); /* Check N==0 && V==1 */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        case M_CC_GT:
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = ands_immed(cond_tmp, REG_SR, SR_N | SR_V | SR_Z); /* Extract Z, N and V, set ARM_CC_EQ if both clear */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_N | SR_V); /* If above fails, check if Z==0, N==1 and V==1 */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        case M_CC_LE:
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = and_immed(cond_tmp, REG_SR, SR_N | SR_V); /* Extract N and V, set ARM_CC_EQ if both clear */
                            *ptr++ = teq_immed(cond_tmp, SR_N); /* Check N==1 && V==0 */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_V); /* Check N==0 && V==1 */
                            *ptr++ = and_cc_immed(ARM_CC_NE, cond_tmp, REG_SR, SR_Z); /* If failed, extract Z flag */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_Z); /* Check if Z is set */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        default:
                            printf("Default CC called! Can't be!\n");
                            *ptr++ = udf(0x0bcc);
                            break;
                    }

                    *ptr++ = orr_cc_immed(arm_condition, dest, dest, 0xff);
                    *ptr++ = bfc_cc(arm_condition^1, dest, 0, 8);
                }
            }
            else
            {
                /* Load effective address */
                uint8_t dest = 0xff;
                uint8_t tmp = RA_AllocARMRegister(&ptr);
                uint8_t mode = (opcode & 0x0038) >> 3;

                if (mode == 4 || mode == 3)
                    ptr = EMIT_LoadFromEffectiveAddress(ptr, 0, &dest, opcode & 0x3f, *m68k_ptr, &ext_count, 0);
                else
                    ptr = EMIT_LoadFromEffectiveAddress(ptr, 0, &dest, opcode & 0x3f, *m68k_ptr, &ext_count, 1);

                /* Fetch data into temporary register, perform add, store it back */
                if (mode == 4)
                {
                    *ptr++ = ldrb_offset_preindex(dest, tmp, (opcode & 7) == 7 ? -2 : -1);
                    RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                }
                else
                    *ptr++ = ldrb_offset(dest, tmp, 0);

                /* T condition always sets lowest 8 bis, F condition always clears them */
                if ((opcode & 0x0f00) == 0)
                {
                    *ptr++ = bfc(tmp, 0, 8);
                }
                else if ((opcode & 0x0f00) == 0x0100)
                {
                    *ptr++ = orr_immed(tmp, tmp, 0xff);
                }
                else
                {
                    uint8_t cond_tmp = 0xff;

                    M68K_GetCC(&ptr);

                    switch (m68k_condition)
                    {
                        case M_CC_EQ:
                            *ptr++ = tst_immed(REG_SR, SR_Z);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_NE:
                            *ptr++ = tst_immed(REG_SR, SR_Z);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_CS:
                            *ptr++ = tst_immed(REG_SR, SR_C);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_CC:
                            *ptr++ = tst_immed(REG_SR, SR_C);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_PL:
                            *ptr++ = tst_immed(REG_SR, SR_N);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_MI:
                            *ptr++ = tst_immed(REG_SR, SR_N);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_VS:
                            *ptr++ = tst_immed(REG_SR, SR_V);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_VC:
                            *ptr++ = tst_immed(REG_SR, SR_V);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_LS:   /* C == 1 || Z == 1 */
                            *ptr++ = tst_immed(REG_SR, SR_Z | SR_C);
                            arm_condition = ARM_CC_NE;
                            break;

                        case M_CC_HI:   /* C == 0 && Z == 0 */
                            *ptr++ = tst_immed(REG_SR, SR_Z);
                            *ptr++ = tst_cc_immed(ARM_CC_EQ, REG_SR, SR_C);
                            arm_condition = ARM_CC_EQ;
                            break;

                        case M_CC_GE:   /* (N==0 && V==0) || (N==1 && V==1) */
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = ands_immed(cond_tmp, REG_SR, SR_N | SR_V); /* Extract N and V, set ARM_CC_EQ if both clear */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_N | SR_V); /* If N and V != 0, perform equality check */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        case M_CC_LT:
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = and_immed(cond_tmp, REG_SR, SR_N | SR_V); /* Extract N and V */
                            *ptr++ = teq_immed(cond_tmp, SR_N); /* Check N==1 && V==0 */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_V); /* Check N==0 && V==1 */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        case M_CC_GT:
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = ands_immed(cond_tmp, REG_SR, SR_N | SR_V | SR_Z); /* Extract Z, N and V, set ARM_CC_EQ if both clear */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_N | SR_V); /* If above fails, check if Z==0, N==1 and V==1 */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        case M_CC_LE:
                            cond_tmp = RA_AllocARMRegister(&ptr);
                            *ptr++ = and_immed(cond_tmp, REG_SR, SR_N | SR_V); /* Extract N and V, set ARM_CC_EQ if both clear */
                            *ptr++ = teq_immed(cond_tmp, SR_N); /* Check N==1 && V==0 */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_V); /* Check N==0 && V==1 */
                            *ptr++ = and_cc_immed(ARM_CC_NE, cond_tmp, REG_SR, SR_Z); /* If failed, extract Z flag */
                            *ptr++ = teq_cc_immed(ARM_CC_NE, cond_tmp, SR_Z); /* Check if Z is set */
                            arm_condition = ARM_CC_EQ;
                            RA_FreeARMRegister(&ptr, cond_tmp);
                            break;

                        default:
                            printf("Default CC called! Can't be!\n");
                            *ptr++ = udf(0x0bcc);
                            break;
                    }

                    *ptr++ = orr_cc_immed(arm_condition, tmp, tmp, 0xff);
                    *ptr++ = bfc_cc(arm_condition^1, tmp, 0, 8);
                }

                if (mode == 3)
                {
                    *ptr++ = strb_offset_postindex(dest, tmp, (opcode & 7) == 7 ? 2 : 1);
                    RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                }
                else
                    *ptr++ = strb_offset(dest, tmp, 0);

                RA_FreeARMRegister(&ptr, tmp);

            }

            ptr = EMIT_AdvancePC(ptr, 2 * (ext_count + 1));
        }

    }
    else if ((opcode & 0xf100) == 0x5100)
    {
        /* SUBQ */
        uint8_t update_cc = 1;
        uint8_t ext_count = 0;
        uint8_t data = (opcode >> 9) & 7;
        if (data == 0)
            data = 8;

        if ((opcode & 0x30) == 0)
        {
            /* Dx or Ax case */
            uint8_t dx = (opcode & 0x38) == 0;
            uint8_t tmp;

            if (dx)
            {
                /* Fetch m68k register */
                uint8_t dest = RA_MapM68kRegister(&ptr, (opcode & 7));
                RA_SetDirtyM68kRegister(&ptr, (opcode & 7));

                switch ((opcode >> 6) & 3)
                {
                case 0:
                    tmp = RA_AllocARMRegister(&ptr);
                    *ptr++ = lsl_immed(tmp, dest, 24);
                    *ptr++ = subs_immed(tmp, tmp, 0x400 | data);
                    *ptr++ = lsr_immed(tmp, tmp, 24);
                    *ptr++ = bfi(dest, tmp, 0, 8);
                    RA_FreeARMRegister(&ptr, tmp);
                    break;

                case 1:
                    tmp = RA_AllocARMRegister(&ptr);
                    *ptr++ = lsl_immed(tmp, dest, 16);
                    *ptr++ = subs_immed(tmp, tmp, 0x800 | data);
                    *ptr++ = lsr_immed(tmp, tmp, 16);
                    *ptr++ = bfi(dest, tmp, 0, 16);
                    RA_FreeARMRegister(&ptr, tmp);
                    break;

                case 2:
                    *ptr++ = subs_immed(dest, dest, data);
                    break;
                }
            }
            else
            {
                /* Fetch m68k register */
                uint8_t dest = RA_MapM68kRegister(&ptr, (opcode & 7) + 8);
                RA_SetDirtyM68kRegister(&ptr, (opcode & 7) + 8);

                update_cc = 0;

                *ptr++ = subs_immed(dest, dest, data);
            }
        }
        else
        {
            /* Load effective address */
            uint8_t dest;
            uint8_t tmp = RA_AllocARMRegister(&ptr);
            uint8_t mode = (opcode & 0x0038) >> 3;

            if (mode == 4 || mode == 3)
                ptr = EMIT_LoadFromEffectiveAddress(ptr, 0, &dest, opcode & 0x3f, *m68k_ptr, &ext_count, 0);
            else
                ptr = EMIT_LoadFromEffectiveAddress(ptr, 0, &dest, opcode & 0x3f, *m68k_ptr, &ext_count, 1);

            switch ((opcode >> 6) & 3)
            {
            case 0: /* 8-bit */
                if (mode == 4)
                {
                    *ptr++ = ldrb_offset_preindex(dest, tmp, (opcode & 7) == 7 ? -2 : -1);
                    RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                }
                else
                    *ptr++ = ldrb_offset(dest, tmp, 0);
                /* Perform calcualtion */
                *ptr++ = lsl_immed(tmp, tmp, 24);
                *ptr++ = subs_immed(tmp, tmp, 0x400 | data);
                *ptr++ = lsr_immed(tmp, tmp, 24);
                /* Store back */
                if (mode == 3)
                {
                    *ptr++ = strb_offset_postindex(dest, tmp, (opcode & 7) == 7 ? 2 : 1);
                    RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                }
                else
                    *ptr++ = strb_offset(dest, tmp, 0);
                break;
            case 1: /* 16-bit */
                if (mode == 4)
                {
                    *ptr++ = ldrh_offset_preindex(dest, tmp, -2);
                    RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                }
                else
                    *ptr++ = ldrh_offset(dest, tmp, 0);

                /* Perform calcualtion */
                *ptr++ = lsl_immed(tmp, tmp, 16);
                *ptr++ = subs_immed(tmp, tmp, 0x800 | data);
                *ptr++ = lsr_immed(tmp, tmp, 16);

                /* Store back */
                if (mode == 3)
                {
                    *ptr++ = strh_offset_postindex(dest, tmp, 2);
                    RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                }
                else
                    *ptr++ = strh_offset(dest, tmp, 0);
                break;

            case 2: /* 32-bit */
                if (mode == 4)
                {
                    *ptr++ = ldr_offset_preindex(dest, tmp, -4);
                    RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                }
                else
                    *ptr++ = ldr_offset(dest, tmp, 0);

                /* Perform calcualtion */
                *ptr++ = subs_immed(tmp, tmp, data);

                /* Store back */
                if (mode == 3)
                {
                    *ptr++ = str_offset_postindex(dest, tmp, 4);
                    RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                }
                else
                    *ptr++ = str_offset(dest, tmp, 0);
                break;
            }

            RA_FreeARMRegister(&ptr, dest);
            RA_FreeARMRegister(&ptr, tmp);
        }

        ptr = EMIT_AdvancePC(ptr, 2 * (ext_count + 1));

        (*m68k_ptr) += ext_count;

        if (update_cc)
        {
            uint8_t mask = M68K_GetSRMask(*m68k_ptr);
            uint8_t update_mask = (SR_X | SR_C | SR_V | SR_Z | SR_N) & ~mask;

            if (update_mask)
            {
                M68K_ModifyCC(&ptr);
                *ptr++ = bic_immed(REG_SR, REG_SR, update_mask);
                if (update_mask & SR_N)
                    *ptr++ = orr_cc_immed(ARM_CC_MI, REG_SR, REG_SR, SR_N);
                if (update_mask & SR_Z)
                    *ptr++ = orr_cc_immed(ARM_CC_EQ, REG_SR, REG_SR, SR_Z);
                if (update_mask & SR_V)
                    *ptr++ = orr_cc_immed(ARM_CC_VS, REG_SR, REG_SR, SR_V);
                if (update_mask & (SR_X | SR_C))
                    *ptr++ = orr_cc_immed(ARM_CC_CC, REG_SR, REG_SR, SR_X | SR_C);
            }
        }
    }
    else if ((opcode & 0xf100) == 0x5000)
    {
        /* ADDQ */
        uint8_t update_cc = 1;
        uint8_t ext_count = 0;
        uint8_t data = (opcode >> 9) & 7;
        if (data == 0) data = 8;

        if ((opcode & 0x30) == 0)
        {
            /* Dx or Ax case */
            uint8_t dx = (opcode & 0x38) == 0;
            uint8_t tmp;

            if (dx)
            {
                /* Fetch m68k register */
                uint8_t dest = RA_MapM68kRegister(&ptr, (opcode & 7) + (dx ? 0 : 8));
                RA_SetDirtyM68kRegister(&ptr, (opcode & 7) + (dx ? 0 : 8));

                switch ((opcode >> 6) & 3)
                {
                case 0:
                    tmp = RA_AllocARMRegister(&ptr);
                    *ptr++ = lsl_immed(tmp, dest, 24);
                    *ptr++ = adds_immed(tmp, tmp, 0x400 | data);
                    *ptr++ = lsr_immed(tmp, tmp, 24);
                    *ptr++ = bfi(dest, tmp, 0, 8);
                    RA_FreeARMRegister(&ptr, tmp);
                    break;

                case 1:
                    tmp = RA_AllocARMRegister(&ptr);
                    *ptr++ = lsl_immed(tmp, dest, 16);
                    *ptr++ = adds_immed(tmp, tmp, 0x800 | data);
                    *ptr++ = lsr_immed(tmp, tmp, 16);
                    *ptr++ = bfi(dest, tmp, 0, 16);
                    RA_FreeARMRegister(&ptr, tmp);
                    break;

                case 2:
                    *ptr++ = adds_immed(dest, dest, data);
                    break;
                }
            }
            else
            {
                /* Fetch m68k register */
                uint8_t dest = RA_MapM68kRegister(&ptr, (opcode & 7) + 8);
                RA_SetDirtyM68kRegister(&ptr, (opcode & 7) + 8);

                update_cc = 0;

                *ptr++ = adds_immed(dest, dest, data);
            }
        }
        else
        {
            /* Load effective address */
            uint8_t dest;
            uint8_t tmp = RA_AllocARMRegister(&ptr);
            uint8_t mode = (opcode & 0x0038) >> 3;

            if (mode == 4 || mode == 3)
                ptr = EMIT_LoadFromEffectiveAddress(ptr, 0, &dest, opcode & 0x3f, *m68k_ptr, &ext_count, 0);
            else
                ptr = EMIT_LoadFromEffectiveAddress(ptr, 0, &dest, opcode & 0x3f, *m68k_ptr, &ext_count, 1);

            switch ((opcode >> 6) & 3)
            {
                case 0: /* 8-bit */
                    if (mode == 4)
                    {
                        *ptr++ = ldrb_offset_preindex(dest, tmp, (opcode & 7) == 7 ? -2 : -1);
                        RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                    }
                    else
                        *ptr++ = ldrb_offset(dest, tmp, 0);
                    /* Perform calcualtion */
                    *ptr++ = lsl_immed(tmp, tmp, 24);
                    *ptr++ = adds_immed(tmp, tmp, 0x400 | data);
                    *ptr++ = lsr_immed(tmp, tmp, 24);
                    /* Store back */
                    if (mode == 3)
                    {
                        *ptr++ = strb_offset_postindex(dest, tmp, (opcode & 7) == 7 ? 2 : 1);
                        RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                    }
                    else
                        *ptr++ = strb_offset(dest, tmp, 0);
                    break;
                case 1: /* 16-bit */
                    if (mode == 4)
                    {
                        *ptr++ = ldrh_offset_preindex(dest, tmp, -2);
                        RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                    }
                    else
                        *ptr++ = ldrh_offset(dest, tmp, 0);

                    /* Perform calcualtion */
                    *ptr++ = lsl_immed(tmp, tmp, 16);
                    *ptr++ = adds_immed(tmp, tmp, 0x800 | data);
                    *ptr++ = lsr_immed(tmp, tmp, 16);

                    /* Store back */
                    if (mode == 3)
                    {
                        *ptr++ = strh_offset_postindex(dest, tmp, 2);
                        RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                    }
                    else
                        *ptr++ = strh_offset(dest, tmp, 0);
                    break;

                case 2: /* 32-bit */
                    if (mode == 4)
                    {
                        *ptr++ = ldr_offset_preindex(dest, tmp, -4);
                        RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                    }
                    else
                        *ptr++ = ldr_offset(dest, tmp, 0);

                    /* Perform calcualtion */
                    *ptr++ = adds_immed(tmp, tmp, data);

                    /* Store back */
                    if (mode == 3)
                    {
                        *ptr++ = str_offset_postindex(dest, tmp, 4);
                        RA_SetDirtyM68kRegister(&ptr, 8 + (opcode & 7));
                    }
                    else
                        *ptr++ = str_offset(dest, tmp, 0);
                    break;
            }

            RA_FreeARMRegister(&ptr, dest);
            RA_FreeARMRegister(&ptr, tmp);
        }

        ptr = EMIT_AdvancePC(ptr, 2 * (ext_count + 1));

        (*m68k_ptr) += ext_count;

        if (update_cc)
        {
            uint8_t mask = M68K_GetSRMask(*m68k_ptr);
            uint8_t update_mask = (SR_X | SR_C | SR_V | SR_Z | SR_N) & ~mask;

            if (update_mask)
            {
                M68K_ModifyCC(&ptr);
                *ptr++ = bic_immed(REG_SR, REG_SR, update_mask);
                if (update_mask & SR_N)
                    *ptr++ = orr_cc_immed(ARM_CC_MI, REG_SR, REG_SR, SR_N);
                if (update_mask & SR_Z)
                    *ptr++ = orr_cc_immed(ARM_CC_EQ, REG_SR, REG_SR, SR_Z);
                if (update_mask & SR_V)
                    *ptr++ = orr_cc_immed(ARM_CC_VS, REG_SR, REG_SR, SR_V);
                if (update_mask & (SR_X | SR_C))
                    *ptr++ = orr_cc_immed(ARM_CC_CS, REG_SR, REG_SR, SR_X | SR_C);
            }
        }
    }
    else
        *ptr++ = udf(opcode);

    return ptr;
}
