Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 23 22:05:33 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_opt_timing.rpt
| Design       : fire7_squeeze
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            genblk1[11].mac_i/mul_out_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.502ns (21.634%)  route 1.818ns (78.366%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.483 - 5.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1058, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[3]/Q
                         net (fo=6249, unplaced)      0.641     1.403    u_2/Q[3]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.522 r  u_2/p_0_out_inferred__10/mul_out_reg_i_73/O
                         net (fo=1, unplaced)         0.244     1.766    u_2/p_0_out_inferred__10/mul_out_reg_i_73_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.809 r  u_2/p_0_out_inferred__10/mul_out_reg_i_19/O
                         net (fo=2, unplaced)         0.255     2.064    u_2/p_0_out_inferred__10/mul_out_reg_i_19_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.107 r  u_2/p_0_out_inferred__10/mul_out_reg_i_17/O
                         net (fo=1, unplaced)         0.244     2.351    u_2/p_0_out_inferred__10/mul_out_reg_i_17_n_0
                         LUT3 (Prop_lut3_I0_O)        0.043     2.394 r  u_2/p_0_out_inferred__10/mul_out_reg_i_2/O
                         net (fo=1, unplaced)         0.434     2.828    genblk1[11].mac_i/B[12]
                         DSP48E1                                      r  genblk1[11].mac_i/mul_out_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=1058, unset)         0.483     5.483    genblk1[11].mac_i/clk
                         DSP48E1                                      r  genblk1[11].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     5.483    
                         clock uncertainty           -0.035     5.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.275     5.172    genblk1[11].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          5.172    
                         arrival time                          -2.828    
  -------------------------------------------------------------------
                         slack                                  2.344    




