
icarus_software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b844  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800ba14  0800ba14  0001ba14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba90  0800ba90  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba90  0800ba90  0001ba90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba98  0800ba98  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba98  0800ba98  0001ba98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba9c  0800ba9c  0001ba9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800baa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007fc0  20000088  0800bb28  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008048  0800bb28  00028048  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027e56  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005937  00000000  00000000  00047f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b30  00000000  00000000  0004d848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018e8  00000000  00000000  0004f378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000276a3  00000000  00000000  00050c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000206c4  00000000  00000000  00078303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0373  00000000  00000000  000989c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00178d3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f1c  00000000  00000000  00178d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b9fc 	.word	0x0800b9fc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	0800b9fc 	.word	0x0800b9fc

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <pointer_inc>:
volatile int32_t can_buffer_pointer_rx = 0;
volatile int32_t can_buffer_pointer_tx = 0;

uint32_t can_readFrame(void);

uint32_t pointer_inc(uint32_t val, uint32_t size) {
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	6039      	str	r1, [r7, #0]
	return (val + 1) % size;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	3301      	adds	r3, #1
 8000516:	683a      	ldr	r2, [r7, #0]
 8000518:	fbb3 f2f2 	udiv	r2, r3, r2
 800051c:	6839      	ldr	r1, [r7, #0]
 800051e:	fb01 f202 	mul.w	r2, r1, r2
 8000522:	1a9b      	subs	r3, r3, r2
}
 8000524:	4618      	mov	r0, r3
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr

08000530 <can_addMsg>:

void can_addMsg(CAN_msg msg) {
 8000530:	b590      	push	{r4, r7, lr}
 8000532:	b085      	sub	sp, #20
 8000534:	af00      	add	r7, sp, #0
 8000536:	463c      	mov	r4, r7
 8000538:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	can_buffer[can_buffer_pointer_tx] = msg;
 800053c:	4b13      	ldr	r3, [pc, #76]	; (800058c <can_addMsg+0x5c>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a13      	ldr	r2, [pc, #76]	; (8000590 <can_addMsg+0x60>)
 8000542:	011b      	lsls	r3, r3, #4
 8000544:	4413      	add	r3, r2
 8000546:	461c      	mov	r4, r3
 8000548:	463b      	mov	r3, r7
 800054a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800054c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	can_buffer_pointer_tx = pointer_inc(can_buffer_pointer_tx, CAN_BUFFER_DEPTH);
 8000550:	4b0e      	ldr	r3, [pc, #56]	; (800058c <can_addMsg+0x5c>)
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	2140      	movs	r1, #64	; 0x40
 8000556:	4618      	mov	r0, r3
 8000558:	f7ff ffd6 	bl	8000508 <pointer_inc>
 800055c:	4603      	mov	r3, r0
 800055e:	461a      	mov	r2, r3
 8000560:	4b0a      	ldr	r3, [pc, #40]	; (800058c <can_addMsg+0x5c>)
 8000562:	601a      	str	r2, [r3, #0]

	if (can_buffer_pointer_tx == can_buffer_pointer_rx) { // indicates overflow
 8000564:	4b09      	ldr	r3, [pc, #36]	; (800058c <can_addMsg+0x5c>)
 8000566:	681a      	ldr	r2, [r3, #0]
 8000568:	4b0a      	ldr	r3, [pc, #40]	; (8000594 <can_addMsg+0x64>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	429a      	cmp	r2, r3
 800056e:	d109      	bne.n	8000584 <can_addMsg+0x54>
		can_buffer_pointer_rx = pointer_inc(can_buffer_pointer_rx, CAN_BUFFER_DEPTH); // skip one msg in the rx buffer
 8000570:	4b08      	ldr	r3, [pc, #32]	; (8000594 <can_addMsg+0x64>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2140      	movs	r1, #64	; 0x40
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff ffc6 	bl	8000508 <pointer_inc>
 800057c:	4603      	mov	r3, r0
 800057e:	461a      	mov	r2, r3
 8000580:	4b04      	ldr	r3, [pc, #16]	; (8000594 <can_addMsg+0x64>)
 8000582:	601a      	str	r2, [r3, #0]
	}
}
 8000584:	bf00      	nop
 8000586:	3714      	adds	r7, #20
 8000588:	46bd      	mov	sp, r7
 800058a:	bd90      	pop	{r4, r7, pc}
 800058c:	200000a8 	.word	0x200000a8
 8000590:	20007500 	.word	0x20007500
 8000594:	200000a4 	.word	0x200000a4

08000598 <CAN_Config>:

/*
 * Configures CAN protocol for 250kbit/s without interrupt for reading (only polling).
 */
void CAN_Config(uint32_t id)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b08c      	sub	sp, #48	; 0x30
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]

    /*##-1- Configure the CAN peripheral #######################################*/
    // Done in MX_CAN1_Init()

    /*##-2- Configure the CAN Filter ###########################################*/
    sFilterConfig.FilterBank = 0;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80005a4:	2300      	movs	r3, #0
 80005a6:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80005a8:	2301      	movs	r3, #1
 80005aa:	627b      	str	r3, [r7, #36]	; 0x24
    sFilterConfig.FilterIdHigh = 0x0000;
 80005ac:	2300      	movs	r3, #0
 80005ae:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterIdLow = 0x0000;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterMaskIdHigh = 0x0000;
 80005b4:	2300      	movs	r3, #0
 80005b6:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterMaskIdLow = 0x0000;
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005bc:	2300      	movs	r3, #0
 80005be:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterActivation = ENABLE;
 80005c0:	2301      	movs	r3, #1
 80005c2:	62bb      	str	r3, [r7, #40]	; 0x28
    sFilterConfig.SlaveStartFilterBank = 14;
 80005c4:	230e      	movs	r3, #14
 80005c6:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 80005c8:	f107 0308 	add.w	r3, r7, #8
 80005cc:	4619      	mov	r1, r3
 80005ce:	4810      	ldr	r0, [pc, #64]	; (8000610 <CAN_Config+0x78>)
 80005d0:	f003 fe58 	bl	8004284 <HAL_CAN_ConfigFilter>
        /* Filter configuration Error */
        //      _Error_Handler(__FILE__, __LINE__);
    }

    /*##-3- Start the CAN peripheral ###########################################*/
    if (HAL_CAN_Start(&hcan1) != HAL_OK)
 80005d4:	480e      	ldr	r0, [pc, #56]	; (8000610 <CAN_Config+0x78>)
 80005d6:	f003 ff35 	bl	8004444 <HAL_CAN_Start>
        /* Start Error */
        //      _Error_Handler(__FILE__, __LINE__);
    }

    /*##-4- Activate CAN RX notification #######################################*/
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80005da:	2102      	movs	r1, #2
 80005dc:	480c      	ldr	r0, [pc, #48]	; (8000610 <CAN_Config+0x78>)
 80005de:	f004 f9ae 	bl	800493e <HAL_CAN_ActivateNotification>
        /* Notification Error */
    	//_Error_Handler(__FILE__, __LINE__);
    }

    /*##-5- Configure Transmission process #####################################*/
    TxHeader.StdId = id;
 80005e2:	4a0c      	ldr	r2, [pc, #48]	; (8000614 <CAN_Config+0x7c>)
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	6013      	str	r3, [r2, #0]
    TxHeader.ExtId = id; // not needed
 80005e8:	4a0a      	ldr	r2, [pc, #40]	; (8000614 <CAN_Config+0x7c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	6053      	str	r3, [r2, #4]
    TxHeader.RTR = CAN_RTR_DATA;
 80005ee:	4b09      	ldr	r3, [pc, #36]	; (8000614 <CAN_Config+0x7c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	60da      	str	r2, [r3, #12]
    TxHeader.IDE = CAN_ID_STD;
 80005f4:	4b07      	ldr	r3, [pc, #28]	; (8000614 <CAN_Config+0x7c>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	609a      	str	r2, [r3, #8]
    TxHeader.DLC = 8;
 80005fa:	4b06      	ldr	r3, [pc, #24]	; (8000614 <CAN_Config+0x7c>)
 80005fc:	2208      	movs	r2, #8
 80005fe:	611a      	str	r2, [r3, #16]
    TxHeader.TransmitGlobalTime = DISABLE;
 8000600:	4b04      	ldr	r3, [pc, #16]	; (8000614 <CAN_Config+0x7c>)
 8000602:	2200      	movs	r2, #0
 8000604:	751a      	strb	r2, [r3, #20]
}
 8000606:	bf00      	nop
 8000608:	3730      	adds	r7, #48	; 0x30
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	20007900 	.word	0x20007900
 8000614:	200074cc 	.word	0x200074cc

08000618 <can_setFrame>:
 * Sends a frame of 8 bytes (payload) on the CAN bus using our predefined protocol.
 * byte 0..3 --> some uint32_t
 * byte 4    --> data_id, see CAN_communication.h
 * byte 5..7 --> timestamp
 */
void can_setFrame(uint32_t data, uint8_t data_id, uint32_t timestamp) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b08e      	sub	sp, #56	; 0x38
 800061c:	af00      	add	r7, sp, #0
 800061e:	60f8      	str	r0, [r7, #12]
 8000620:	460b      	mov	r3, r1
 8000622:	607a      	str	r2, [r7, #4]
 8000624:	72fb      	strb	r3, [r7, #11]
	uint8_t TxData[8] = {0};
 8000626:	2300      	movs	r3, #0
 8000628:	633b      	str	r3, [r7, #48]	; 0x30
 800062a:	2300      	movs	r3, #0
 800062c:	637b      	str	r3, [r7, #52]	; 0x34
	TxData[0] = (uint8_t) (data >> 24);
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	0e1b      	lsrs	r3, r3, #24
 8000632:	b2db      	uxtb	r3, r3
 8000634:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    TxData[1] = (uint8_t) (data >> 16);
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	0c1b      	lsrs	r3, r3, #16
 800063c:	b2db      	uxtb	r3, r3
 800063e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    TxData[2] = (uint8_t) (data >> 8);
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	0a1b      	lsrs	r3, r3, #8
 8000646:	b2db      	uxtb	r3, r3
 8000648:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
    TxData[3] = (uint8_t) (data >> 0);
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    TxData[4] = data_id;
 8000654:	7afb      	ldrb	r3, [r7, #11]
 8000656:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    TxData[5] = (uint8_t) (timestamp >> 16);
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	0c1b      	lsrs	r3, r3, #16
 800065e:	b2db      	uxtb	r3, r3
 8000660:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    TxData[6] = (uint8_t) (timestamp >> 8);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	0a1b      	lsrs	r3, r3, #8
 8000668:	b2db      	uxtb	r3, r3
 800066a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    TxData[7] = (uint8_t) (timestamp >> 0);
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	b2db      	uxtb	r3, r3
 8000672:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 8000676:	e002      	b.n	800067e <can_setFrame+0x66>
		osDelay(1);
 8000678:	2001      	movs	r0, #1
 800067a:	f009 f97f 	bl	800997c <osDelay>
	while (HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox)) {
 800067e:	4b13      	ldr	r3, [pc, #76]	; (80006cc <can_setFrame+0xb4>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4619      	mov	r1, r3
 8000684:	4812      	ldr	r0, [pc, #72]	; (80006d0 <can_setFrame+0xb8>)
 8000686:	f003 fffc 	bl	8004682 <HAL_CAN_IsTxMessagePending>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d1f3      	bne.n	8000678 <can_setFrame+0x60>
	} // wait for CAN to be ready

	CAN_msg message = (CAN_msg) {data, data_id, timestamp, TxHeader.StdId};
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	623b      	str	r3, [r7, #32]
 8000694:	7afb      	ldrb	r3, [r7, #11]
 8000696:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	62bb      	str	r3, [r7, #40]	; 0x28
 800069e:	4b0d      	ldr	r3, [pc, #52]	; (80006d4 <can_setFrame+0xbc>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) == HAL_OK) {
 80006a4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80006a8:	4b08      	ldr	r3, [pc, #32]	; (80006cc <can_setFrame+0xb4>)
 80006aa:	490a      	ldr	r1, [pc, #40]	; (80006d4 <can_setFrame+0xbc>)
 80006ac:	4808      	ldr	r0, [pc, #32]	; (80006d0 <can_setFrame+0xb8>)
 80006ae:	f003 ff0d 	bl	80044cc <HAL_CAN_AddTxMessage>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d104      	bne.n	80006c2 <can_setFrame+0xaa>
    	can_addMsg(message);
 80006b8:	f107 0320 	add.w	r3, r7, #32
 80006bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006be:	f7ff ff37 	bl	8000530 <can_addMsg>

    } else { // something bad happen
    	// not sure what to do
    }
}
 80006c2:	bf00      	nop
 80006c4:	3738      	adds	r7, #56	; 0x38
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	200074c0 	.word	0x200074c0
 80006d0:	20007900 	.word	0x20007900
 80006d4:	200074cc 	.word	0x200074cc

080006d8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
	can_readFrame();
 80006e0:	f000 f858 	bl	8000794 <can_readFrame>
	can_addMsg(can_current_msg);
 80006e4:	4b03      	ldr	r3, [pc, #12]	; (80006f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>)
 80006e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80006e8:	f7ff ff22 	bl	8000530 <can_addMsg>
}
 80006ec:	bf00      	nop
 80006ee:	3708      	adds	r7, #8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	200074b0 	.word	0x200074b0

080006f8 <can_msgPending>:

uint32_t can_msgPending() {
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
	int32_t diff = can_buffer_pointer_tx - can_buffer_pointer_rx;
 80006fe:	4b09      	ldr	r3, [pc, #36]	; (8000724 <can_msgPending+0x2c>)
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	4b09      	ldr	r3, [pc, #36]	; (8000728 <can_msgPending+0x30>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	1ad3      	subs	r3, r2, r3
 8000708:	607b      	str	r3, [r7, #4]
	if (diff < 0) {
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	2b00      	cmp	r3, #0
 800070e:	da02      	bge.n	8000716 <can_msgPending+0x1e>
		diff += CAN_BUFFER_DEPTH;
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	3340      	adds	r3, #64	; 0x40
 8000714:	607b      	str	r3, [r7, #4]
	}

	return diff;
 8000716:	687b      	ldr	r3, [r7, #4]
}
 8000718:	4618      	mov	r0, r3
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	200000a8 	.word	0x200000a8
 8000728:	200000a4 	.word	0x200000a4

0800072c <can_readBuffer>:

CAN_msg can_readBuffer() {
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b087      	sub	sp, #28
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	CAN_msg ret = {0};
 8000734:	f107 0308 	add.w	r3, r7, #8
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]

	if (can_msgPending() > 0) {
 8000742:	f7ff ffd9 	bl	80006f8 <can_msgPending>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d013      	beq.n	8000774 <can_readBuffer+0x48>
		ret = can_buffer[can_buffer_pointer_rx];
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <can_readBuffer+0x60>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a0f      	ldr	r2, [pc, #60]	; (8000790 <can_readBuffer+0x64>)
 8000752:	011b      	lsls	r3, r3, #4
 8000754:	4413      	add	r3, r2
 8000756:	f107 0408 	add.w	r4, r7, #8
 800075a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800075c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		can_buffer_pointer_rx = pointer_inc(can_buffer_pointer_rx, CAN_BUFFER_DEPTH);
 8000760:	4b0a      	ldr	r3, [pc, #40]	; (800078c <can_readBuffer+0x60>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2140      	movs	r1, #64	; 0x40
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff fece 	bl	8000508 <pointer_inc>
 800076c:	4603      	mov	r3, r0
 800076e:	461a      	mov	r2, r3
 8000770:	4b06      	ldr	r3, [pc, #24]	; (800078c <can_readBuffer+0x60>)
 8000772:	601a      	str	r2, [r3, #0]
	} else { // no message actually pending
		// do nothing, will return the {0} CAN_msg
	}


	return ret;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	461c      	mov	r4, r3
 8000778:	f107 0308 	add.w	r3, r7, #8
 800077c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800077e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8000782:	6878      	ldr	r0, [r7, #4]
 8000784:	371c      	adds	r7, #28
 8000786:	46bd      	mov	sp, r7
 8000788:	bd90      	pop	{r4, r7, pc}
 800078a:	bf00      	nop
 800078c:	200000a4 	.word	0x200000a4
 8000790:	20007500 	.word	0x20007500

08000794 <can_readFrame>:
 *
 * byte 0..3 --> some uint32_t
 * byte 4    --> data_id, see CAN_communication.h
 * byte 5..7 --> timestamp
 */
uint32_t can_readFrame(void) {
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
    uint32_t fill_level = HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0);
 800079a:	2100      	movs	r1, #0
 800079c:	482a      	ldr	r0, [pc, #168]	; (8000848 <can_readFrame+0xb4>)
 800079e:	f004 f8a6 	bl	80048ee <HAL_CAN_GetRxFifoFillLevel>
 80007a2:	6078      	str	r0, [r7, #4]
    if (fill_level > 0) {
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d049      	beq.n	800083e <can_readFrame+0xaa>
        HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData);
 80007aa:	4b28      	ldr	r3, [pc, #160]	; (800084c <can_readFrame+0xb8>)
 80007ac:	4a28      	ldr	r2, [pc, #160]	; (8000850 <can_readFrame+0xbc>)
 80007ae:	2100      	movs	r1, #0
 80007b0:	4825      	ldr	r0, [pc, #148]	; (8000848 <can_readFrame+0xb4>)
 80007b2:	f003 ff8a 	bl	80046ca <HAL_CAN_GetRxMessage>

        can_current_msg.data = 0;
 80007b6:	4b27      	ldr	r3, [pc, #156]	; (8000854 <can_readFrame+0xc0>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
        can_current_msg.data += (uint32_t) RxData[0] << 24;
 80007bc:	4b25      	ldr	r3, [pc, #148]	; (8000854 <can_readFrame+0xc0>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	4b22      	ldr	r3, [pc, #136]	; (800084c <can_readFrame+0xb8>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	061b      	lsls	r3, r3, #24
 80007c6:	4413      	add	r3, r2
 80007c8:	4a22      	ldr	r2, [pc, #136]	; (8000854 <can_readFrame+0xc0>)
 80007ca:	6013      	str	r3, [r2, #0]
        can_current_msg.data += (uint32_t) RxData[1] << 16;
 80007cc:	4b21      	ldr	r3, [pc, #132]	; (8000854 <can_readFrame+0xc0>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4b1e      	ldr	r3, [pc, #120]	; (800084c <can_readFrame+0xb8>)
 80007d2:	785b      	ldrb	r3, [r3, #1]
 80007d4:	041b      	lsls	r3, r3, #16
 80007d6:	4413      	add	r3, r2
 80007d8:	4a1e      	ldr	r2, [pc, #120]	; (8000854 <can_readFrame+0xc0>)
 80007da:	6013      	str	r3, [r2, #0]
        can_current_msg.data += (uint32_t) RxData[2] << 8;
 80007dc:	4b1d      	ldr	r3, [pc, #116]	; (8000854 <can_readFrame+0xc0>)
 80007de:	681a      	ldr	r2, [r3, #0]
 80007e0:	4b1a      	ldr	r3, [pc, #104]	; (800084c <can_readFrame+0xb8>)
 80007e2:	789b      	ldrb	r3, [r3, #2]
 80007e4:	021b      	lsls	r3, r3, #8
 80007e6:	4413      	add	r3, r2
 80007e8:	4a1a      	ldr	r2, [pc, #104]	; (8000854 <can_readFrame+0xc0>)
 80007ea:	6013      	str	r3, [r2, #0]
		can_current_msg.data += (uint32_t) RxData[3] << 0;
 80007ec:	4b19      	ldr	r3, [pc, #100]	; (8000854 <can_readFrame+0xc0>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a16      	ldr	r2, [pc, #88]	; (800084c <can_readFrame+0xb8>)
 80007f2:	78d2      	ldrb	r2, [r2, #3]
 80007f4:	4413      	add	r3, r2
 80007f6:	4a17      	ldr	r2, [pc, #92]	; (8000854 <can_readFrame+0xc0>)
 80007f8:	6013      	str	r3, [r2, #0]

        can_current_msg.id = RxData[4];
 80007fa:	4b14      	ldr	r3, [pc, #80]	; (800084c <can_readFrame+0xb8>)
 80007fc:	791a      	ldrb	r2, [r3, #4]
 80007fe:	4b15      	ldr	r3, [pc, #84]	; (8000854 <can_readFrame+0xc0>)
 8000800:	711a      	strb	r2, [r3, #4]

        can_current_msg.timestamp = 0;
 8000802:	4b14      	ldr	r3, [pc, #80]	; (8000854 <can_readFrame+0xc0>)
 8000804:	2200      	movs	r2, #0
 8000806:	609a      	str	r2, [r3, #8]
        can_current_msg.timestamp += (uint32_t) RxData[5] << 16;
 8000808:	4b12      	ldr	r3, [pc, #72]	; (8000854 <can_readFrame+0xc0>)
 800080a:	689a      	ldr	r2, [r3, #8]
 800080c:	4b0f      	ldr	r3, [pc, #60]	; (800084c <can_readFrame+0xb8>)
 800080e:	795b      	ldrb	r3, [r3, #5]
 8000810:	041b      	lsls	r3, r3, #16
 8000812:	4413      	add	r3, r2
 8000814:	4a0f      	ldr	r2, [pc, #60]	; (8000854 <can_readFrame+0xc0>)
 8000816:	6093      	str	r3, [r2, #8]
        can_current_msg.timestamp += (uint32_t) RxData[6] << 8;
 8000818:	4b0e      	ldr	r3, [pc, #56]	; (8000854 <can_readFrame+0xc0>)
 800081a:	689a      	ldr	r2, [r3, #8]
 800081c:	4b0b      	ldr	r3, [pc, #44]	; (800084c <can_readFrame+0xb8>)
 800081e:	799b      	ldrb	r3, [r3, #6]
 8000820:	021b      	lsls	r3, r3, #8
 8000822:	4413      	add	r3, r2
 8000824:	4a0b      	ldr	r2, [pc, #44]	; (8000854 <can_readFrame+0xc0>)
 8000826:	6093      	str	r3, [r2, #8]
		can_current_msg.timestamp += (uint32_t) RxData[7] << 0;
 8000828:	4b0a      	ldr	r3, [pc, #40]	; (8000854 <can_readFrame+0xc0>)
 800082a:	689b      	ldr	r3, [r3, #8]
 800082c:	4a07      	ldr	r2, [pc, #28]	; (800084c <can_readFrame+0xb8>)
 800082e:	79d2      	ldrb	r2, [r2, #7]
 8000830:	4413      	add	r3, r2
 8000832:	4a08      	ldr	r2, [pc, #32]	; (8000854 <can_readFrame+0xc0>)
 8000834:	6093      	str	r3, [r2, #8]

        can_current_msg.id_CAN = RxHeader.StdId;
 8000836:	4b06      	ldr	r3, [pc, #24]	; (8000850 <can_readFrame+0xbc>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	4a06      	ldr	r2, [pc, #24]	; (8000854 <can_readFrame+0xc0>)
 800083c:	60d3      	str	r3, [r2, #12]
    }
    return fill_level;
 800083e:	687b      	ldr	r3, [r7, #4]
}
 8000840:	4618      	mov	r0, r3
 8000842:	3708      	adds	r7, #8
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20007900 	.word	0x20007900
 800084c:	200074c4 	.word	0x200074c4
 8000850:	200074e4 	.word	0x200074e4
 8000854:	200074b0 	.word	0x200074b0

08000858 <can_init>:


void can_init(void) {
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	CAN_Config(CAN_ID_PROPULSION_BOARD);
 800085c:	2005      	movs	r0, #5
 800085e:	f7ff fe9b 	bl	8000598 <CAN_Config>
}
 8000862:	bf00      	nop
 8000864:	bd80      	pop	{r7, pc}
	...

08000868 <can_send_thread>:


void can_send_thread(void * arg) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b090      	sub	sp, #64	; 0x40
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	static TickType_t last_wake_time;
	static const TickType_t period = pdMS_TO_TICKS(CAN_HEART_BEAT);

	last_wake_time = xTaskGetTickCount();
 8000870:	f00a f922 	bl	800aab8 <xTaskGetTickCount>
 8000874:	4603      	mov	r3, r0
 8000876:	4a1f      	ldr	r2, [pc, #124]	; (80008f4 <can_send_thread+0x8c>)
 8000878:	6013      	str	r3, [r2, #0]


	for(;;) {
		//SEMAPHORE DATA_READY
		//SEND DATA HERE
		CM4_PAYLOAD_COMMAND_t cmd = control_get_cmd();
 800087a:	f107 030c 	add.w	r3, r7, #12
 800087e:	4618      	mov	r0, r3
 8000880:	f000 ffa2 	bl	80017c8 <control_get_cmd>
		can_setFrame((uint32_t) cmd.thrust, DATA_ID_THRUST_CMD, cmd.timestamp);
 8000884:	693b      	ldr	r3, [r7, #16]
 8000886:	4618      	mov	r0, r3
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	461a      	mov	r2, r3
 800088c:	2164      	movs	r1, #100	; 0x64
 800088e:	f7ff fec3 	bl	8000618 <can_setFrame>
		can_setFrame((uint32_t) cmd.dynamixel[0], DATA_ID_VANE_CMD_1, cmd.timestamp);
 8000892:	697b      	ldr	r3, [r7, #20]
 8000894:	4618      	mov	r0, r3
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	461a      	mov	r2, r3
 800089a:	2165      	movs	r1, #101	; 0x65
 800089c:	f7ff febc 	bl	8000618 <can_setFrame>
		can_setFrame((uint32_t) cmd.dynamixel[1], DATA_ID_VANE_CMD_2, cmd.timestamp);
 80008a0:	69bb      	ldr	r3, [r7, #24]
 80008a2:	4618      	mov	r0, r3
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	461a      	mov	r2, r3
 80008a8:	2166      	movs	r1, #102	; 0x66
 80008aa:	f7ff feb5 	bl	8000618 <can_setFrame>
		can_setFrame((uint32_t) cmd.dynamixel[2], DATA_ID_VANE_CMD_3, cmd.timestamp);
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	4618      	mov	r0, r3
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	461a      	mov	r2, r3
 80008b6:	2167      	movs	r1, #103	; 0x67
 80008b8:	f7ff feae 	bl	8000618 <can_setFrame>
		can_setFrame((uint32_t) cmd.dynamixel[3], DATA_ID_VANE_CMD_4, cmd.timestamp);
 80008bc:	6a3b      	ldr	r3, [r7, #32]
 80008be:	4618      	mov	r0, r3
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	461a      	mov	r2, r3
 80008c4:	2168      	movs	r1, #104	; 0x68
 80008c6:	f7ff fea7 	bl	8000618 <can_setFrame>
		can_setFrame((uint32_t) cmd.position[2], DATA_ID_KALMAN_Z, cmd.timestamp);
 80008ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008cc:	4618      	mov	r0, r3
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	461a      	mov	r2, r3
 80008d2:	212a      	movs	r1, #42	; 0x2a
 80008d4:	f7ff fea0 	bl	8000618 <can_setFrame>
		can_setFrame((uint32_t) cmd.speed[2], DATA_ID_KALMAN_VZ, cmd.timestamp);
 80008d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80008da:	4618      	mov	r0, r3
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	461a      	mov	r2, r3
 80008e0:	212d      	movs	r1, #45	; 0x2d
 80008e2:	f7ff fe99 	bl	8000618 <can_setFrame>



		vTaskDelayUntil( &last_wake_time, period );
 80008e6:	4b04      	ldr	r3, [pc, #16]	; (80008f8 <can_send_thread+0x90>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	4619      	mov	r1, r3
 80008ec:	4801      	ldr	r0, [pc, #4]	; (80008f4 <can_send_thread+0x8c>)
 80008ee:	f009 ff25 	bl	800a73c <vTaskDelayUntil>
	for(;;) {
 80008f2:	e7c2      	b.n	800087a <can_send_thread+0x12>
 80008f4:	200000ac 	.word	0x200000ac
 80008f8:	0800ba68 	.word	0x0800ba68

080008fc <util_encode_u32>:
	data[0] = value;
	data[1] = value>>8;
	data[2] = 0x00;
	data[3] = 0x00;
}
static inline void util_encode_u32(uint8_t * data, uint32_t value) {
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
	data[0] = value;
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	b2da      	uxtb	r2, r3
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	0a1a      	lsrs	r2, r3, #8
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	3301      	adds	r3, #1
 8000916:	b2d2      	uxtb	r2, r2
 8000918:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	0c1a      	lsrs	r2, r3, #16
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	3302      	adds	r3, #2
 8000922:	b2d2      	uxtb	r2, r2
 8000924:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	0e1a      	lsrs	r2, r3, #24
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	3303      	adds	r3, #3
 800092e:	b2d2      	uxtb	r2, r2
 8000930:	701a      	strb	r2, [r3, #0]
}
 8000932:	bf00      	nop
 8000934:	370c      	adds	r7, #12
 8000936:	46bd      	mov	sp, r7
 8000938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093c:	4770      	bx	lr

0800093e <util_encode_i32>:
	data[0] = value;
	data[1] = value>>8;
	data[2] = 0x00;
	data[3] = 0x00;
}
static inline void util_encode_i32(uint8_t * data, int32_t value) {
 800093e:	b480      	push	{r7}
 8000940:	b083      	sub	sp, #12
 8000942:	af00      	add	r7, sp, #0
 8000944:	6078      	str	r0, [r7, #4]
 8000946:	6039      	str	r1, [r7, #0]
	data[0] = value;
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	b2da      	uxtb	r2, r3
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	121a      	asrs	r2, r3, #8
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	3301      	adds	r3, #1
 8000958:	b2d2      	uxtb	r2, r2
 800095a:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	141a      	asrs	r2, r3, #16
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3302      	adds	r3, #2
 8000964:	b2d2      	uxtb	r2, r2
 8000966:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	161a      	asrs	r2, r3, #24
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3303      	adds	r3, #3
 8000970:	b2d2      	uxtb	r2, r2
 8000972:	701a      	strb	r2, [r3, #0]
}
 8000974:	bf00      	nop
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr

08000980 <util_decode_u16>:

static inline uint8_t util_decode_u8(uint8_t * data) {
	return data[0];
}

static inline uint16_t util_decode_u16(uint8_t * data) {
 8000980:	b480      	push	{r7}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
	return (uint16_t) data[0] | data[1] << 8;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	b21a      	sxth	r2, r3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	3301      	adds	r3, #1
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	021b      	lsls	r3, r3, #8
 8000996:	b21b      	sxth	r3, r3
 8000998:	4313      	orrs	r3, r2
 800099a:	b21b      	sxth	r3, r3
 800099c:	b29b      	uxth	r3, r3
}
 800099e:	4618      	mov	r0, r3
 80009a0:	370c      	adds	r7, #12
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <util_decode_u32>:

static inline uint32_t util_decode_u32(uint8_t * data) {
 80009aa:	b480      	push	{r7}
 80009ac:	b083      	sub	sp, #12
 80009ae:	af00      	add	r7, sp, #0
 80009b0:	6078      	str	r0, [r7, #4]
	return (uint32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	461a      	mov	r2, r3
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	3301      	adds	r3, #1
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	021b      	lsls	r3, r3, #8
 80009c0:	4313      	orrs	r3, r2
 80009c2:	687a      	ldr	r2, [r7, #4]
 80009c4:	3202      	adds	r2, #2
 80009c6:	7812      	ldrb	r2, [r2, #0]
 80009c8:	0412      	lsls	r2, r2, #16
 80009ca:	4313      	orrs	r3, r2
 80009cc:	687a      	ldr	r2, [r7, #4]
 80009ce:	3203      	adds	r2, #3
 80009d0:	7812      	ldrb	r2, [r2, #0]
 80009d2:	0612      	lsls	r2, r2, #24
 80009d4:	4313      	orrs	r3, r2
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr

080009e2 <util_decode_i32>:

static inline int16_t util_decode_i16(uint8_t * data) {
	return (int16_t) data[0] | data[1] << 8;
}

static inline int32_t util_decode_i32(uint8_t * data) {
 80009e2:	b480      	push	{r7}
 80009e4:	b083      	sub	sp, #12
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
	return (int32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	461a      	mov	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	3301      	adds	r3, #1
 80009f4:	781b      	ldrb	r3, [r3, #0]
 80009f6:	021b      	lsls	r3, r3, #8
 80009f8:	431a      	orrs	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3302      	adds	r3, #2
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	041b      	lsls	r3, r3, #16
 8000a02:	431a      	orrs	r2, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	3303      	adds	r3, #3
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	061b      	lsls	r3, r3, #24
 8000a0c:	4313      	orrs	r3, r2
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	370c      	adds	r7, #12
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
	...

08000a1c <cm4_global_init>:

/**********************
 *	DECLARATIONS
 **********************/

void cm4_global_init(void) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
	cm4_busy_sem = xSemaphoreCreateMutexStatic(&cm4_busy_sem_buffer);
 8000a20:	4904      	ldr	r1, [pc, #16]	; (8000a34 <cm4_global_init+0x18>)
 8000a22:	2001      	movs	r0, #1
 8000a24:	f009 f987 	bl	8009d36 <xQueueCreateMutexStatic>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	4a03      	ldr	r2, [pc, #12]	; (8000a38 <cm4_global_init+0x1c>)
 8000a2c:	6013      	str	r3, [r2, #0]
}
 8000a2e:	bf00      	nop
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	200000b4 	.word	0x200000b4
 8000a38:	200000b0 	.word	0x200000b0

08000a3c <cm4_init>:

void cm4_init(CM4_INST_t * cm4) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af02      	add	r7, sp, #8
 8000a42:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	cm4->id = id_counter++;
 8000a44:	4b17      	ldr	r3, [pc, #92]	; (8000aa4 <cm4_init+0x68>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	1c5a      	adds	r2, r3, #1
 8000a4a:	4916      	ldr	r1, [pc, #88]	; (8000aa4 <cm4_init+0x68>)
 8000a4c:	600a      	str	r2, [r1, #0]
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	6013      	str	r3, [r2, #0]
	cm4->garbage_counter = 0;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000a58:	3304      	adds	r3, #4
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	801a      	strh	r2, [r3, #0]
	cm4->rx_sem = xSemaphoreCreateBinaryStatic(&cm4->rx_sem_buffer);
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000a64:	331c      	adds	r3, #28
 8000a66:	2203      	movs	r2, #3
 8000a68:	9200      	str	r2, [sp, #0]
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	2001      	movs	r0, #1
 8000a70:	f009 f8b4 	bl	8009bdc <xQueueGenericCreateStatic>
 8000a74:	4602      	mov	r2, r0
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000a7c:	3318      	adds	r3, #24
 8000a7e:	601a      	str	r2, [r3, #0]
	msv2_init(&cm4->msv2);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	3304      	adds	r3, #4
 8000a84:	4618      	mov	r0, r3
 8000a86:	f001 fbf3 	bl	8002270 <msv2_init>
	serial_init(&cm4->ser, &CM4_UART, cm4, cm4_decode_fcn);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8000a90:	3018      	adds	r0, #24
 8000a92:	4b05      	ldr	r3, [pc, #20]	; (8000aa8 <cm4_init+0x6c>)
 8000a94:	687a      	ldr	r2, [r7, #4]
 8000a96:	4905      	ldr	r1, [pc, #20]	; (8000aac <cm4_init+0x70>)
 8000a98:	f001 febe 	bl	8002818 <serial_init>


}
 8000a9c:	bf00      	nop
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	200000fc 	.word	0x200000fc
 8000aa8:	08000ab1 	.word	0x08000ab1
 8000aac:	20008000 	.word	0x20008000

08000ab0 <cm4_decode_fcn>:


SERIAL_RET_t cm4_decode_fcn(void * inst, uint8_t data) {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	460b      	mov	r3, r1
 8000aba:	70fb      	strb	r3, [r7, #3]
	CM4_INST_t * cm4 = (CM4_INST_t *) inst;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	60fb      	str	r3, [r7, #12]
	MSV2_ERROR_t tmp = msv2_decode_fragment(&cm4->msv2, data);
 8000ac0:	68fb      	ldr	r3, [r7, #12]
 8000ac2:	3304      	adds	r3, #4
 8000ac4:	78fa      	ldrb	r2, [r7, #3]
 8000ac6:	4611      	mov	r1, r2
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f001 fccb 	bl	8002464 <msv2_decode_fragment>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	72fb      	strb	r3, [r7, #11]
	if(tmp == MSV2_SUCCESS || tmp == MSV2_WRONG_CRC) {
 8000ad2:	7afb      	ldrb	r3, [r7, #11]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d002      	beq.n	8000ade <cm4_decode_fcn+0x2e>
 8000ad8:	7afb      	ldrb	r3, [r7, #11]
 8000ada:	2b02      	cmp	r3, #2
 8000adc:	d112      	bne.n	8000b04 <cm4_decode_fcn+0x54>
		if(cm4->msv2.rx.opcode & 0x80) { //CM4 is master
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	7a1b      	ldrb	r3, [r3, #8]
 8000ae2:	b25b      	sxtb	r3, r3
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	da03      	bge.n	8000af0 <cm4_decode_fcn+0x40>
			cm4_generate_response(cm4);
 8000ae8:	68f8      	ldr	r0, [r7, #12]
 8000aea:	f000 f811 	bl	8000b10 <cm4_generate_response>
 8000aee:	e009      	b.n	8000b04 <cm4_decode_fcn+0x54>
		} else { //HB is master
			xSemaphoreGive(cm4->rx_sem);
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000af6:	3318      	adds	r3, #24
 8000af8:	6818      	ldr	r0, [r3, #0]
 8000afa:	2300      	movs	r3, #0
 8000afc:	2200      	movs	r2, #0
 8000afe:	2100      	movs	r1, #0
 8000b00:	f009 f934 	bl	8009d6c <xQueueGenericSend>
		}

	}
	return tmp;
 8000b04:	7afb      	ldrb	r3, [r7, #11]
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3710      	adds	r7, #16
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <cm4_generate_response>:

void cm4_generate_response(CM4_INST_t * cm4) {
 8000b10:	b590      	push	{r4, r7, lr}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	static uint8_t send_data[MSV2_MAX_DATA_LEN];
	static uint16_t length = 0;
	static uint16_t bin_length = 0;
	uint8_t opcode = cm4->msv2.rx.opcode;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	7a1b      	ldrb	r3, [r3, #8]
 8000b1c:	73fb      	strb	r3, [r7, #15]
	opcode &= ~CM4_SALVE_PREFIX;
 8000b1e:	7bfb      	ldrb	r3, [r7, #15]
 8000b20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000b24:	73fb      	strb	r3, [r7, #15]
	if(opcode < response_fcn_max) {
 8000b26:	7bfb      	ldrb	r3, [r7, #15]
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	4b2f      	ldr	r3, [pc, #188]	; (8000be8 <cm4_generate_response+0xd8>)
 8000b2c:	881b      	ldrh	r3, [r3, #0]
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	d22c      	bcs.n	8000b8c <cm4_generate_response+0x7c>
		response_fcn[opcode](cm4->msv2.rx.data, cm4->msv2.rx.length, send_data, &length);
 8000b32:	7bfb      	ldrb	r3, [r7, #15]
 8000b34:	4a2d      	ldr	r2, [pc, #180]	; (8000bec <cm4_generate_response+0xdc>)
 8000b36:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	f103 0012 	add.w	r0, r3, #18
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	89d9      	ldrh	r1, [r3, #14]
 8000b44:	4b2a      	ldr	r3, [pc, #168]	; (8000bf0 <cm4_generate_response+0xe0>)
 8000b46:	4a2b      	ldr	r2, [pc, #172]	; (8000bf4 <cm4_generate_response+0xe4>)
 8000b48:	47a0      	blx	r4
		//length is in words
		bin_length = msv2_create_frame(&cm4->msv2, cm4->msv2.rx.opcode, length/2, send_data);
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	1d18      	adds	r0, r3, #4
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	7a19      	ldrb	r1, [r3, #8]
 8000b52:	4b27      	ldr	r3, [pc, #156]	; (8000bf0 <cm4_generate_response+0xe0>)
 8000b54:	881b      	ldrh	r3, [r3, #0]
 8000b56:	085b      	lsrs	r3, r3, #1
 8000b58:	b29b      	uxth	r3, r3
 8000b5a:	b2da      	uxtb	r2, r3
 8000b5c:	4b25      	ldr	r3, [pc, #148]	; (8000bf4 <cm4_generate_response+0xe4>)
 8000b5e:	f001 fb9b 	bl	8002298 <msv2_create_frame>
 8000b62:	4603      	mov	r3, r0
 8000b64:	461a      	mov	r2, r3
 8000b66:	4b24      	ldr	r3, [pc, #144]	; (8000bf8 <cm4_generate_response+0xe8>)
 8000b68:	801a      	strh	r2, [r3, #0]
		serial_send(&cm4->ser, msv2_tx_data(&cm4->msv2), bin_length);
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8000b70:	3418      	adds	r4, #24
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	3304      	adds	r3, #4
 8000b76:	4618      	mov	r0, r3
 8000b78:	f001 fd68 	bl	800264c <msv2_tx_data>
 8000b7c:	4601      	mov	r1, r0
 8000b7e:	4b1e      	ldr	r3, [pc, #120]	; (8000bf8 <cm4_generate_response+0xe8>)
 8000b80:	881b      	ldrh	r3, [r3, #0]
 8000b82:	461a      	mov	r2, r3
 8000b84:	4620      	mov	r0, r4
 8000b86:	f001 fe87 	bl	8002898 <serial_send>
		send_data[1] = MSV2_CRC_ERROR_HI;
		length = 2;
		bin_length = msv2_create_frame(&cm4->msv2, cm4->msv2.rx.opcode, length/2, send_data);
		serial_send(&cm4->ser, msv2_tx_data(&cm4->msv2), bin_length);
	}
}
 8000b8a:	e028      	b.n	8000bde <cm4_generate_response+0xce>
		send_data[0] = MSV2_CRC_ERROR_LO;
 8000b8c:	4b19      	ldr	r3, [pc, #100]	; (8000bf4 <cm4_generate_response+0xe4>)
 8000b8e:	22be      	movs	r2, #190	; 0xbe
 8000b90:	701a      	strb	r2, [r3, #0]
		send_data[1] = MSV2_CRC_ERROR_HI;
 8000b92:	4b18      	ldr	r3, [pc, #96]	; (8000bf4 <cm4_generate_response+0xe4>)
 8000b94:	22eb      	movs	r2, #235	; 0xeb
 8000b96:	705a      	strb	r2, [r3, #1]
		length = 2;
 8000b98:	4b15      	ldr	r3, [pc, #84]	; (8000bf0 <cm4_generate_response+0xe0>)
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	801a      	strh	r2, [r3, #0]
		bin_length = msv2_create_frame(&cm4->msv2, cm4->msv2.rx.opcode, length/2, send_data);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	1d18      	adds	r0, r3, #4
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	7a19      	ldrb	r1, [r3, #8]
 8000ba6:	4b12      	ldr	r3, [pc, #72]	; (8000bf0 <cm4_generate_response+0xe0>)
 8000ba8:	881b      	ldrh	r3, [r3, #0]
 8000baa:	085b      	lsrs	r3, r3, #1
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <cm4_generate_response+0xe4>)
 8000bb2:	f001 fb71 	bl	8002298 <msv2_create_frame>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	461a      	mov	r2, r3
 8000bba:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <cm4_generate_response+0xe8>)
 8000bbc:	801a      	strh	r2, [r3, #0]
		serial_send(&cm4->ser, msv2_tx_data(&cm4->msv2), bin_length);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8000bc4:	3418      	adds	r4, #24
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	3304      	adds	r3, #4
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f001 fd3e 	bl	800264c <msv2_tx_data>
 8000bd0:	4601      	mov	r1, r0
 8000bd2:	4b09      	ldr	r3, [pc, #36]	; (8000bf8 <cm4_generate_response+0xe8>)
 8000bd4:	881b      	ldrh	r3, [r3, #0]
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	4620      	mov	r0, r4
 8000bda:	f001 fe5d 	bl	8002898 <serial_send>
}
 8000bde:	bf00      	nop
 8000be0:	3714      	adds	r7, #20
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd90      	pop	{r4, r7, pc}
 8000be6:	bf00      	nop
 8000be8:	20000008 	.word	0x20000008
 8000bec:	20000000 	.word	0x20000000
 8000bf0:	20000300 	.word	0x20000300
 8000bf4:	20000100 	.word	0x20000100
 8000bf8:	20000302 	.word	0x20000302

08000bfc <cm4_response_ping>:

static void cm4_response_ping(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	60f8      	str	r0, [r7, #12]
 8000c04:	607a      	str	r2, [r7, #4]
 8000c06:	603b      	str	r3, [r7, #0]
 8000c08:	460b      	mov	r3, r1
 8000c0a:	817b      	strh	r3, [r7, #10]
	resp[0] = MSV2_OK_LO;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	22c5      	movs	r2, #197	; 0xc5
 8000c10:	701a      	strb	r2, [r3, #0]
	resp[1] = MSV2_OK_HI;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	3301      	adds	r3, #1
 8000c16:	225c      	movs	r2, #92	; 0x5c
 8000c18:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	2202      	movs	r2, #2
 8000c1e:	801a      	strh	r2, [r3, #0]
}
 8000c20:	bf00      	nop
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr

08000c2c <cm4_response_command>:

static void cm4_response_command(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8000c2c:	b5b0      	push	{r4, r5, r7, lr}
 8000c2e:	b09c      	sub	sp, #112	; 0x70
 8000c30:	af0a      	add	r7, sp, #40	; 0x28
 8000c32:	60f8      	str	r0, [r7, #12]
 8000c34:	607a      	str	r2, [r7, #4]
 8000c36:	603b      	str	r3, [r7, #0]
 8000c38:	460b      	mov	r3, r1
 8000c3a:	817b      	strh	r3, [r7, #10]
	CM4_PAYLOAD_COMMAND_t cmd = {0};
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	2234      	movs	r2, #52	; 0x34
 8000c42:	2100      	movs	r1, #0
 8000c44:	4618      	mov	r0, r3
 8000c46:	f00a fed1 	bl	800b9ec <memset>
	if(data_len == 50) {
 8000c4a:	897b      	ldrh	r3, [r7, #10]
 8000c4c:	2b32      	cmp	r3, #50	; 0x32
 8000c4e:	d172      	bne.n	8000d36 <cm4_response_command+0x10a>
		cmd.timestamp = util_decode_u32(data);
 8000c50:	68f8      	ldr	r0, [r7, #12]
 8000c52:	f7ff feaa 	bl	80009aa <util_decode_u32>
 8000c56:	4603      	mov	r3, r0
 8000c58:	617b      	str	r3, [r7, #20]
		cmd.thrust = util_decode_i32(data+4);
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	3304      	adds	r3, #4
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff febf 	bl	80009e2 <util_decode_i32>
 8000c64:	4603      	mov	r3, r0
 8000c66:	61bb      	str	r3, [r7, #24]

		cmd.dynamixel[0] = util_decode_i32(data+8);
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	3308      	adds	r3, #8
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f7ff feb8 	bl	80009e2 <util_decode_i32>
 8000c72:	4603      	mov	r3, r0
 8000c74:	61fb      	str	r3, [r7, #28]
		cmd.dynamixel[1] = util_decode_i32(data+12);
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	330c      	adds	r3, #12
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff feb1 	bl	80009e2 <util_decode_i32>
 8000c80:	4603      	mov	r3, r0
 8000c82:	623b      	str	r3, [r7, #32]
		cmd.dynamixel[2] = util_decode_i32(data+16);
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	3310      	adds	r3, #16
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff feaa 	bl	80009e2 <util_decode_i32>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	627b      	str	r3, [r7, #36]	; 0x24
		cmd.dynamixel[3] = util_decode_i32(data+20);
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	3314      	adds	r3, #20
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff fea3 	bl	80009e2 <util_decode_i32>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	62bb      	str	r3, [r7, #40]	; 0x28

		cmd.position[0] = util_decode_i32(data+24);
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	3318      	adds	r3, #24
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f7ff fe9c 	bl	80009e2 <util_decode_i32>
 8000caa:	4603      	mov	r3, r0
 8000cac:	62fb      	str	r3, [r7, #44]	; 0x2c
		cmd.position[1] = util_decode_i32(data+28);
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	331c      	adds	r3, #28
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fe95 	bl	80009e2 <util_decode_i32>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	633b      	str	r3, [r7, #48]	; 0x30
		cmd.position[2] = util_decode_i32(data+32);
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	3320      	adds	r3, #32
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff fe8e 	bl	80009e2 <util_decode_i32>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	637b      	str	r3, [r7, #52]	; 0x34

		cmd.speed[0] = util_decode_i32(data+36);
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	3324      	adds	r3, #36	; 0x24
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff fe87 	bl	80009e2 <util_decode_i32>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	63bb      	str	r3, [r7, #56]	; 0x38
		cmd.speed[1] = util_decode_i32(data+40);
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	3328      	adds	r3, #40	; 0x28
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff fe80 	bl	80009e2 <util_decode_i32>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	63fb      	str	r3, [r7, #60]	; 0x3c
		cmd.speed[2] = util_decode_i32(data+44);
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	332c      	adds	r3, #44	; 0x2c
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff fe79 	bl	80009e2 <util_decode_i32>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	643b      	str	r3, [r7, #64]	; 0x40

		cmd.state = util_decode_u16(data+48);
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	3330      	adds	r3, #48	; 0x30
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fe41 	bl	8000980 <util_decode_u16>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

		control_set_cmd(cmd);
 8000d04:	466d      	mov	r5, sp
 8000d06:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8000d0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d12:	6823      	ldr	r3, [r4, #0]
 8000d14:	602b      	str	r3, [r5, #0]
 8000d16:	f107 0314 	add.w	r3, r7, #20
 8000d1a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d1c:	f000 fd38 	bl	8001790 <control_set_cmd>

		resp[0] = MSV2_OK_LO;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	22c5      	movs	r2, #197	; 0xc5
 8000d24:	701a      	strb	r2, [r3, #0]
		resp[1] = MSV2_OK_HI;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	225c      	movs	r2, #92	; 0x5c
 8000d2c:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	2202      	movs	r2, #2
 8000d32:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = MSV2_ERROR_LO;
		resp[1] = MSV2_ERROR_HI;
		*resp_len = 2;
	}
}
 8000d34:	e009      	b.n	8000d4a <cm4_response_command+0x11e>
		resp[0] = MSV2_ERROR_LO;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	22ce      	movs	r2, #206	; 0xce
 8000d3a:	701a      	strb	r2, [r3, #0]
		resp[1] = MSV2_ERROR_HI;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	22ec      	movs	r2, #236	; 0xec
 8000d42:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	2202      	movs	r2, #2
 8000d48:	801a      	strh	r2, [r3, #0]
}
 8000d4a:	bf00      	nop
 8000d4c:	3748      	adds	r7, #72	; 0x48
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000d54 <cm4_send>:



CM4_ERROR_t cm4_send(CM4_INST_t * cm4, uint8_t cmd, uint8_t * data, uint16_t length, uint8_t ** resp_data, uint16_t * resp_len) {
 8000d54:	b590      	push	{r4, r7, lr}
 8000d56:	b087      	sub	sp, #28
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	607a      	str	r2, [r7, #4]
 8000d5e:	461a      	mov	r2, r3
 8000d60:	460b      	mov	r3, r1
 8000d62:	72fb      	strb	r3, [r7, #11]
 8000d64:	4613      	mov	r3, r2
 8000d66:	813b      	strh	r3, [r7, #8]
	if (xSemaphoreTake(cm4_busy_sem, DRIV_TIMEOUT) == pdTRUE) {
 8000d68:	4b50      	ldr	r3, [pc, #320]	; (8000eac <cm4_send+0x158>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	21c8      	movs	r1, #200	; 0xc8
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f009 f988 	bl	800a084 <xQueueSemaphoreTake>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	f040 8092 	bne.w	8000ea0 <cm4_send+0x14c>
		uint16_t frame_length = msv2_create_frame(&cm4->msv2, cmd, length/2, data);
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	1d18      	adds	r0, r3, #4
 8000d80:	893b      	ldrh	r3, [r7, #8]
 8000d82:	085b      	lsrs	r3, r3, #1
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	7af9      	ldrb	r1, [r7, #11]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	f001 fa84 	bl	8002298 <msv2_create_frame>
 8000d90:	4603      	mov	r3, r0
 8000d92:	82fb      	strh	r3, [r7, #22]
		serial_send(&cm4->ser, msv2_tx_data(&cm4->msv2), frame_length);
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8000d9a:	3418      	adds	r4, #24
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	3304      	adds	r3, #4
 8000da0:	4618      	mov	r0, r3
 8000da2:	f001 fc53 	bl	800264c <msv2_tx_data>
 8000da6:	4601      	mov	r1, r0
 8000da8:	8afb      	ldrh	r3, [r7, #22]
 8000daa:	461a      	mov	r2, r3
 8000dac:	4620      	mov	r0, r4
 8000dae:	f001 fd73 	bl	8002898 <serial_send>
		if(cm4->rx_sem == NULL) {
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000db8:	3318      	adds	r3, #24
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d108      	bne.n	8000dd2 <cm4_send+0x7e>
			xSemaphoreGive(cm4_busy_sem);
 8000dc0:	4b3a      	ldr	r3, [pc, #232]	; (8000eac <cm4_send+0x158>)
 8000dc2:	6818      	ldr	r0, [r3, #0]
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2100      	movs	r1, #0
 8000dca:	f008 ffcf 	bl	8009d6c <xQueueGenericSend>
			return CM4_LOCAL_ERROR;
 8000dce:	2308      	movs	r3, #8
 8000dd0:	e067      	b.n	8000ea2 <cm4_send+0x14e>
		}
		if(xSemaphoreTake(cm4->rx_sem, COMM_TIMEOUT) == pdTRUE) {
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	f503 53a1 	add.w	r3, r3, #5152	; 0x1420
 8000dd8:	3318      	adds	r3, #24
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	210a      	movs	r1, #10
 8000dde:	4618      	mov	r0, r3
 8000de0:	f009 f950 	bl	800a084 <xQueueSemaphoreTake>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d131      	bne.n	8000e4e <cm4_send+0xfa>
			cm4->garbage_counter = 0;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000df0:	3304      	adds	r3, #4
 8000df2:	2200      	movs	r2, #0
 8000df4:	801a      	strh	r2, [r3, #0]
			if(cm4->msv2.rx.opcode == cmd) {
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	7a1b      	ldrb	r3, [r3, #8]
 8000dfa:	7afa      	ldrb	r2, [r7, #11]
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d117      	bne.n	8000e30 <cm4_send+0xdc>
				if(resp_len != NULL && resp_data != NULL) {
 8000e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d00b      	beq.n	8000e1e <cm4_send+0xca>
 8000e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d008      	beq.n	8000e1e <cm4_send+0xca>
					*resp_len = cm4->msv2.rx.length;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	89da      	ldrh	r2, [r3, #14]
 8000e10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e12:	801a      	strh	r2, [r3, #0]
					*resp_data = cm4->msv2.rx.data;
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	f103 0212 	add.w	r2, r3, #18
 8000e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e1c:	601a      	str	r2, [r3, #0]
				}
				xSemaphoreGive(cm4_busy_sem);
 8000e1e:	4b23      	ldr	r3, [pc, #140]	; (8000eac <cm4_send+0x158>)
 8000e20:	6818      	ldr	r0, [r3, #0]
 8000e22:	2300      	movs	r3, #0
 8000e24:	2200      	movs	r2, #0
 8000e26:	2100      	movs	r1, #0
 8000e28:	f008 ffa0 	bl	8009d6c <xQueueGenericSend>
				return CM4_SUCCESS;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	e038      	b.n	8000ea2 <cm4_send+0x14e>
			} else {
				if(resp_len != NULL) {
 8000e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d002      	beq.n	8000e3c <cm4_send+0xe8>
					*resp_len = 0;
 8000e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e38:	2200      	movs	r2, #0
 8000e3a:	801a      	strh	r2, [r3, #0]
				}
				xSemaphoreGive(cm4_busy_sem);
 8000e3c:	4b1b      	ldr	r3, [pc, #108]	; (8000eac <cm4_send+0x158>)
 8000e3e:	6818      	ldr	r0, [r3, #0]
 8000e40:	2300      	movs	r3, #0
 8000e42:	2200      	movs	r2, #0
 8000e44:	2100      	movs	r1, #0
 8000e46:	f008 ff91 	bl	8009d6c <xQueueGenericSend>
				return CM4_REMOTE_ERROR;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	e029      	b.n	8000ea2 <cm4_send+0x14e>
			}
		} else {
			cm4->garbage_counter++;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000e54:	3304      	adds	r3, #4
 8000e56:	881b      	ldrh	r3, [r3, #0]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	b29a      	uxth	r2, r3
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000e62:	3304      	adds	r3, #4
 8000e64:	801a      	strh	r2, [r3, #0]
			if(cm4->garbage_counter > GARBAGE_THRESHOLD) {
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000e6c:	3304      	adds	r3, #4
 8000e6e:	881b      	ldrh	r3, [r3, #0]
 8000e70:	2b0a      	cmp	r3, #10
 8000e72:	d90c      	bls.n	8000e8e <cm4_send+0x13a>
				serial_garbage_clean(&cm4->ser);
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000e7a:	3318      	adds	r3, #24
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f001 fd1d 	bl	80028bc <serial_garbage_clean>
				cm4->garbage_counter = 0;
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8000e88:	3304      	adds	r3, #4
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	801a      	strh	r2, [r3, #0]
			}
			xSemaphoreGive(cm4_busy_sem);
 8000e8e:	4b07      	ldr	r3, [pc, #28]	; (8000eac <cm4_send+0x158>)
 8000e90:	6818      	ldr	r0, [r3, #0]
 8000e92:	2300      	movs	r3, #0
 8000e94:	2200      	movs	r2, #0
 8000e96:	2100      	movs	r1, #0
 8000e98:	f008 ff68 	bl	8009d6c <xQueueGenericSend>
			return CM4_TIMEOUT;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	e000      	b.n	8000ea2 <cm4_send+0x14e>
		}

	} else {
		return CM4_BUSY;
 8000ea0:	2304      	movs	r3, #4
	}

}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	371c      	adds	r7, #28
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd90      	pop	{r4, r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	200000b0 	.word	0x200000b0

08000eb0 <cm4_ping>:

CM4_ERROR_t cm4_ping(CM4_INST_t * cm4) {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af02      	add	r7, sp, #8
 8000eb6:	6078      	str	r0, [r7, #4]
	CM4_ERROR_t error = 0;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	73fb      	strb	r3, [r7, #15]
	uint8_t data[] = {0xc5, 0x5c};
 8000ebc:	f645 43c5 	movw	r3, #23749	; 0x5cc5
 8000ec0:	81bb      	strh	r3, [r7, #12]
	error |= cm4_send(cm4, CM4_MASTER_PING, data, 2, NULL, NULL);
 8000ec2:	f107 020c 	add.w	r2, r7, #12
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	9301      	str	r3, [sp, #4]
 8000eca:	2300      	movs	r3, #0
 8000ecc:	9300      	str	r3, [sp, #0]
 8000ece:	2302      	movs	r3, #2
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f7ff ff3e 	bl	8000d54 <cm4_send>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	461a      	mov	r2, r3
 8000edc:	7bfb      	ldrb	r3, [r7, #15]
 8000ede:	4313      	orrs	r3, r2
 8000ee0:	73fb      	strb	r3, [r7, #15]

	return error;
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <cm4_transaction>:


CM4_ERROR_t cm4_transaction(CM4_INST_t * cm4, CM4_PAYLOAD_SENSOR_t * sens, CM4_PAYLOAD_COMMAND_t * cmd) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b096      	sub	sp, #88	; 0x58
 8000ef0:	af02      	add	r7, sp, #8
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
	CM4_ERROR_t error = 0;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	uint8_t * recv_data;
	uint16_t recv_len = 0;
 8000efe:	2300      	movs	r3, #0
 8000f00:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	uint16_t send_len = 52;
 8000f04:	2334      	movs	r3, #52	; 0x34
 8000f06:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint8_t send_data[52];

	util_encode_u32(send_data, sens->timestamp);
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	f107 0310 	add.w	r3, r7, #16
 8000f12:	4611      	mov	r1, r2
 8000f14:	4618      	mov	r0, r3
 8000f16:	f7ff fcf1 	bl	80008fc <util_encode_u32>
	util_encode_i32(send_data+4, sens->acc_x);
 8000f1a:	f107 0310 	add.w	r3, r7, #16
 8000f1e:	3304      	adds	r3, #4
 8000f20:	68ba      	ldr	r2, [r7, #8]
 8000f22:	6852      	ldr	r2, [r2, #4]
 8000f24:	4611      	mov	r1, r2
 8000f26:	4618      	mov	r0, r3
 8000f28:	f7ff fd09 	bl	800093e <util_encode_i32>
	util_encode_i32(send_data+8, sens->acc_y);
 8000f2c:	f107 0310 	add.w	r3, r7, #16
 8000f30:	3308      	adds	r3, #8
 8000f32:	68ba      	ldr	r2, [r7, #8]
 8000f34:	6892      	ldr	r2, [r2, #8]
 8000f36:	4611      	mov	r1, r2
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff fd00 	bl	800093e <util_encode_i32>
	util_encode_i32(send_data+12, sens->acc_z);
 8000f3e:	f107 0310 	add.w	r3, r7, #16
 8000f42:	330c      	adds	r3, #12
 8000f44:	68ba      	ldr	r2, [r7, #8]
 8000f46:	68d2      	ldr	r2, [r2, #12]
 8000f48:	4611      	mov	r1, r2
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fcf7 	bl	800093e <util_encode_i32>

	util_encode_i32(send_data+16, sens->gyro_x);
 8000f50:	f107 0310 	add.w	r3, r7, #16
 8000f54:	3310      	adds	r3, #16
 8000f56:	68ba      	ldr	r2, [r7, #8]
 8000f58:	6912      	ldr	r2, [r2, #16]
 8000f5a:	4611      	mov	r1, r2
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fcee 	bl	800093e <util_encode_i32>
	util_encode_i32(send_data+20, sens->gyro_y);
 8000f62:	f107 0310 	add.w	r3, r7, #16
 8000f66:	3314      	adds	r3, #20
 8000f68:	68ba      	ldr	r2, [r7, #8]
 8000f6a:	6952      	ldr	r2, [r2, #20]
 8000f6c:	4611      	mov	r1, r2
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff fce5 	bl	800093e <util_encode_i32>
	util_encode_i32(send_data+24, sens->gyro_z);
 8000f74:	f107 0310 	add.w	r3, r7, #16
 8000f78:	3318      	adds	r3, #24
 8000f7a:	68ba      	ldr	r2, [r7, #8]
 8000f7c:	6992      	ldr	r2, [r2, #24]
 8000f7e:	4611      	mov	r1, r2
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff fcdc 	bl	800093e <util_encode_i32>

	util_encode_i32(send_data+28, sens->baro);
 8000f86:	f107 0310 	add.w	r3, r7, #16
 8000f8a:	331c      	adds	r3, #28
 8000f8c:	68ba      	ldr	r2, [r7, #8]
 8000f8e:	69d2      	ldr	r2, [r2, #28]
 8000f90:	4611      	mov	r1, r2
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff fcd3 	bl	800093e <util_encode_i32>
	util_encode_i32(send_data+32, sens->cc_pressure);
 8000f98:	f107 0310 	add.w	r3, r7, #16
 8000f9c:	3320      	adds	r3, #32
 8000f9e:	68ba      	ldr	r2, [r7, #8]
 8000fa0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000fa2:	4611      	mov	r1, r2
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fcca 	bl	800093e <util_encode_i32>

	util_encode_i32(send_data+36, sens->dynamixel[0]);
 8000faa:	f107 0310 	add.w	r3, r7, #16
 8000fae:	3324      	adds	r3, #36	; 0x24
 8000fb0:	68ba      	ldr	r2, [r7, #8]
 8000fb2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f7ff fcc1 	bl	800093e <util_encode_i32>
	util_encode_i32(send_data+40, sens->dynamixel[1]);
 8000fbc:	f107 0310 	add.w	r3, r7, #16
 8000fc0:	3328      	adds	r3, #40	; 0x28
 8000fc2:	68ba      	ldr	r2, [r7, #8]
 8000fc4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000fc6:	4611      	mov	r1, r2
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f7ff fcb8 	bl	800093e <util_encode_i32>
	util_encode_i32(send_data+44, sens->dynamixel[2]);
 8000fce:	f107 0310 	add.w	r3, r7, #16
 8000fd2:	332c      	adds	r3, #44	; 0x2c
 8000fd4:	68ba      	ldr	r2, [r7, #8]
 8000fd6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000fd8:	4611      	mov	r1, r2
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fcaf 	bl	800093e <util_encode_i32>
	util_encode_i32(send_data+48, sens->dynamixel[3]);
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	3330      	adds	r3, #48	; 0x30
 8000fe6:	68ba      	ldr	r2, [r7, #8]
 8000fe8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000fea:	4611      	mov	r1, r2
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff fca6 	bl	800093e <util_encode_i32>

	error |= cm4_send(cm4, CM4_MASTER_PAYLOAD, send_data, send_len , &recv_data, &recv_len);
 8000ff2:	f8b7 104c 	ldrh.w	r1, [r7, #76]	; 0x4c
 8000ff6:	f107 0210 	add.w	r2, r7, #16
 8000ffa:	f107 0346 	add.w	r3, r7, #70	; 0x46
 8000ffe:	9301      	str	r3, [sp, #4]
 8001000:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	460b      	mov	r3, r1
 8001008:	2102      	movs	r1, #2
 800100a:	68f8      	ldr	r0, [r7, #12]
 800100c:	f7ff fea2 	bl	8000d54 <cm4_send>
 8001010:	4603      	mov	r3, r0
 8001012:	461a      	mov	r2, r3
 8001014:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001018:	4313      	orrs	r3, r2
 800101a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if(recv_len == 50) {
 800101e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001022:	2b32      	cmp	r3, #50	; 0x32
 8001024:	d167      	bne.n	80010f6 <cm4_transaction+0x20a>
		cmd->timestamp = util_decode_u32(recv_data);
 8001026:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fcbe 	bl	80009aa <util_decode_u32>
 800102e:	4602      	mov	r2, r0
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	601a      	str	r2, [r3, #0]
		cmd->thrust = util_decode_i32(recv_data+4);
 8001034:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001036:	3304      	adds	r3, #4
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff fcd2 	bl	80009e2 <util_decode_i32>
 800103e:	4602      	mov	r2, r0
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	605a      	str	r2, [r3, #4]

		cmd->dynamixel[0] = util_decode_i32(recv_data+8);
 8001044:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001046:	3308      	adds	r3, #8
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff fcca 	bl	80009e2 <util_decode_i32>
 800104e:	4602      	mov	r2, r0
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	609a      	str	r2, [r3, #8]
		cmd->dynamixel[1] = util_decode_i32(recv_data+12);
 8001054:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001056:	330c      	adds	r3, #12
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff fcc2 	bl	80009e2 <util_decode_i32>
 800105e:	4602      	mov	r2, r0
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	60da      	str	r2, [r3, #12]
		cmd->dynamixel[2] = util_decode_i32(recv_data+16);
 8001064:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001066:	3310      	adds	r3, #16
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fcba 	bl	80009e2 <util_decode_i32>
 800106e:	4602      	mov	r2, r0
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	611a      	str	r2, [r3, #16]
		cmd->dynamixel[3] = util_decode_i32(recv_data+20);
 8001074:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001076:	3314      	adds	r3, #20
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fcb2 	bl	80009e2 <util_decode_i32>
 800107e:	4602      	mov	r2, r0
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	615a      	str	r2, [r3, #20]

		cmd->position[0] = util_decode_i32(recv_data+24);
 8001084:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001086:	3318      	adds	r3, #24
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fcaa 	bl	80009e2 <util_decode_i32>
 800108e:	4602      	mov	r2, r0
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	619a      	str	r2, [r3, #24]
		cmd->position[1] = util_decode_i32(recv_data+28);
 8001094:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001096:	331c      	adds	r3, #28
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fca2 	bl	80009e2 <util_decode_i32>
 800109e:	4602      	mov	r2, r0
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	61da      	str	r2, [r3, #28]
		cmd->position[2] = util_decode_i32(recv_data+32);
 80010a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80010a6:	3320      	adds	r3, #32
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fc9a 	bl	80009e2 <util_decode_i32>
 80010ae:	4602      	mov	r2, r0
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	621a      	str	r2, [r3, #32]

		cmd->speed[0] = util_decode_i32(recv_data+36);
 80010b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80010b6:	3324      	adds	r3, #36	; 0x24
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff fc92 	bl	80009e2 <util_decode_i32>
 80010be:	4602      	mov	r2, r0
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	625a      	str	r2, [r3, #36]	; 0x24
		cmd->speed[1] = util_decode_i32(recv_data+40);
 80010c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80010c6:	3328      	adds	r3, #40	; 0x28
 80010c8:	4618      	mov	r0, r3
 80010ca:	f7ff fc8a 	bl	80009e2 <util_decode_i32>
 80010ce:	4602      	mov	r2, r0
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	629a      	str	r2, [r3, #40]	; 0x28
		cmd->speed[2] = util_decode_i32(recv_data+44);
 80010d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80010d6:	332c      	adds	r3, #44	; 0x2c
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fc82 	bl	80009e2 <util_decode_i32>
 80010de:	4602      	mov	r2, r0
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	62da      	str	r2, [r3, #44]	; 0x2c

		cmd->state = util_decode_u16(recv_data+48);
 80010e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80010e6:	3330      	adds	r3, #48	; 0x30
 80010e8:	4618      	mov	r0, r3
 80010ea:	f7ff fc49 	bl	8000980 <util_decode_u16>
 80010ee:	4603      	mov	r3, r0
 80010f0:	461a      	mov	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	861a      	strh	r2, [r3, #48]	; 0x30

	}

	return CM4_SUCCESS;
 80010f6:	2300      	movs	r3, #0
}
 80010f8:	4618      	mov	r0, r3
 80010fa:	3750      	adds	r7, #80	; 0x50
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <cm4_boot>:

CM4_ERROR_t cm4_boot(CM4_INST_t * cm4) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	allow_boot();
 8001108:	f000 f876 	bl	80011f8 <allow_boot>
	return CM4_SUCCESS;
 800110c:	2300      	movs	r3, #0
}
 800110e:	4618      	mov	r0, r3
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <cm4_is_ready>:

CM4_ERROR_t cm4_is_ready(CM4_INST_t * cm4, uint8_t * ready) {
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
 800111e:	6039      	str	r1, [r7, #0]
	if(ready == NULL){
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d101      	bne.n	800112a <cm4_is_ready+0x14>
		return CM4_LOCAL_ERROR;
 8001126:	2308      	movs	r3, #8
 8001128:	e011      	b.n	800114e <cm4_is_ready+0x38>
	}
	*ready = 0;
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	2200      	movs	r2, #0
 800112e:	701a      	strb	r2, [r3, #0]
	if(is_booted()) {
 8001130:	f000 f850 	bl	80011d4 <is_booted>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d008      	beq.n	800114c <cm4_is_ready+0x36>
		if(cm4_ping(cm4) == CM4_SUCCESS) {
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff feb8 	bl	8000eb0 <cm4_ping>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d102      	bne.n	800114c <cm4_is_ready+0x36>
			*ready = 1;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	2201      	movs	r2, #1
 800114a:	701a      	strb	r2, [r3, #0]
		}
	}
	return CM4_SUCCESS;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <cm4_shutdown>:

CM4_ERROR_t cm4_shutdown(CM4_INST_t * cm4) {
 8001156:	b580      	push	{r7, lr}
 8001158:	b086      	sub	sp, #24
 800115a:	af02      	add	r7, sp, #8
 800115c:	6078      	str	r0, [r7, #4]
	//send shutdown command through uart
	uint8_t data[] = {0x00, 0x00};
 800115e:	2300      	movs	r3, #0
 8001160:	81bb      	strh	r3, [r7, #12]
	cm4_send(cm4, CM4_MASTER_SHUTDOWN, data, 2, NULL, NULL);
 8001162:	f107 020c 	add.w	r2, r7, #12
 8001166:	2300      	movs	r3, #0
 8001168:	9301      	str	r3, [sp, #4]
 800116a:	2300      	movs	r3, #0
 800116c:	9300      	str	r3, [sp, #0]
 800116e:	2302      	movs	r3, #2
 8001170:	2101      	movs	r1, #1
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff fdee 	bl	8000d54 <cm4_send>

	return CM4_SUCCESS;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <cm4_is_shutdown>:

CM4_ERROR_t cm4_is_shutdown(CM4_INST_t * cm4, uint8_t * shutdown) {
 8001182:	b580      	push	{r7, lr}
 8001184:	b082      	sub	sp, #8
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
 800118a:	6039      	str	r1, [r7, #0]
	if(shutdown == NULL){
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <cm4_is_shutdown+0x14>
		return CM4_LOCAL_ERROR;
 8001192:	2308      	movs	r3, #8
 8001194:	e00f      	b.n	80011b6 <cm4_is_shutdown+0x34>
	}
	if(!is_booted()) {
 8001196:	f000 f81d 	bl	80011d4 <is_booted>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d106      	bne.n	80011ae <cm4_is_shutdown+0x2c>
		//check wheter the CM4 answers
		//if answers
		hold_boot();
 80011a0:	f000 f838 	bl	8001214 <hold_boot>
		*shutdown = 1;
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	2201      	movs	r2, #1
 80011a8:	701a      	strb	r2, [r3, #0]
		return CM4_SUCCESS;
 80011aa:	2300      	movs	r3, #0
 80011ac:	e003      	b.n	80011b6 <cm4_is_shutdown+0x34>
	} else {
		*shutdown = 0;
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	2200      	movs	r2, #0
 80011b2:	701a      	strb	r2, [r3, #0]
		return CM4_SUCCESS;
 80011b4:	2300      	movs	r3, #0
	}
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <cm4_force_shutdown>:


CM4_ERROR_t cm4_force_shutdown(CM4_INST_t * cm4) {
 80011be:	b580      	push	{r7, lr}
 80011c0:	b082      	sub	sp, #8
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
	hold_boot();
 80011c6:	f000 f825 	bl	8001214 <hold_boot>
	return CM4_SUCCESS;
 80011ca:	2300      	movs	r3, #0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <is_booted>:



static uint8_t is_booted(void) {
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
	return CM4_RUN_PG_PORT->IDR & CM4_RUN_PG_PIN ?1:0;
 80011d8:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <is_booted+0x20>)
 80011da:	691b      	ldr	r3, [r3, #16]
 80011dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	bf14      	ite	ne
 80011e4:	2301      	movne	r3, #1
 80011e6:	2300      	moveq	r3, #0
 80011e8:	b2db      	uxtb	r3, r3
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr
 80011f4:	40020400 	.word	0x40020400

080011f8 <allow_boot>:

static void allow_boot(void) {
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
	CM4_GLOBAL_EN_PORT->BSRR = CM4_GLOBAL_EN_PIN;
 80011fc:	4b04      	ldr	r3, [pc, #16]	; (8001210 <allow_boot+0x18>)
 80011fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001202:	619a      	str	r2, [r3, #24]
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	40020000 	.word	0x40020000

08001214 <hold_boot>:

static void hold_boot(void) {
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
	CM4_GLOBAL_EN_PORT->BSRR = CM4_GLOBAL_EN_PIN << 16;
 8001218:	4b04      	ldr	r3, [pc, #16]	; (800122c <hold_boot+0x18>)
 800121a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800121e:	619a      	str	r2, [r3, #24]
}
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40020000 	.word	0x40020000

08001230 <control_thread>:

/**********************
 *	DECLARATIONS
 **********************/

void control_thread(void * arg) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	static TickType_t last_wake_time;
	static const TickType_t period = pdMS_TO_TICKS(CONTROL_HEART_BEAT);



	led_init();
 8001238:	f000 ff9a 	bl	8002170 <led_init>

	init_control(&control);
 800123c:	4814      	ldr	r0, [pc, #80]	; (8001290 <control_thread+0x60>)
 800123e:	f000 f8cc 	bl	80013da <init_control>
	servo_config(&tvc_servo);

	control.tvc_servo = &tvc_servo;
#endif

	cm4_global_init();
 8001242:	f7ff fbeb 	bl	8000a1c <cm4_global_init>

	static CM4_INST_t cm4;

	cm4_init(&cm4);
 8001246:	4813      	ldr	r0, [pc, #76]	; (8001294 <control_thread+0x64>)
 8001248:	f7ff fbf8 	bl	8000a3c <cm4_init>

	control.cm4 = &cm4;
 800124c:	4b10      	ldr	r3, [pc, #64]	; (8001290 <control_thread+0x60>)
 800124e:	4a11      	ldr	r2, [pc, #68]	; (8001294 <control_thread+0x64>)
 8001250:	619a      	str	r2, [r3, #24]


	init_idle(&control);
 8001252:	480f      	ldr	r0, [pc, #60]	; (8001290 <control_thread+0x60>)
 8001254:	f000 f8d2 	bl	80013fc <init_idle>



	last_wake_time = xTaskGetTickCount();
 8001258:	f009 fc2e 	bl	800aab8 <xTaskGetTickCount>
 800125c:	4603      	mov	r3, r0
 800125e:	4a0e      	ldr	r2, [pc, #56]	; (8001298 <control_thread+0x68>)
 8001260:	6013      	str	r3, [r2, #0]
		} else {
			servo_disable_led(control.tvc_servo, NULL);
		}
#endif

		control_update(&control);
 8001262:	480b      	ldr	r0, [pc, #44]	; (8001290 <control_thread+0x60>)
 8001264:	f000 f81e 	bl	80012a4 <control_update>


		if(control.state < CS_NUM && control.state >= 0) {
 8001268:	4b09      	ldr	r3, [pc, #36]	; (8001290 <control_thread+0x60>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	2b05      	cmp	r3, #5
 800126e:	d807      	bhi.n	8001280 <control_thread+0x50>
			control_fcn[control.state](&control);
 8001270:	4b07      	ldr	r3, [pc, #28]	; (8001290 <control_thread+0x60>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	461a      	mov	r2, r3
 8001276:	4b09      	ldr	r3, [pc, #36]	; (800129c <control_thread+0x6c>)
 8001278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800127c:	4804      	ldr	r0, [pc, #16]	; (8001290 <control_thread+0x60>)
 800127e:	4798      	blx	r3
		}
		vTaskDelayUntil( &last_wake_time, period );
 8001280:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <control_thread+0x70>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4619      	mov	r1, r3
 8001286:	4804      	ldr	r0, [pc, #16]	; (8001298 <control_thread+0x68>)
 8001288:	f009 fa58 	bl	800a73c <vTaskDelayUntil>
		control_update(&control);
 800128c:	e7e9      	b.n	8001262 <control_thread+0x32>
 800128e:	bf00      	nop
 8001290:	20000304 	.word	0x20000304
 8001294:	200003a8 	.word	0x200003a8
 8001298:	20001830 	.word	0x20001830
 800129c:	20000030 	.word	0x20000030
 80012a0:	0800ba6c 	.word	0x0800ba6c

080012a4 <control_update>:
	}
}


static void control_update(CONTROL_INST_t * control) {
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b087      	sub	sp, #28
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6178      	str	r0, [r7, #20]

	control->last_time = control->time;
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	609a      	str	r2, [r3, #8]
	control->time = HAL_GetTick();
 80012b4:	f002 fede 	bl	8004074 <HAL_GetTick>
 80012b8:	4602      	mov	r2, r0
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	605a      	str	r2, [r3, #4]
	control->iter++;
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	1c5a      	adds	r2, r3, #1
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	615a      	str	r2, [r3, #20]

	if(control->counter_active) {
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	7c1b      	ldrb	r3, [r3, #16]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d06d      	beq.n	80013ac <control_update+0x108>
		control->counter -= (control->time - control->last_time);
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	68db      	ldr	r3, [r3, #12]
 80012d4:	4619      	mov	r1, r3
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	689a      	ldr	r2, [r3, #8]
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	440b      	add	r3, r1
 80012e2:	461a      	mov	r2, r3
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	60da      	str	r2, [r3, #12]
	}

#if USE_PIPELINE == 0
	while(can_msgPending()) {
 80012e8:	e060      	b.n	80013ac <control_update+0x108>
		control->msg = can_readBuffer();
 80012ea:	697c      	ldr	r4, [r7, #20]
 80012ec:	463b      	mov	r3, r7
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fa1c 	bl	800072c <can_readBuffer>
 80012f4:	3428      	adds	r4, #40	; 0x28
 80012f6:	463b      	mov	r3, r7
 80012f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		if(control->msg.id == DATA_ID_ALTITUDE){
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001304:	2b31      	cmp	r3, #49	; 0x31
 8001306:	d105      	bne.n	8001314 <control_update+0x70>
			control->sensor_payload.baro = (int32_t) control->msg.data;
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800130c:	461a      	mov	r2, r3
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	655a      	str	r2, [r3, #84]	; 0x54
 8001312:	e04b      	b.n	80013ac <control_update+0x108>
		} else if(control->msg.id == DATA_ID_ACCELERATION_X) {
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800131a:	2b01      	cmp	r3, #1
 800131c:	d105      	bne.n	800132a <control_update+0x86>
			control->sensor_payload.acc_x = (int32_t) control->msg.data;
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001322:	461a      	mov	r2, r3
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	63da      	str	r2, [r3, #60]	; 0x3c
 8001328:	e040      	b.n	80013ac <control_update+0x108>
		} else if(control->msg.id == DATA_ID_ACCELERATION_Y) {
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001330:	2b02      	cmp	r3, #2
 8001332:	d105      	bne.n	8001340 <control_update+0x9c>
			control->sensor_payload.acc_y = (int32_t) control->msg.data;
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001338:	461a      	mov	r2, r3
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	641a      	str	r2, [r3, #64]	; 0x40
 800133e:	e035      	b.n	80013ac <control_update+0x108>
		} else if(control->msg.id == DATA_ID_ACCELERATION_Z) {
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001346:	2b03      	cmp	r3, #3
 8001348:	d105      	bne.n	8001356 <control_update+0xb2>
			control->sensor_payload.acc_z = (int32_t) control->msg.data;
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800134e:	461a      	mov	r2, r3
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	645a      	str	r2, [r3, #68]	; 0x44
 8001354:	e02a      	b.n	80013ac <control_update+0x108>
		} else if(control->msg.id == DATA_ID_GYRO_X) {
 8001356:	697b      	ldr	r3, [r7, #20]
 8001358:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800135c:	2b04      	cmp	r3, #4
 800135e:	d105      	bne.n	800136c <control_update+0xc8>
			control->sensor_payload.gyro_x = (int32_t) control->msg.data;
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001364:	461a      	mov	r2, r3
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	649a      	str	r2, [r3, #72]	; 0x48
 800136a:	e01f      	b.n	80013ac <control_update+0x108>
		} else if(control->msg.id == DATA_ID_GYRO_Y) {
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001372:	2b05      	cmp	r3, #5
 8001374:	d105      	bne.n	8001382 <control_update+0xde>
			control->sensor_payload.gyro_y = (int32_t) control->msg.data;
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800137a:	461a      	mov	r2, r3
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001380:	e014      	b.n	80013ac <control_update+0x108>
		} else if(control->msg.id == DATA_ID_GYRO_Z) {
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001388:	2b06      	cmp	r3, #6
 800138a:	d105      	bne.n	8001398 <control_update+0xf4>
			control->sensor_payload.gyro_z = (int32_t) control->msg.data;
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001390:	461a      	mov	r2, r3
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	651a      	str	r2, [r3, #80]	; 0x50
 8001396:	e009      	b.n	80013ac <control_update+0x108>
		} else if(control->msg.id == DATA_ID_PRESS_2) {
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800139e:	2b56      	cmp	r3, #86	; 0x56
 80013a0:	d104      	bne.n	80013ac <control_update+0x108>
			control->sensor_payload.cc_pressure = (int32_t) control->msg.data;
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013a6:	461a      	mov	r2, r3
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	65da      	str	r2, [r3, #92]	; 0x5c
	while(can_msgPending()) {
 80013ac:	f7ff f9a4 	bl	80006f8 <can_msgPending>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d199      	bne.n	80012ea <control_update+0x46>
	servo_sync(control->tvc_servo);
#endif

	//init error if there is an issue with a motor

	if(control_sched_should_run(control, CONTROL_SCHED_ABORT)) {
 80013b6:	2101      	movs	r1, #1
 80013b8:	6978      	ldr	r0, [r7, #20]
 80013ba:	f000 fa1d 	bl	80017f8 <control_sched_should_run>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d006      	beq.n	80013d2 <control_update+0x12e>
		init_abort(control);
 80013c4:	6978      	ldr	r0, [r7, #20]
 80013c6:	f000 f8d4 	bl	8001572 <init_abort>
		control_sched_done(control, CONTROL_SCHED_ABORT);
 80013ca:	2101      	movs	r1, #1
 80013cc:	6978      	ldr	r0, [r7, #20]
 80013ce:	f000 fa28 	bl	8001822 <control_sched_done>
	}
}
 80013d2:	bf00      	nop
 80013d4:	371c      	adds	r7, #28
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd90      	pop	{r4, r7, pc}

080013da <init_control>:

static void init_control(CONTROL_INST_t * control) {
 80013da:	b480      	push	{r7}
 80013dc:	b083      	sub	sp, #12
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
	control->sched = CONTROL_SCHED_NOTHING;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	control->counter_active = 0;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2200      	movs	r2, #0
 80013ee:	741a      	strb	r2, [r3, #16]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <init_idle>:

static void init_idle(CONTROL_INST_t * control) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
	control->state = CS_IDLE;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
	led_set_color(LED_GREEN);
 800140a:	2200      	movs	r2, #0
 800140c:	21ff      	movs	r1, #255	; 0xff
 800140e:	2000      	movs	r0, #0
 8001410:	f000 fed2 	bl	80021b8 <led_set_color>
	storage_disable();
 8001414:	f001 fb92 	bl	8002b3c <storage_disable>
	cm4_force_shutdown(control->cm4);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff fece 	bl	80011be <cm4_force_shutdown>
	control->sensor_payload.acc_z = 1000;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001428:	645a      	str	r2, [r3, #68]	; 0x44
}
 800142a:	bf00      	nop
 800142c:	3708      	adds	r7, #8
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <idle>:

static void idle(CONTROL_INST_t * control) {
 8001432:	b580      	push	{r7, lr}
 8001434:	b082      	sub	sp, #8
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_MOVE_TVC)) {
		servo_move(control->tvc_servo, control->tvc_mov_target);
		control_sched_done(control, CONTROL_SCHED_MOVE_TVC);
	}
#endif
	if(control_sched_should_run(control, CONTROL_SCHED_BOOT)) {
 800143a:	2102      	movs	r1, #2
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f000 f9db 	bl	80017f8 <control_sched_should_run>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <idle+0x24>
		init_boot(control);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f000 f808 	bl	800145e <init_boot>
		control_sched_done(control, CONTROL_SCHED_BOOT);
 800144e:	2102      	movs	r1, #2
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f000 f9e6 	bl	8001822 <control_sched_done>
	}

}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}

0800145e <init_boot>:

static void init_boot(CONTROL_INST_t * control) {
 800145e:	b580      	push	{r7, lr}
 8001460:	b082      	sub	sp, #8
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]
	//global enable
	//to boot the rpi
	led_set_color(LED_LILA);
 8001466:	224f      	movs	r2, #79	; 0x4f
 8001468:	2103      	movs	r1, #3
 800146a:	20ff      	movs	r0, #255	; 0xff
 800146c:	f000 fea4 	bl	80021b8 <led_set_color>
	control->state = CS_BOOT;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2201      	movs	r2, #1
 8001474:	701a      	strb	r2, [r3, #0]
	cm4_boot(control->cm4);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff fe40 	bl	8001100 <cm4_boot>
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}

08001488 <boot>:

static void boot(CONTROL_INST_t * control) {
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
	//wait for the cm4 to start answering with concluent status packets
	uint8_t ready = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	73fb      	strb	r3, [r7, #15]
	cm4_is_ready(control->cm4, &ready);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	f107 020f 	add.w	r2, r7, #15
 800149c:	4611      	mov	r1, r2
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fe39 	bl	8001116 <cm4_is_ready>
	if(ready) {
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d002      	beq.n	80014b0 <boot+0x28>
		init_compute(control);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f000 f804 	bl	80014b8 <init_compute>
	}
}
 80014b0:	bf00      	nop
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <init_compute>:

static void init_compute(CONTROL_INST_t * control) {
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
	//start sending data to raspberry pi
	led_set_color(LED_BLUE);
 80014c0:	22ff      	movs	r2, #255	; 0xff
 80014c2:	2100      	movs	r1, #0
 80014c4:	2000      	movs	r0, #0
 80014c6:	f000 fe77 	bl	80021b8 <led_set_color>
	control->state = CS_COMPUTE;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2202      	movs	r2, #2
 80014ce:	701a      	strb	r2, [r3, #0]
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <compute>:

static void compute(CONTROL_INST_t * control) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]

#if USE_PIPELINE == 0
	cm4_transaction(control->cm4, &control->sensor_payload, &control->command_payload);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6998      	ldr	r0, [r3, #24]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	3370      	adds	r3, #112	; 0x70
 80014ee:	461a      	mov	r2, r3
 80014f0:	f7ff fcfc 	bl	8000eec <cm4_transaction>
#endif

	if(control_sched_should_run(control, CONTROL_SCHED_SHUTDOWN)) {
 80014f4:	2103      	movs	r1, #3
 80014f6:	6878      	ldr	r0, [r7, #4]
 80014f8:	f000 f97e 	bl	80017f8 <control_sched_should_run>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d006      	beq.n	8001510 <compute+0x38>
		init_shutdown(control);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f000 f808 	bl	8001518 <init_shutdown>
		control_sched_done(control, CONTROL_SCHED_SHUTDOWN);
 8001508:	2103      	movs	r1, #3
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f000 f989 	bl	8001822 <control_sched_done>
	}
}
 8001510:	bf00      	nop
 8001512:	3708      	adds	r7, #8
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}

08001518 <init_shutdown>:


static void init_shutdown(CONTROL_INST_t * control) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
	led_set_color(LED_ORANGE);
 8001520:	2207      	movs	r2, #7
 8001522:	210f      	movs	r1, #15
 8001524:	207f      	movs	r0, #127	; 0x7f
 8001526:	f000 fe47 	bl	80021b8 <led_set_color>
	control->state = CS_SHUTDOWN;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2203      	movs	r2, #3
 800152e:	701a      	strb	r2, [r3, #0]
	cm4_shutdown(control->cm4);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	699b      	ldr	r3, [r3, #24]
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff fe0e 	bl	8001156 <cm4_shutdown>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <shutdown>:

static void shutdown(CONTROL_INST_t * control) {
 8001542:	b580      	push	{r7, lr}
 8001544:	b084      	sub	sp, #16
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
	uint8_t shutdown = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	73fb      	strb	r3, [r7, #15]
	cm4_is_shutdown(control->cm4, &shutdown);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	699b      	ldr	r3, [r3, #24]
 8001552:	f107 020f 	add.w	r2, r7, #15
 8001556:	4611      	mov	r1, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fe12 	bl	8001182 <cm4_is_shutdown>
	if(shutdown) {
 800155e:	7bfb      	ldrb	r3, [r7, #15]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d002      	beq.n	800156a <shutdown+0x28>
		init_idle(control);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ff49 	bl	80013fc <init_idle>
	}
}
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <init_abort>:

static void init_abort(CONTROL_INST_t * control) {
 8001572:	b580      	push	{r7, lr}
 8001574:	b082      	sub	sp, #8
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
	led_set_color(LED_PINK);
 800157a:	227f      	movs	r2, #127	; 0x7f
 800157c:	2100      	movs	r1, #0
 800157e:	207f      	movs	r0, #127	; 0x7f
 8001580:	f000 fe1a 	bl	80021b8 <led_set_color>
	control->shadow_state = control->state;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	781a      	ldrb	r2, [r3, #0]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	705a      	strb	r2, [r3, #1]
	control->state = CS_ABORT;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2204      	movs	r2, #4
 8001590:	701a      	strb	r2, [r3, #0]
#if USE_DYNAMIXEL == 1
	servo_move(control->tvc_servo, 2048); //2048 is the straight position
#endif
	control->counter_active=0;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	741a      	strb	r2, [r3, #16]
	storage_disable();
 8001598:	f001 fad0 	bl	8002b3c <storage_disable>
	cm4_force_shutdown(control->cm4);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	699b      	ldr	r3, [r3, #24]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff fe0c 	bl	80011be <cm4_force_shutdown>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <_abort>:

static void _abort(CONTROL_INST_t * control) {
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
	if(control_sched_should_run(control, CONTROL_SCHED_RECOVER)) {
 80015b6:	2105      	movs	r1, #5
 80015b8:	6878      	ldr	r0, [r7, #4]
 80015ba:	f000 f91d 	bl	80017f8 <control_sched_should_run>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d006      	beq.n	80015d2 <_abort+0x24>
		init_idle(control);
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f7ff ff19 	bl	80013fc <init_idle>
		control_sched_done(control, CONTROL_SCHED_RECOVER);
 80015ca:	2105      	movs	r1, #5
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f000 f928 	bl	8001822 <control_sched_done>
	}
}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}

080015da <init_error>:

static void init_error(CONTROL_INST_t * control) {
 80015da:	b580      	push	{r7, lr}
 80015dc:	b082      	sub	sp, #8
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
	led_set_color(LED_RED);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2100      	movs	r1, #0
 80015e6:	20ff      	movs	r0, #255	; 0xff
 80015e8:	f000 fde6 	bl	80021b8 <led_set_color>
	control->state = CS_ERROR;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2205      	movs	r2, #5
 80015f0:	701a      	strb	r2, [r3, #0]
	control->counter_active = 0;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	741a      	strb	r2, [r3, #16]
	storage_disable();
 80015f8:	f001 faa0 	bl	8002b3c <storage_disable>
}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <error>:

static void error(CONTROL_INST_t * control) {
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
	//wait for user release
	if(control_sched_should_run(control, CONTROL_SCHED_RECOVER)) {
 800160c:	2105      	movs	r1, #5
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f000 f8f2 	bl	80017f8 <control_sched_should_run>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d006      	beq.n	8001628 <error+0x24>
		init_idle(control);
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f7ff feee 	bl	80013fc <init_idle>
		control_sched_done(control, CONTROL_SCHED_RECOVER);
 8001620:	2105      	movs	r1, #5
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f000 f8fd 	bl	8001822 <control_sched_done>
	}
}
 8001628:	bf00      	nop
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <control_move_tvc>:
CONTROL_STATE_t control_get_state() {
	return control.state;
}


void control_move_tvc(int32_t target) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
	control_sched_set(&control, CONTROL_SCHED_MOVE_TVC);
 8001638:	2104      	movs	r1, #4
 800163a:	4805      	ldr	r0, [pc, #20]	; (8001650 <control_move_tvc+0x20>)
 800163c:	f000 f90a 	bl	8001854 <control_sched_set>
	control.tvc_mov_target = target;
 8001640:	4a03      	ldr	r2, [pc, #12]	; (8001650 <control_move_tvc+0x20>)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6213      	str	r3, [r2, #32]
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000304 	.word	0x20000304

08001654 <control_boot>:

void control_boot(void) {
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_BOOT);
 8001658:	2102      	movs	r1, #2
 800165a:	4802      	ldr	r0, [pc, #8]	; (8001664 <control_boot+0x10>)
 800165c:	f000 f8fa 	bl	8001854 <control_sched_set>
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000304 	.word	0x20000304

08001668 <control_shutdown>:

void control_shutdown(void) {
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_SHUTDOWN);
 800166c:	2103      	movs	r1, #3
 800166e:	4802      	ldr	r0, [pc, #8]	; (8001678 <control_shutdown+0x10>)
 8001670:	f000 f8f0 	bl	8001854 <control_sched_set>
}
 8001674:	bf00      	nop
 8001676:	bd80      	pop	{r7, pc}
 8001678:	20000304 	.word	0x20000304

0800167c <control_abort>:

void control_abort() {
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_ABORT);
 8001680:	2101      	movs	r1, #1
 8001682:	4802      	ldr	r0, [pc, #8]	; (800168c <control_abort+0x10>)
 8001684:	f000 f8e6 	bl	8001854 <control_sched_set>
}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20000304 	.word	0x20000304

08001690 <control_recover>:

void control_recover() {
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
	control_sched_set(&control, CONTROL_SCHED_RECOVER);
 8001694:	2105      	movs	r1, #5
 8001696:	4802      	ldr	r0, [pc, #8]	; (80016a0 <control_recover+0x10>)
 8001698:	f000 f8dc 	bl	8001854 <control_sched_set>
}
 800169c:	bf00      	nop
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	20000304 	.word	0x20000304

080016a4 <control_get_status>:

CONTROL_STATUS_t control_get_status() {
 80016a4:	b4b0      	push	{r4, r5, r7}
 80016a6:	b089      	sub	sp, #36	; 0x24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	CONTROL_STATUS_t status = {0};
 80016ac:	f107 0308 	add.w	r3, r7, #8
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]
 80016bc:	615a      	str	r2, [r3, #20]
	status.state = control.state;
 80016be:	4b17      	ldr	r3, [pc, #92]	; (800171c <control_get_status+0x78>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	723b      	strb	r3, [r7, #8]
	status.tvc_error = control.tvc_servo->error;
 80016c4:	4b15      	ldr	r3, [pc, #84]	; (800171c <control_get_status+0x78>)
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80016cc:	3318      	adds	r3, #24
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	737b      	strb	r3, [r7, #13]
	status.tvc_psu_voltage = control.tvc_servo->psu_voltage;
 80016d2:	4b12      	ldr	r3, [pc, #72]	; (800171c <control_get_status+0x78>)
 80016d4:	69db      	ldr	r3, [r3, #28]
 80016d6:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80016da:	3310      	adds	r3, #16
 80016dc:	881b      	ldrh	r3, [r3, #0]
 80016de:	817b      	strh	r3, [r7, #10]
	status.tvc_temperature = control.tvc_servo->temperature;
 80016e0:	4b0e      	ldr	r3, [pc, #56]	; (800171c <control_get_status+0x78>)
 80016e2:	69db      	ldr	r3, [r3, #28]
 80016e4:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80016e8:	3312      	adds	r3, #18
 80016ea:	f993 3000 	ldrsb.w	r3, [r3]
 80016ee:	733b      	strb	r3, [r7, #12]
	status.tvc_position = control.tvc_servo->position;
 80016f0:	4b0a      	ldr	r3, [pc, #40]	; (800171c <control_get_status+0x78>)
 80016f2:	69db      	ldr	r3, [r3, #28]
 80016f4:	f503 5384 	add.w	r3, r3, #4224	; 0x1080
 80016f8:	3314      	adds	r3, #20
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	613b      	str	r3, [r7, #16]

	return status;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	461d      	mov	r5, r3
 8001702:	f107 0408 	add.w	r4, r7, #8
 8001706:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001708:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800170a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800170e:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	3724      	adds	r7, #36	; 0x24
 8001716:	46bd      	mov	sp, r7
 8001718:	bcb0      	pop	{r4, r5, r7}
 800171a:	4770      	bx	lr
 800171c:	20000304 	.word	0x20000304

08001720 <control_set_sens>:

void control_set_sens(CM4_PAYLOAD_SENSOR_t sens) {
 8001720:	b084      	sub	sp, #16
 8001722:	b4b0      	push	{r4, r5, r7}
 8001724:	af00      	add	r7, sp, #0
 8001726:	f107 040c 	add.w	r4, r7, #12
 800172a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	control.sensor_payload = sens;
 800172e:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <control_set_sens+0x38>)
 8001730:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8001734:	f107 050c 	add.w	r5, r7, #12
 8001738:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800173a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800173c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800173e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001740:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001742:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001744:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001748:	e884 0003 	stmia.w	r4, {r0, r1}
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	bcb0      	pop	{r4, r5, r7}
 8001752:	b004      	add	sp, #16
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	20000304 	.word	0x20000304

0800175c <control_get_sens>:

CM4_PAYLOAD_SENSOR_t control_get_sens(void) {
 800175c:	b4b0      	push	{r4, r5, r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
	return control.sensor_payload;
 8001764:	687a      	ldr	r2, [r7, #4]
 8001766:	4b09      	ldr	r3, [pc, #36]	; (800178c <control_get_sens+0x30>)
 8001768:	4615      	mov	r5, r2
 800176a:	f103 0438 	add.w	r4, r3, #56	; 0x38
 800176e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001770:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001772:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001774:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001776:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001778:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800177a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800177e:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	370c      	adds	r7, #12
 8001786:	46bd      	mov	sp, r7
 8001788:	bcb0      	pop	{r4, r5, r7}
 800178a:	4770      	bx	lr
 800178c:	20000304 	.word	0x20000304

08001790 <control_set_cmd>:

void control_set_cmd(CM4_PAYLOAD_COMMAND_t cmd) {
 8001790:	b084      	sub	sp, #16
 8001792:	b4b0      	push	{r4, r5, r7}
 8001794:	af00      	add	r7, sp, #0
 8001796:	f107 040c 	add.w	r4, r7, #12
 800179a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	control.command_payload = cmd;
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <control_set_cmd+0x34>)
 80017a0:	f103 0470 	add.w	r4, r3, #112	; 0x70
 80017a4:	f107 050c 	add.w	r5, r7, #12
 80017a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017b4:	682b      	ldr	r3, [r5, #0]
 80017b6:	6023      	str	r3, [r4, #0]
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bcb0      	pop	{r4, r5, r7}
 80017be:	b004      	add	sp, #16
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	20000304 	.word	0x20000304

080017c8 <control_get_cmd>:

CM4_PAYLOAD_COMMAND_t control_get_cmd(void) {
 80017c8:	b4b0      	push	{r4, r5, r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
	return control.command_payload;
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <control_get_cmd+0x2c>)
 80017d4:	4615      	mov	r5, r2
 80017d6:	f103 0470 	add.w	r4, r3, #112	; 0x70
 80017da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017e6:	6823      	ldr	r3, [r4, #0]
 80017e8:	602b      	str	r3, [r5, #0]
}
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bcb0      	pop	{r4, r5, r7}
 80017f2:	4770      	bx	lr
 80017f4:	20000304 	.word	0x20000304

080017f8 <control_sched_should_run>:


static uint8_t control_sched_should_run(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 80017f8:	b480      	push	{r7}
 80017fa:	b083      	sub	sp, #12
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	460b      	mov	r3, r1
 8001802:	70fb      	strb	r3, [r7, #3]
	return control->sched == num;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800180a:	78fa      	ldrb	r2, [r7, #3]
 800180c:	429a      	cmp	r2, r3
 800180e:	bf0c      	ite	eq
 8001810:	2301      	moveq	r3, #1
 8001812:	2300      	movne	r3, #0
 8001814:	b2db      	uxtb	r3, r3
}
 8001816:	4618      	mov	r0, r3
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <control_sched_done>:

static void control_sched_done(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8001822:	b580      	push	{r7, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
 800182a:	460b      	mov	r3, r1
 800182c:	70fb      	strb	r3, [r7, #3]
	if(control->sched == num) {
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001834:	78fa      	ldrb	r2, [r7, #3]
 8001836:	429a      	cmp	r2, r3
 8001838:	d104      	bne.n	8001844 <control_sched_done+0x22>
		control->sched = CONTROL_SCHED_NOTHING;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2200      	movs	r2, #0
 800183e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	} else {
		init_error(control);
	}
}
 8001842:	e002      	b.n	800184a <control_sched_done+0x28>
		init_error(control);
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f7ff fec8 	bl	80015da <init_error>
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <control_sched_set>:

static void control_sched_set(CONTROL_INST_t * control, CONTROL_SCHED_t num) {
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	460b      	mov	r3, r1
 800185e:	70fb      	strb	r3, [r7, #3]
	if(num == CONTROL_SCHED_ABORT) { //ABORT ALWAYS TAKES OVER
 8001860:	78fb      	ldrb	r3, [r7, #3]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d103      	bne.n	800186e <control_sched_set+0x1a>
		control->sched = num;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	78fa      	ldrb	r2, [r7, #3]
 800186a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	}
	if(control->sched == CONTROL_SCHED_NOTHING) {
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001874:	2b00      	cmp	r3, #0
 8001876:	d11c      	bne.n	80018b2 <control_sched_set+0x5e>
		for(uint8_t i = 0; i < SCHED_ALLOWED_WIDTH; i++) {
 8001878:	2300      	movs	r3, #0
 800187a:	73fb      	strb	r3, [r7, #15]
 800187c:	e016      	b.n	80018ac <control_sched_set+0x58>
			if(sched_allowed[control->state][i] == num) {
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	7bfa      	ldrb	r2, [r7, #15]
 8001886:	490d      	ldr	r1, [pc, #52]	; (80018bc <control_sched_set+0x68>)
 8001888:	4603      	mov	r3, r0
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	4403      	add	r3, r0
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	440b      	add	r3, r1
 8001892:	4413      	add	r3, r2
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	78fa      	ldrb	r2, [r7, #3]
 8001898:	429a      	cmp	r2, r3
 800189a:	d104      	bne.n	80018a6 <control_sched_set+0x52>
				control->sched = num;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	78fa      	ldrb	r2, [r7, #3]
 80018a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
				return;
 80018a4:	e005      	b.n	80018b2 <control_sched_set+0x5e>
		for(uint8_t i = 0; i < SCHED_ALLOWED_WIDTH; i++) {
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	3301      	adds	r3, #1
 80018aa:	73fb      	strb	r3, [r7, #15]
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
 80018ae:	2b05      	cmp	r3, #5
 80018b0:	d9e5      	bls.n	800187e <control_sched_set+0x2a>
			}
		}
	}
}
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	2000000c 	.word	0x2000000c

080018c0 <util_encode_u8>:
static inline void util_encode_u8(uint8_t * data, uint8_t value) {
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	460b      	mov	r3, r1
 80018ca:	70fb      	strb	r3, [r7, #3]
	data[0] = value;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	78fa      	ldrb	r2, [r7, #3]
 80018d0:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3301      	adds	r3, #1
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	3302      	adds	r3, #2
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	3303      	adds	r3, #3
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <util_encode_u16>:
static inline void util_encode_u16(uint8_t * data, uint16_t value) {
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
 80018fe:	460b      	mov	r3, r1
 8001900:	807b      	strh	r3, [r7, #2]
	data[0] = value;
 8001902:	887b      	ldrh	r3, [r7, #2]
 8001904:	b2da      	uxtb	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 800190a:	887b      	ldrh	r3, [r7, #2]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	b29a      	uxth	r2, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3301      	adds	r3, #1
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	3302      	adds	r3, #2
 800191c:	2200      	movs	r2, #0
 800191e:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	3303      	adds	r3, #3
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr

08001934 <util_encode_u32>:
static inline void util_encode_u32(uint8_t * data, uint32_t value) {
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
	data[0] = value;
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	b2da      	uxtb	r2, r3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	0a1a      	lsrs	r2, r3, #8
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3301      	adds	r3, #1
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	0c1a      	lsrs	r2, r3, #16
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	3302      	adds	r3, #2
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	0e1a      	lsrs	r2, r3, #24
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	3303      	adds	r3, #3
 8001966:	b2d2      	uxtb	r2, r2
 8001968:	701a      	strb	r2, [r3, #0]
}
 800196a:	bf00      	nop
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <util_encode_i8>:
static inline void util_encode_i8(uint8_t * data, int8_t value) {
 8001976:	b480      	push	{r7}
 8001978:	b083      	sub	sp, #12
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
 800197e:	460b      	mov	r3, r1
 8001980:	70fb      	strb	r3, [r7, #3]
	data[0] = value;
 8001982:	78fa      	ldrb	r2, [r7, #3]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3301      	adds	r3, #1
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]
	data[2] = 0x00;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3302      	adds	r3, #2
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
	data[3] = 0x00;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3303      	adds	r3, #3
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr

080019ac <util_encode_i32>:
static inline void util_encode_i32(uint8_t * data, int32_t value) {
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
 80019b4:	6039      	str	r1, [r7, #0]
	data[0] = value;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	b2da      	uxtb	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	701a      	strb	r2, [r3, #0]
	data[1] = value>>8;
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	121a      	asrs	r2, r3, #8
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	3301      	adds	r3, #1
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	701a      	strb	r2, [r3, #0]
	data[2] = value>>16;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	141a      	asrs	r2, r3, #16
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	3302      	adds	r3, #2
 80019d2:	b2d2      	uxtb	r2, r2
 80019d4:	701a      	strb	r2, [r3, #0]
	data[3] = value>>24;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	161a      	asrs	r2, r3, #24
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	3303      	adds	r3, #3
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	701a      	strb	r2, [r3, #0]
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <util_decode_u32>:
static inline uint32_t util_decode_u32(uint8_t * data) {
 80019ee:	b480      	push	{r7}
 80019f0:	b083      	sub	sp, #12
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
	return (uint32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	461a      	mov	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3301      	adds	r3, #1
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	021b      	lsls	r3, r3, #8
 8001a04:	4313      	orrs	r3, r2
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	3202      	adds	r2, #2
 8001a0a:	7812      	ldrb	r2, [r2, #0]
 8001a0c:	0412      	lsls	r2, r2, #16
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	3203      	adds	r2, #3
 8001a14:	7812      	ldrb	r2, [r2, #0]
 8001a16:	0612      	lsls	r2, r2, #24
 8001a18:	4313      	orrs	r3, r2
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <util_decode_i32>:
static inline int32_t util_decode_i32(uint8_t * data) {
 8001a26:	b480      	push	{r7}
 8001a28:	b083      	sub	sp, #12
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
	return (int32_t) data[0] | data[1] << 8 | data[2] << 16 | data[3] << 24;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	461a      	mov	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3301      	adds	r3, #1
 8001a38:	781b      	ldrb	r3, [r3, #0]
 8001a3a:	021b      	lsls	r3, r3, #8
 8001a3c:	431a      	orrs	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	3302      	adds	r3, #2
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	041b      	lsls	r3, r3, #16
 8001a46:	431a      	orrs	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3303      	adds	r3, #3
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	061b      	lsls	r3, r3, #24
 8001a50:	4313      	orrs	r3, r2
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
	...

08001a60 <debug_decode_fcn>:
 *	DECLARATIONS
 **********************/


//Requires an instance of type debug
SERIAL_RET_t debug_decode_fcn(void * inst, uint8_t data) {
 8001a60:	b590      	push	{r4, r7, lr}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	460b      	mov	r3, r1
 8001a6a:	70fb      	strb	r3, [r7, #3]
	static uint8_t send_data[MSV2_MAX_DATA_LEN];
	static uint16_t length = 0;
	static uint16_t bin_length = 0;
	DEBUG_INST_t * debug = (DEBUG_INST_t *) inst;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	60fb      	str	r3, [r7, #12]
	MSV2_ERROR_t tmp = msv2_decode_fragment(&debug->msv2, data);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	3304      	adds	r3, #4
 8001a74:	78fa      	ldrb	r2, [r7, #3]
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f000 fcf3 	bl	8002464 <msv2_decode_fragment>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	72fb      	strb	r3, [r7, #11]

	if(tmp == MSV2_SUCCESS) {
 8001a82:	7afb      	ldrb	r3, [r7, #11]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d15e      	bne.n	8001b46 <debug_decode_fcn+0xe6>
		if(debug->msv2.rx.opcode < debug_fcn_max) {
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	7a1b      	ldrb	r3, [r3, #8]
 8001a8c:	b29a      	uxth	r2, r3
 8001a8e:	4b30      	ldr	r3, [pc, #192]	; (8001b50 <debug_decode_fcn+0xf0>)
 8001a90:	881b      	ldrh	r3, [r3, #0]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d22e      	bcs.n	8001af4 <debug_decode_fcn+0x94>

			debug_fcn[debug->msv2.rx.opcode](debug->msv2.rx.data, debug->msv2.rx.length, send_data, &length);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	7a1b      	ldrb	r3, [r3, #8]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	4b2d      	ldr	r3, [pc, #180]	; (8001b54 <debug_decode_fcn+0xf4>)
 8001a9e:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	f103 0012 	add.w	r0, r3, #18
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	89d9      	ldrh	r1, [r3, #14]
 8001aac:	4b2a      	ldr	r3, [pc, #168]	; (8001b58 <debug_decode_fcn+0xf8>)
 8001aae:	4a2b      	ldr	r2, [pc, #172]	; (8001b5c <debug_decode_fcn+0xfc>)
 8001ab0:	47a0      	blx	r4
			//length is in words
			bin_length = msv2_create_frame(&debug->msv2, debug->msv2.rx.opcode, length/2, send_data);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	1d18      	adds	r0, r3, #4
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	7a19      	ldrb	r1, [r3, #8]
 8001aba:	4b27      	ldr	r3, [pc, #156]	; (8001b58 <debug_decode_fcn+0xf8>)
 8001abc:	881b      	ldrh	r3, [r3, #0]
 8001abe:	085b      	lsrs	r3, r3, #1
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	b2da      	uxtb	r2, r3
 8001ac4:	4b25      	ldr	r3, [pc, #148]	; (8001b5c <debug_decode_fcn+0xfc>)
 8001ac6:	f000 fbe7 	bl	8002298 <msv2_create_frame>
 8001aca:	4603      	mov	r3, r0
 8001acc:	461a      	mov	r2, r3
 8001ace:	4b24      	ldr	r3, [pc, #144]	; (8001b60 <debug_decode_fcn+0x100>)
 8001ad0:	801a      	strh	r2, [r3, #0]
			serial_send(&debug->ser, msv2_tx_data(&debug->msv2), bin_length);
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8001ad8:	3418      	adds	r4, #24
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	3304      	adds	r3, #4
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f000 fdb4 	bl	800264c <msv2_tx_data>
 8001ae4:	4601      	mov	r1, r0
 8001ae6:	4b1e      	ldr	r3, [pc, #120]	; (8001b60 <debug_decode_fcn+0x100>)
 8001ae8:	881b      	ldrh	r3, [r3, #0]
 8001aea:	461a      	mov	r2, r3
 8001aec:	4620      	mov	r0, r4
 8001aee:	f000 fed3 	bl	8002898 <serial_send>
 8001af2:	e028      	b.n	8001b46 <debug_decode_fcn+0xe6>
		} else {
			send_data[0] = CRC_ERROR_LO;
 8001af4:	4b19      	ldr	r3, [pc, #100]	; (8001b5c <debug_decode_fcn+0xfc>)
 8001af6:	22be      	movs	r2, #190	; 0xbe
 8001af8:	701a      	strb	r2, [r3, #0]
			send_data[1] = CRC_ERROR_HI;
 8001afa:	4b18      	ldr	r3, [pc, #96]	; (8001b5c <debug_decode_fcn+0xfc>)
 8001afc:	22eb      	movs	r2, #235	; 0xeb
 8001afe:	705a      	strb	r2, [r3, #1]
			length = 2;
 8001b00:	4b15      	ldr	r3, [pc, #84]	; (8001b58 <debug_decode_fcn+0xf8>)
 8001b02:	2202      	movs	r2, #2
 8001b04:	801a      	strh	r2, [r3, #0]
			bin_length = msv2_create_frame(&debug->msv2, debug->msv2.rx.opcode, length/2, send_data);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	1d18      	adds	r0, r3, #4
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	7a19      	ldrb	r1, [r3, #8]
 8001b0e:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <debug_decode_fcn+0xf8>)
 8001b10:	881b      	ldrh	r3, [r3, #0]
 8001b12:	085b      	lsrs	r3, r3, #1
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	b2da      	uxtb	r2, r3
 8001b18:	4b10      	ldr	r3, [pc, #64]	; (8001b5c <debug_decode_fcn+0xfc>)
 8001b1a:	f000 fbbd 	bl	8002298 <msv2_create_frame>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	461a      	mov	r2, r3
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <debug_decode_fcn+0x100>)
 8001b24:	801a      	strh	r2, [r3, #0]
			serial_send(&debug->ser, msv2_tx_data(&debug->msv2), bin_length);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	f503 5480 	add.w	r4, r3, #4096	; 0x1000
 8001b2c:	3418      	adds	r4, #24
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	3304      	adds	r3, #4
 8001b32:	4618      	mov	r0, r3
 8001b34:	f000 fd8a 	bl	800264c <msv2_tx_data>
 8001b38:	4601      	mov	r1, r0
 8001b3a:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <debug_decode_fcn+0x100>)
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	4620      	mov	r0, r4
 8001b42:	f000 fea9 	bl	8002898 <serial_send>
		}
	}

	return tmp;
 8001b46:	7afb      	ldrb	r3, [r7, #11]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd90      	pop	{r4, r7, pc}
 8001b50:	20000074 	.word	0x20000074
 8001b54:	20000048 	.word	0x20000048
 8001b58:	20001a34 	.word	0x20001a34
 8001b5c:	20001834 	.word	0x20001834
 8001b60:	20001a36 	.word	0x20001a36

08001b64 <debug_init>:

void debug_init(DEBUG_INST_t * debug) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	msv2_init(&debug->msv2);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	3304      	adds	r3, #4
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 fb7d 	bl	8002270 <msv2_init>
	serial_init(&debug->ser, &DEBUG_UART, debug, debug_decode_fcn);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8001b7c:	3018      	adds	r0, #24
 8001b7e:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <debug_init+0x3c>)
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	4908      	ldr	r1, [pc, #32]	; (8001ba4 <debug_init+0x40>)
 8001b84:	f000 fe48 	bl	8002818 <serial_init>
	debug->id = id_counter++;
 8001b88:	4b07      	ldr	r3, [pc, #28]	; (8001ba8 <debug_init+0x44>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	1c5a      	adds	r2, r3, #1
 8001b8e:	4906      	ldr	r1, [pc, #24]	; (8001ba8 <debug_init+0x44>)
 8001b90:	600a      	str	r2, [r1, #0]
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	6013      	str	r3, [r2, #0]
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	08001a61 	.word	0x08001a61
 8001ba4:	20007df8 	.word	0x20007df8
 8001ba8:	20001a38 	.word	0x20001a38

08001bac <debug_get_status>:

static void debug_get_status(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08c      	sub	sp, #48	; 0x30
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	607a      	str	r2, [r7, #4]
 8001bb6:	603b      	str	r3, [r7, #0]
 8001bb8:	460b      	mov	r3, r1
 8001bba:	817b      	strh	r3, [r7, #10]
	CONTROL_STATUS_t status = control_get_status();
 8001bbc:	f107 0314 	add.w	r3, r7, #20
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff fd6f 	bl	80016a4 <control_get_status>
	util_encode_u16(resp, status.state);
 8001bc6:	7d3b      	ldrb	r3, [r7, #20]
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	4619      	mov	r1, r3
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff fe92 	bl	80018f6 <util_encode_u16>
	util_encode_u16(resp+2, 0); //padding
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	3302      	adds	r3, #2
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f7ff fe8c 	bl	80018f6 <util_encode_u16>
	util_encode_i32(resp+4, status.counter);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3304      	adds	r3, #4
 8001be2:	6a3a      	ldr	r2, [r7, #32]
 8001be4:	4611      	mov	r1, r2
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fee0 	bl	80019ac <util_encode_i32>
	uint32_t memory = storage_get_used();
 8001bec:	f000 ff82 	bl	8002af4 <storage_get_used>
 8001bf0:	62f8      	str	r0, [r7, #44]	; 0x2c
	util_encode_u32(resp+8, memory);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	3308      	adds	r3, #8
 8001bf6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff fe9b 	bl	8001934 <util_encode_u32>
	util_encode_i32(resp+12, status.tvc_position);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	330c      	adds	r3, #12
 8001c02:	69fa      	ldr	r2, [r7, #28]
 8001c04:	4611      	mov	r1, r2
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff fed0 	bl	80019ac <util_encode_i32>
	util_encode_u16(resp+16, status.tvc_psu_voltage);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3310      	adds	r3, #16
 8001c10:	8afa      	ldrh	r2, [r7, #22]
 8001c12:	4611      	mov	r1, r2
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff fe6e 	bl	80018f6 <util_encode_u16>
	util_encode_u8(resp+18, status.tvc_error);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3312      	adds	r3, #18
 8001c1e:	7e7a      	ldrb	r2, [r7, #25]
 8001c20:	4611      	mov	r1, r2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fe4c 	bl	80018c0 <util_encode_u8>
	util_encode_i8(resp+19, status.tvc_temperature);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3313      	adds	r3, #19
 8001c2c:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8001c30:	4611      	mov	r1, r2
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff fe9f 	bl	8001976 <util_encode_i8>
	*resp_len = 20;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	2214      	movs	r2, #20
 8001c3c:	801a      	strh	r2, [r3, #0]
}
 8001c3e:	bf00      	nop
 8001c40:	3730      	adds	r7, #48	; 0x30
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <debug_boot>:

static void debug_boot(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b084      	sub	sp, #16
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	60f8      	str	r0, [r7, #12]
 8001c4e:	607a      	str	r2, [r7, #4]
 8001c50:	603b      	str	r3, [r7, #0]
 8001c52:	460b      	mov	r3, r1
 8001c54:	817b      	strh	r3, [r7, #10]
	control_boot();
 8001c56:	f7ff fcfd 	bl	8001654 <control_boot>
	resp[0] = OK_LO;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	22c5      	movs	r2, #197	; 0xc5
 8001c5e:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3301      	adds	r3, #1
 8001c64:	225c      	movs	r2, #92	; 0x5c
 8001c66:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	2202      	movs	r2, #2
 8001c6c:	801a      	strh	r2, [r3, #0]
}
 8001c6e:	bf00      	nop
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <debug_shutdown>:


static void debug_shutdown(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b084      	sub	sp, #16
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	60f8      	str	r0, [r7, #12]
 8001c7e:	607a      	str	r2, [r7, #4]
 8001c80:	603b      	str	r3, [r7, #0]
 8001c82:	460b      	mov	r3, r1
 8001c84:	817b      	strh	r3, [r7, #10]
	control_shutdown();
 8001c86:	f7ff fcef 	bl	8001668 <control_shutdown>
	resp[0] = OK_LO;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	22c5      	movs	r2, #197	; 0xc5
 8001c8e:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	3301      	adds	r3, #1
 8001c94:	225c      	movs	r2, #92	; 0x5c
 8001c96:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	2202      	movs	r2, #2
 8001c9c:	801a      	strh	r2, [r3, #0]
}
 8001c9e:	bf00      	nop
 8001ca0:	3710      	adds	r7, #16
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <debug_download>:

static void debug_download(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b086      	sub	sp, #24
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	60f8      	str	r0, [r7, #12]
 8001cae:	607a      	str	r2, [r7, #4]
 8001cb0:	603b      	str	r3, [r7, #0]
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	817b      	strh	r3, [r7, #10]
	//downloads 5 samples at a certain location
	if(data_len == DOWNLOAD_LEN) {
 8001cb6:	897b      	ldrh	r3, [r7, #10]
 8001cb8:	2b04      	cmp	r3, #4
 8001cba:	d11b      	bne.n	8001cf4 <debug_download+0x4e>
		uint32_t location = util_decode_u32(data);
 8001cbc:	68f8      	ldr	r0, [r7, #12]
 8001cbe:	f7ff fe96 	bl	80019ee <util_decode_u32>
 8001cc2:	6138      	str	r0, [r7, #16]
		for(uint8_t i = 0; i < 5; i++) {
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	75fb      	strb	r3, [r7, #23]
 8001cc8:	e00e      	b.n	8001ce8 <debug_download+0x42>
			storage_get_sample(location+i, resp+i*32);
 8001cca:	7dfa      	ldrb	r2, [r7, #23]
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	441a      	add	r2, r3
 8001cd0:	7dfb      	ldrb	r3, [r7, #23]
 8001cd2:	015b      	lsls	r3, r3, #5
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	440b      	add	r3, r1
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4610      	mov	r0, r2
 8001cde:	f000 ff15 	bl	8002b0c <storage_get_sample>
		for(uint8_t i = 0; i < 5; i++) {
 8001ce2:	7dfb      	ldrb	r3, [r7, #23]
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	75fb      	strb	r3, [r7, #23]
 8001ce8:	7dfb      	ldrb	r3, [r7, #23]
 8001cea:	2b04      	cmp	r3, #4
 8001cec:	d9ed      	bls.n	8001cca <debug_download+0x24>
		}
		*resp_len = 32*5;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	22a0      	movs	r2, #160	; 0xa0
 8001cf2:	801a      	strh	r2, [r3, #0]
	}
}
 8001cf4:	bf00      	nop
 8001cf6:	3718      	adds	r7, #24
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <debug_tvc_move>:

static void debug_tvc_move(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b086      	sub	sp, #24
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	607a      	str	r2, [r7, #4]
 8001d06:	603b      	str	r3, [r7, #0]
 8001d08:	460b      	mov	r3, r1
 8001d0a:	817b      	strh	r3, [r7, #10]
	if(data_len == TVC_MOVE_LEN) {
 8001d0c:	897b      	ldrh	r3, [r7, #10]
 8001d0e:	2b04      	cmp	r3, #4
 8001d10:	d111      	bne.n	8001d36 <debug_tvc_move+0x3a>
		int32_t target = util_decode_i32(data);
 8001d12:	68f8      	ldr	r0, [r7, #12]
 8001d14:	f7ff fe87 	bl	8001a26 <util_decode_i32>
 8001d18:	6178      	str	r0, [r7, #20]
		control_move_tvc(target);
 8001d1a:	6978      	ldr	r0, [r7, #20]
 8001d1c:	f7ff fc88 	bl	8001630 <control_move_tvc>
		resp[0] = OK_LO;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	22c5      	movs	r2, #197	; 0xc5
 8001d24:	701a      	strb	r2, [r3, #0]
		resp[1] = OK_HI;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	225c      	movs	r2, #92	; 0x5c
 8001d2c:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	2202      	movs	r2, #2
 8001d32:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = ERROR_LO;
		resp[1] = ERROR_HI;
		*resp_len = 2;
	}
}
 8001d34:	e009      	b.n	8001d4a <debug_tvc_move+0x4e>
		resp[0] = ERROR_LO;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	22ce      	movs	r2, #206	; 0xce
 8001d3a:	701a      	strb	r2, [r3, #0]
		resp[1] = ERROR_HI;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	22ec      	movs	r2, #236	; 0xec
 8001d42:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	2202      	movs	r2, #2
 8001d48:	801a      	strh	r2, [r3, #0]
}
 8001d4a:	bf00      	nop
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <debug_abort>:

static void debug_abort(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b084      	sub	sp, #16
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	607a      	str	r2, [r7, #4]
 8001d5c:	603b      	str	r3, [r7, #0]
 8001d5e:	460b      	mov	r3, r1
 8001d60:	817b      	strh	r3, [r7, #10]
	control_abort();
 8001d62:	f7ff fc8b 	bl	800167c <control_abort>
	resp[0] = OK_LO;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	22c5      	movs	r2, #197	; 0xc5
 8001d6a:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	225c      	movs	r2, #92	; 0x5c
 8001d72:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	2202      	movs	r2, #2
 8001d78:	801a      	strh	r2, [r3, #0]
}
 8001d7a:	bf00      	nop
 8001d7c:	3710      	adds	r7, #16
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}

08001d82 <debug_recover>:

static void debug_recover(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b084      	sub	sp, #16
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	60f8      	str	r0, [r7, #12]
 8001d8a:	607a      	str	r2, [r7, #4]
 8001d8c:	603b      	str	r3, [r7, #0]
 8001d8e:	460b      	mov	r3, r1
 8001d90:	817b      	strh	r3, [r7, #10]
	control_recover();
 8001d92:	f7ff fc7d 	bl	8001690 <control_recover>
	resp[0] = OK_LO;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	22c5      	movs	r2, #197	; 0xc5
 8001d9a:	701a      	strb	r2, [r3, #0]
	resp[1] = OK_HI;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	225c      	movs	r2, #92	; 0x5c
 8001da2:	701a      	strb	r2, [r3, #0]
	*resp_len = 2;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	2202      	movs	r2, #2
 8001da8:	801a      	strh	r2, [r3, #0]
}
 8001daa:	bf00      	nop
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <debug_transaction>:

static void debug_transaction(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001db2:	b5b0      	push	{r4, r5, r7, lr}
 8001db4:	b0aa      	sub	sp, #168	; 0xa8
 8001db6:	af0a      	add	r7, sp, #40	; 0x28
 8001db8:	60f8      	str	r0, [r7, #12]
 8001dba:	607a      	str	r2, [r7, #4]
 8001dbc:	603b      	str	r3, [r7, #0]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	817b      	strh	r3, [r7, #10]
	if(data_len == TRANSACTION_SENS_LEN) {
 8001dc2:	897b      	ldrh	r3, [r7, #10]
 8001dc4:	2b20      	cmp	r3, #32
 8001dc6:	f040 80a9 	bne.w	8001f1c <debug_transaction+0x16a>
		CM4_PAYLOAD_SENSOR_t sens_data = {0};
 8001dca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001dce:	2238      	movs	r2, #56	; 0x38
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f009 fe0a 	bl	800b9ec <memset>
		sens_data.acc_x = util_decode_i32(data);
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f7ff fe24 	bl	8001a26 <util_decode_i32>
 8001dde:	4603      	mov	r3, r0
 8001de0:	64fb      	str	r3, [r7, #76]	; 0x4c
		sens_data.acc_y = util_decode_i32(data+4);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	3304      	adds	r3, #4
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff fe1d 	bl	8001a26 <util_decode_i32>
 8001dec:	4603      	mov	r3, r0
 8001dee:	653b      	str	r3, [r7, #80]	; 0x50
		sens_data.acc_z = util_decode_i32(data+8);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	3308      	adds	r3, #8
 8001df4:	4618      	mov	r0, r3
 8001df6:	f7ff fe16 	bl	8001a26 <util_decode_i32>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	657b      	str	r3, [r7, #84]	; 0x54

		sens_data.gyro_x = util_decode_i32(data+12);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	330c      	adds	r3, #12
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff fe0f 	bl	8001a26 <util_decode_i32>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	65bb      	str	r3, [r7, #88]	; 0x58
		sens_data.gyro_y = util_decode_i32(data+16);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	3310      	adds	r3, #16
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff fe08 	bl	8001a26 <util_decode_i32>
 8001e16:	4603      	mov	r3, r0
 8001e18:	65fb      	str	r3, [r7, #92]	; 0x5c
		sens_data.gyro_z = util_decode_i32(data+20);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	3314      	adds	r3, #20
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fe01 	bl	8001a26 <util_decode_i32>
 8001e24:	4603      	mov	r3, r0
 8001e26:	663b      	str	r3, [r7, #96]	; 0x60

		sens_data.baro = util_decode_i32(data+24);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	3318      	adds	r3, #24
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7ff fdfa 	bl	8001a26 <util_decode_i32>
 8001e32:	4603      	mov	r3, r0
 8001e34:	667b      	str	r3, [r7, #100]	; 0x64
		sens_data.cc_pressure = util_decode_i32(data+28);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	331c      	adds	r3, #28
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff fdf3 	bl	8001a26 <util_decode_i32>
 8001e40:	4603      	mov	r3, r0
 8001e42:	66fb      	str	r3, [r7, #108]	; 0x6c

		control_set_sens(sens_data);
 8001e44:	466d      	mov	r5, sp
 8001e46:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001e4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001e56:	e885 0003 	stmia.w	r5, {r0, r1}
 8001e5a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001e5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e60:	f7ff fc5e 	bl	8001720 <control_set_sens>

		CM4_PAYLOAD_COMMAND_t cmd_data = control_get_cmd();
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff fcad 	bl	80017c8 <control_get_cmd>

		util_encode_i32(resp, cmd_data.thrust);
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	4619      	mov	r1, r3
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f7ff fd9a 	bl	80019ac <util_encode_i32>
		util_encode_i32(resp+4, cmd_data.dynamixel[0]);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3304      	adds	r3, #4
 8001e7c:	69fa      	ldr	r2, [r7, #28]
 8001e7e:	4611      	mov	r1, r2
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff fd93 	bl	80019ac <util_encode_i32>
		util_encode_i32(resp+8, cmd_data.dynamixel[1]);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	3308      	adds	r3, #8
 8001e8a:	6a3a      	ldr	r2, [r7, #32]
 8001e8c:	4611      	mov	r1, r2
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fd8c 	bl	80019ac <util_encode_i32>
		util_encode_i32(resp+12, cmd_data.dynamixel[2]);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	330c      	adds	r3, #12
 8001e98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e9a:	4611      	mov	r1, r2
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff fd85 	bl	80019ac <util_encode_i32>
		util_encode_i32(resp+16, cmd_data.dynamixel[3]);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	3310      	adds	r3, #16
 8001ea6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ea8:	4611      	mov	r1, r2
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff fd7e 	bl	80019ac <util_encode_i32>

		util_encode_i32(resp+20, cmd_data.position[0]);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	3314      	adds	r3, #20
 8001eb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff fd77 	bl	80019ac <util_encode_i32>
		util_encode_i32(resp+24, cmd_data.position[1]);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	3318      	adds	r3, #24
 8001ec2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ec4:	4611      	mov	r1, r2
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f7ff fd70 	bl	80019ac <util_encode_i32>
		util_encode_i32(resp+28, cmd_data.position[2]);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	331c      	adds	r3, #28
 8001ed0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff fd69 	bl	80019ac <util_encode_i32>

		util_encode_i32(resp+32, cmd_data.speed[0]);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	3320      	adds	r3, #32
 8001ede:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ee0:	4611      	mov	r1, r2
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff fd62 	bl	80019ac <util_encode_i32>
		util_encode_i32(resp+36, cmd_data.speed[1]);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3324      	adds	r3, #36	; 0x24
 8001eec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001eee:	4611      	mov	r1, r2
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7ff fd5b 	bl	80019ac <util_encode_i32>
		util_encode_i32(resp+40, cmd_data.speed[2]);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	3328      	adds	r3, #40	; 0x28
 8001efa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001efc:	4611      	mov	r1, r2
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff fd54 	bl	80019ac <util_encode_i32>

		util_encode_i32(resp+44, cmd_data.state);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	332c      	adds	r3, #44	; 0x2c
 8001f08:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 8001f0c:	4611      	mov	r1, r2
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff fd4c 	bl	80019ac <util_encode_i32>

		*resp_len = TRANSACTION_CMD_LEN;
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	222e      	movs	r2, #46	; 0x2e
 8001f18:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = ERROR_LO;
		resp[1] = ERROR_HI;
		*resp_len = 2;
	}
}
 8001f1a:	e009      	b.n	8001f30 <debug_transaction+0x17e>
		resp[0] = ERROR_LO;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	22ce      	movs	r2, #206	; 0xce
 8001f20:	701a      	strb	r2, [r3, #0]
		resp[1] = ERROR_HI;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	3301      	adds	r3, #1
 8001f26:	22ec      	movs	r2, #236	; 0xec
 8001f28:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	2202      	movs	r2, #2
 8001f2e:	801a      	strh	r2, [r3, #0]
}
 8001f30:	bf00      	nop
 8001f32:	3780      	adds	r7, #128	; 0x80
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bdb0      	pop	{r4, r5, r7, pc}

08001f38 <debug_sensor_write>:

static void debug_sensor_write(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 8001f38:	b5b0      	push	{r4, r5, r7, lr}
 8001f3a:	b09c      	sub	sp, #112	; 0x70
 8001f3c:	af0a      	add	r7, sp, #40	; 0x28
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	607a      	str	r2, [r7, #4]
 8001f42:	603b      	str	r3, [r7, #0]
 8001f44:	460b      	mov	r3, r1
 8001f46:	817b      	strh	r3, [r7, #10]
	if(data_len == TRANSACTION_SENS_LEN) {
 8001f48:	897b      	ldrh	r3, [r7, #10]
 8001f4a:	2b20      	cmp	r3, #32
 8001f4c:	d150      	bne.n	8001ff0 <debug_sensor_write+0xb8>
		CM4_PAYLOAD_SENSOR_t sens_data = {0};
 8001f4e:	f107 0310 	add.w	r3, r7, #16
 8001f52:	2238      	movs	r2, #56	; 0x38
 8001f54:	2100      	movs	r1, #0
 8001f56:	4618      	mov	r0, r3
 8001f58:	f009 fd48 	bl	800b9ec <memset>
		sens_data.acc_x = util_decode_i32(data);
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f7ff fd62 	bl	8001a26 <util_decode_i32>
 8001f62:	4603      	mov	r3, r0
 8001f64:	617b      	str	r3, [r7, #20]
		sens_data.acc_y = util_decode_i32(data+4);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	3304      	adds	r3, #4
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff fd5b 	bl	8001a26 <util_decode_i32>
 8001f70:	4603      	mov	r3, r0
 8001f72:	61bb      	str	r3, [r7, #24]
		sens_data.acc_z = util_decode_i32(data+8);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	3308      	adds	r3, #8
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff fd54 	bl	8001a26 <util_decode_i32>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	61fb      	str	r3, [r7, #28]

		sens_data.gyro_x = util_decode_i32(data+12);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	330c      	adds	r3, #12
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff fd4d 	bl	8001a26 <util_decode_i32>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	623b      	str	r3, [r7, #32]
		sens_data.gyro_y = util_decode_i32(data+16);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	3310      	adds	r3, #16
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff fd46 	bl	8001a26 <util_decode_i32>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	627b      	str	r3, [r7, #36]	; 0x24
		sens_data.gyro_z = util_decode_i32(data+20);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	3314      	adds	r3, #20
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff fd3f 	bl	8001a26 <util_decode_i32>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	62bb      	str	r3, [r7, #40]	; 0x28

		sens_data.baro = util_decode_i32(data+24);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	3318      	adds	r3, #24
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff fd38 	bl	8001a26 <util_decode_i32>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
		sens_data.cc_pressure = util_decode_i32(data+28);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	331c      	adds	r3, #28
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fd31 	bl	8001a26 <util_decode_i32>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	637b      	str	r3, [r7, #52]	; 0x34

		control_set_sens(sens_data);
 8001fc8:	466d      	mov	r5, sp
 8001fca:	f107 0420 	add.w	r4, r7, #32
 8001fce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fd6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001fda:	e885 0003 	stmia.w	r5, {r0, r1}
 8001fde:	f107 0310 	add.w	r3, r7, #16
 8001fe2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fe4:	f7ff fb9c 	bl	8001720 <control_set_sens>


		*resp_len = 2;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	2202      	movs	r2, #2
 8001fec:	801a      	strh	r2, [r3, #0]
	} else {
		resp[0] = ERROR_LO;
		resp[1] = ERROR_HI;
		*resp_len = 2;
	}
}
 8001fee:	e009      	b.n	8002004 <debug_sensor_write+0xcc>
		resp[0] = ERROR_LO;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	22ce      	movs	r2, #206	; 0xce
 8001ff4:	701a      	strb	r2, [r3, #0]
		resp[1] = ERROR_HI;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	22ec      	movs	r2, #236	; 0xec
 8001ffc:	701a      	strb	r2, [r3, #0]
		*resp_len = 2;
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	2202      	movs	r2, #2
 8002002:	801a      	strh	r2, [r3, #0]
}
 8002004:	bf00      	nop
 8002006:	3748      	adds	r7, #72	; 0x48
 8002008:	46bd      	mov	sp, r7
 800200a:	bdb0      	pop	{r4, r5, r7, pc}

0800200c <debug_command_read>:

static void debug_command_read(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b092      	sub	sp, #72	; 0x48
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	607a      	str	r2, [r7, #4]
 8002016:	603b      	str	r3, [r7, #0]
 8002018:	460b      	mov	r3, r1
 800201a:	817b      	strh	r3, [r7, #10]

	CM4_PAYLOAD_COMMAND_t cmd_data = control_get_cmd();
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	4618      	mov	r0, r3
 8002022:	f7ff fbd1 	bl	80017c8 <control_get_cmd>

	util_encode_i32(resp, cmd_data.thrust);
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	4619      	mov	r1, r3
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff fcbe 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+4, cmd_data.dynamixel[0]);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3304      	adds	r3, #4
 8002034:	69fa      	ldr	r2, [r7, #28]
 8002036:	4611      	mov	r1, r2
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff fcb7 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+8, cmd_data.dynamixel[1]);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3308      	adds	r3, #8
 8002042:	6a3a      	ldr	r2, [r7, #32]
 8002044:	4611      	mov	r1, r2
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fcb0 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+12, cmd_data.dynamixel[2]);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	330c      	adds	r3, #12
 8002050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002052:	4611      	mov	r1, r2
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff fca9 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+16, cmd_data.dynamixel[3]);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	3310      	adds	r3, #16
 800205e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002060:	4611      	mov	r1, r2
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff fca2 	bl	80019ac <util_encode_i32>

	util_encode_i32(resp+20, cmd_data.position[0]);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3314      	adds	r3, #20
 800206c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800206e:	4611      	mov	r1, r2
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fc9b 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+24, cmd_data.position[1]);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	3318      	adds	r3, #24
 800207a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800207c:	4611      	mov	r1, r2
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff fc94 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+28, cmd_data.position[2]);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	331c      	adds	r3, #28
 8002088:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800208a:	4611      	mov	r1, r2
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff fc8d 	bl	80019ac <util_encode_i32>

	util_encode_i32(resp+32, cmd_data.speed[0]);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3320      	adds	r3, #32
 8002096:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002098:	4611      	mov	r1, r2
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff fc86 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+36, cmd_data.speed[1]);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	3324      	adds	r3, #36	; 0x24
 80020a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020a6:	4611      	mov	r1, r2
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7ff fc7f 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+40, cmd_data.speed[2]);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	3328      	adds	r3, #40	; 0x28
 80020b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80020b4:	4611      	mov	r1, r2
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff fc78 	bl	80019ac <util_encode_i32>

	util_encode_i32(resp+44, cmd_data.state);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	332c      	adds	r3, #44	; 0x2c
 80020c0:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80020c4:	4611      	mov	r1, r2
 80020c6:	4618      	mov	r0, r3
 80020c8:	f7ff fc70 	bl	80019ac <util_encode_i32>

	*resp_len = TRANSACTION_CMD_LEN;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	222e      	movs	r2, #46	; 0x2e
 80020d0:	801a      	strh	r2, [r3, #0]

}
 80020d2:	bf00      	nop
 80020d4:	3748      	adds	r7, #72	; 0x48
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <debug_sensor_read>:

static void debug_sensor_read(uint8_t * data, uint16_t data_len, uint8_t * resp, uint16_t * resp_len) {
 80020da:	b580      	push	{r7, lr}
 80020dc:	b092      	sub	sp, #72	; 0x48
 80020de:	af00      	add	r7, sp, #0
 80020e0:	60f8      	str	r0, [r7, #12]
 80020e2:	607a      	str	r2, [r7, #4]
 80020e4:	603b      	str	r3, [r7, #0]
 80020e6:	460b      	mov	r3, r1
 80020e8:	817b      	strh	r3, [r7, #10]

	CM4_PAYLOAD_SENSOR_t sens_data = control_get_sens();
 80020ea:	f107 0310 	add.w	r3, r7, #16
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff fb34 	bl	800175c <control_get_sens>

	util_encode_i32(resp, sens_data.acc_x);
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	4619      	mov	r1, r3
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7ff fc57 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+4, sens_data.acc_y);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	3304      	adds	r3, #4
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	4611      	mov	r1, r2
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff fc50 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+8, sens_data.acc_z);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	3308      	adds	r3, #8
 8002110:	69fa      	ldr	r2, [r7, #28]
 8002112:	4611      	mov	r1, r2
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff fc49 	bl	80019ac <util_encode_i32>

	util_encode_i32(resp+12, sens_data.gyro_x);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	330c      	adds	r3, #12
 800211e:	6a3a      	ldr	r2, [r7, #32]
 8002120:	4611      	mov	r1, r2
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fc42 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+16, sens_data.gyro_y);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	3310      	adds	r3, #16
 800212c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800212e:	4611      	mov	r1, r2
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff fc3b 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+20, sens_data.gyro_z);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	3314      	adds	r3, #20
 800213a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800213c:	4611      	mov	r1, r2
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff fc34 	bl	80019ac <util_encode_i32>

	util_encode_i32(resp+24, sens_data.baro);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	3318      	adds	r3, #24
 8002148:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800214a:	4611      	mov	r1, r2
 800214c:	4618      	mov	r0, r3
 800214e:	f7ff fc2d 	bl	80019ac <util_encode_i32>
	util_encode_i32(resp+28, sens_data.cc_pressure);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	331c      	adds	r3, #28
 8002156:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002158:	4611      	mov	r1, r2
 800215a:	4618      	mov	r0, r3
 800215c:	f7ff fc26 	bl	80019ac <util_encode_i32>

	*resp_len = TRANSACTION_SENS_LEN;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	2220      	movs	r2, #32
 8002164:	801a      	strh	r2, [r3, #0]

}
 8002166:	bf00      	nop
 8002168:	3748      	adds	r7, #72	; 0x48
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <led_init>:

/**********************
 *	DECLARATIONS
 **********************/

void led_init(void) {
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
	LED_TIM.Instance->ARR = LED_MAX;
 8002174:	4b0f      	ldr	r3, [pc, #60]	; (80021b4 <led_init+0x44>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f640 72ff 	movw	r2, #4095	; 0xfff
 800217c:	62da      	str	r2, [r3, #44]	; 0x2c
	LED_TIM.Instance->CCR1 = 0;
 800217e:	4b0d      	ldr	r3, [pc, #52]	; (80021b4 <led_init+0x44>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2200      	movs	r2, #0
 8002184:	635a      	str	r2, [r3, #52]	; 0x34
	LED_TIM.Instance->CCR2 = 0;
 8002186:	4b0b      	ldr	r3, [pc, #44]	; (80021b4 <led_init+0x44>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2200      	movs	r2, #0
 800218c:	639a      	str	r2, [r3, #56]	; 0x38
	LED_TIM.Instance->CCR3 = 0;
 800218e:	4b09      	ldr	r3, [pc, #36]	; (80021b4 <led_init+0x44>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2200      	movs	r2, #0
 8002194:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_1);
 8002196:	2100      	movs	r1, #0
 8002198:	4806      	ldr	r0, [pc, #24]	; (80021b4 <led_init+0x44>)
 800219a:	f006 f815 	bl	80081c8 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_2);
 800219e:	2104      	movs	r1, #4
 80021a0:	4804      	ldr	r0, [pc, #16]	; (80021b4 <led_init+0x44>)
 80021a2:	f006 f811 	bl	80081c8 <HAL_TIMEx_PWMN_Start>
	HAL_TIMEx_PWMN_Start(&LED_TIM, TIM_CHANNEL_3);
 80021a6:	2108      	movs	r1, #8
 80021a8:	4802      	ldr	r0, [pc, #8]	; (80021b4 <led_init+0x44>)
 80021aa:	f006 f80d 	bl	80081c8 <HAL_TIMEx_PWMN_Start>
}
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20007c18 	.word	0x20007c18

080021b8 <led_set_color>:

void led_set_color(uint8_t r, uint8_t g, uint8_t b) {
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	71fb      	strb	r3, [r7, #7]
 80021c2:	460b      	mov	r3, r1
 80021c4:	71bb      	strb	r3, [r7, #6]
 80021c6:	4613      	mov	r3, r2
 80021c8:	717b      	strb	r3, [r7, #5]
	LED_TIM.Instance->CCR1 = r;
 80021ca:	4b09      	ldr	r3, [pc, #36]	; (80021f0 <led_set_color+0x38>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	79fa      	ldrb	r2, [r7, #7]
 80021d0:	635a      	str	r2, [r3, #52]	; 0x34
	LED_TIM.Instance->CCR2 = g;
 80021d2:	4b07      	ldr	r3, [pc, #28]	; (80021f0 <led_set_color+0x38>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	79ba      	ldrb	r2, [r7, #6]
 80021d8:	639a      	str	r2, [r3, #56]	; 0x38
	LED_TIM.Instance->CCR3 = b;
 80021da:	4b05      	ldr	r3, [pc, #20]	; (80021f0 <led_set_color+0x38>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	797a      	ldrb	r2, [r7, #5]
 80021e0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80021e2:	bf00      	nop
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	20007c18 	.word	0x20007c18

080021f4 <calc_field_CRC>:

/**********************
 *	DECLARATIONS
 **********************/

uint16_t calc_field_CRC(uint16_t *p_data_array, uint16_t length) {
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	460b      	mov	r3, r1
 80021fe:	807b      	strh	r3, [r7, #2]
	uint16_t shifter, c;
	uint16_t carry;
	uint16_t crc = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	81bb      	strh	r3, [r7, #12]
	while (length--) {
 8002204:	e028      	b.n	8002258 <calc_field_CRC+0x64>
		shifter = 0x8000;
 8002206:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800220a:	81fb      	strh	r3, [r7, #14]
		c = *p_data_array++;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	1c9a      	adds	r2, r3, #2
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	881b      	ldrh	r3, [r3, #0]
 8002214:	817b      	strh	r3, [r7, #10]
		do {
			carry = crc & 0x8000;
 8002216:	89bb      	ldrh	r3, [r7, #12]
 8002218:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800221c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002220:	813b      	strh	r3, [r7, #8]
			crc <<= 1;
 8002222:	89bb      	ldrh	r3, [r7, #12]
 8002224:	005b      	lsls	r3, r3, #1
 8002226:	81bb      	strh	r3, [r7, #12]
			if (c & shifter) crc++;
 8002228:	897a      	ldrh	r2, [r7, #10]
 800222a:	89fb      	ldrh	r3, [r7, #14]
 800222c:	4013      	ands	r3, r2
 800222e:	b29b      	uxth	r3, r3
 8002230:	2b00      	cmp	r3, #0
 8002232:	d002      	beq.n	800223a <calc_field_CRC+0x46>
 8002234:	89bb      	ldrh	r3, [r7, #12]
 8002236:	3301      	adds	r3, #1
 8002238:	81bb      	strh	r3, [r7, #12]
			if (carry) crc ^= 0x1021;
 800223a:	893b      	ldrh	r3, [r7, #8]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d005      	beq.n	800224c <calc_field_CRC+0x58>
 8002240:	89bb      	ldrh	r3, [r7, #12]
 8002242:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8002246:	f083 0301 	eor.w	r3, r3, #1
 800224a:	81bb      	strh	r3, [r7, #12]
			shifter >>= 1;
 800224c:	89fb      	ldrh	r3, [r7, #14]
 800224e:	085b      	lsrs	r3, r3, #1
 8002250:	81fb      	strh	r3, [r7, #14]

		} while (shifter);
 8002252:	89fb      	ldrh	r3, [r7, #14]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1de      	bne.n	8002216 <calc_field_CRC+0x22>
	while (length--) {
 8002258:	887b      	ldrh	r3, [r7, #2]
 800225a:	1e5a      	subs	r2, r3, #1
 800225c:	807a      	strh	r2, [r7, #2]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1d1      	bne.n	8002206 <calc_field_CRC+0x12>

	}
	return crc;
 8002262:	89bb      	ldrh	r3, [r7, #12]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <msv2_init>:

void msv2_init(MSV2_INST_t * msv2) {
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
	static uint32_t id_counter = 0;
	msv2->id = id_counter++;
 8002278:	4b06      	ldr	r3, [pc, #24]	; (8002294 <msv2_init+0x24>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	1c5a      	adds	r2, r3, #1
 800227e:	4905      	ldr	r1, [pc, #20]	; (8002294 <msv2_init+0x24>)
 8002280:	600a      	str	r2, [r1, #0]
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	6013      	str	r3, [r2, #0]
}
 8002286:	bf00      	nop
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	20001a3c 	.word	0x20001a3c

08002298 <msv2_create_frame>:

uint16_t msv2_create_frame(MSV2_INST_t * msv2, uint8_t opcode, uint8_t data_len, uint8_t * data) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	607b      	str	r3, [r7, #4]
 80022a2:	460b      	mov	r3, r1
 80022a4:	72fb      	strb	r3, [r7, #11]
 80022a6:	4613      	mov	r3, r2
 80022a8:	72bb      	strb	r3, [r7, #10]
	uint16_t array_len = data_len+2; //we add 1 for the opcode and len fields and 1 for the crc
 80022aa:	7abb      	ldrb	r3, [r7, #10]
 80022ac:	b29b      	uxth	r3, r3
 80022ae:	3302      	adds	r3, #2
 80022b0:	827b      	strh	r3, [r7, #18]
	msv2->tx.data_len = data_len;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	7aba      	ldrb	r2, [r7, #10]
 80022b6:	f883 280f 	strb.w	r2, [r3, #2063]	; 0x80f
	msv2->tx.opcode = opcode;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	7afa      	ldrb	r2, [r7, #11]
 80022be:	f883 280e 	strb.w	r2, [r3, #2062]	; 0x80e
	msv2->tx.data[0] = DLE;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2290      	movs	r2, #144	; 0x90
 80022c6:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	msv2->tx.data[1] = STX;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2202      	movs	r2, #2
 80022ce:	f883 2813 	strb.w	r2, [r3, #2067]	; 0x813
	msv2->tx.data[2] = opcode;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	7afa      	ldrb	r2, [r7, #11]
 80022d6:	f883 2814 	strb.w	r2, [r3, #2068]	; 0x814
	msv2->tx.data[3] = data_len;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	7aba      	ldrb	r2, [r7, #10]
 80022de:	f883 2815 	strb.w	r2, [r3, #2069]	; 0x815
	msv2->tx.crc_data[0] = (data_len<<8) | opcode;  //header bytes inverted
 80022e2:	7abb      	ldrb	r3, [r7, #10]
 80022e4:	021b      	lsls	r3, r3, #8
 80022e6:	b21a      	sxth	r2, r3
 80022e8:	7afb      	ldrb	r3, [r7, #11]
 80022ea:	b21b      	sxth	r3, r3
 80022ec:	4313      	orrs	r3, r2
 80022ee:	b21b      	sxth	r3, r3
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	f8a3 2c12 	strh.w	r2, [r3, #3090]	; 0xc12
	uint16_t counter=4;
 80022f8:	2304      	movs	r3, #4
 80022fa:	82fb      	strh	r3, [r7, #22]
	for(uint16_t i = 0; i < data_len; i++) {
 80022fc:	2300      	movs	r3, #0
 80022fe:	82bb      	strh	r3, [r7, #20]
 8002300:	e05b      	b.n	80023ba <msv2_create_frame+0x122>
		msv2->tx.data[counter++] = data[2*i]; //bytes in data need to be inverted before
 8002302:	8abb      	ldrh	r3, [r7, #20]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	461a      	mov	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	441a      	add	r2, r3
 800230c:	8afb      	ldrh	r3, [r7, #22]
 800230e:	1c59      	adds	r1, r3, #1
 8002310:	82f9      	strh	r1, [r7, #22]
 8002312:	4619      	mov	r1, r3
 8002314:	7812      	ldrb	r2, [r2, #0]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	440b      	add	r3, r1
 800231a:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		if(msv2->tx.data[counter-1] == DLE) {
 800231e:	8afb      	ldrh	r3, [r7, #22]
 8002320:	3b01      	subs	r3, #1
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	4413      	add	r3, r2
 8002326:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 800232a:	2b90      	cmp	r3, #144	; 0x90
 800232c:	d108      	bne.n	8002340 <msv2_create_frame+0xa8>
			msv2->tx.data[counter++] = DLE;
 800232e:	8afb      	ldrh	r3, [r7, #22]
 8002330:	1c5a      	adds	r2, r3, #1
 8002332:	82fa      	strh	r2, [r7, #22]
 8002334:	461a      	mov	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	4413      	add	r3, r2
 800233a:	2290      	movs	r2, #144	; 0x90
 800233c:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		}
		msv2->tx.data[counter++] = data[2*i+1];
 8002340:	8abb      	ldrh	r3, [r7, #20]
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	3301      	adds	r3, #1
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	441a      	add	r2, r3
 800234a:	8afb      	ldrh	r3, [r7, #22]
 800234c:	1c59      	adds	r1, r3, #1
 800234e:	82f9      	strh	r1, [r7, #22]
 8002350:	4619      	mov	r1, r3
 8002352:	7812      	ldrb	r2, [r2, #0]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	440b      	add	r3, r1
 8002358:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		if(msv2->tx.data[counter-1] == DLE) {
 800235c:	8afb      	ldrh	r3, [r7, #22]
 800235e:	3b01      	subs	r3, #1
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	4413      	add	r3, r2
 8002364:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8002368:	2b90      	cmp	r3, #144	; 0x90
 800236a:	d108      	bne.n	800237e <msv2_create_frame+0xe6>
			msv2->tx.data[counter++] = DLE;
 800236c:	8afb      	ldrh	r3, [r7, #22]
 800236e:	1c5a      	adds	r2, r3, #1
 8002370:	82fa      	strh	r2, [r7, #22]
 8002372:	461a      	mov	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	4413      	add	r3, r2
 8002378:	2290      	movs	r2, #144	; 0x90
 800237a:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
		}
		msv2->tx.crc_data[i+1] = (data[2*i+1]<<8) |  data[2*i];
 800237e:	8abb      	ldrh	r3, [r7, #20]
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	3301      	adds	r3, #1
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	4413      	add	r3, r2
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	021b      	lsls	r3, r3, #8
 800238c:	b21a      	sxth	r2, r3
 800238e:	8abb      	ldrh	r3, [r7, #20]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	4619      	mov	r1, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	440b      	add	r3, r1
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	b21b      	sxth	r3, r3
 800239c:	4313      	orrs	r3, r2
 800239e:	b21a      	sxth	r2, r3
 80023a0:	8abb      	ldrh	r3, [r7, #20]
 80023a2:	3301      	adds	r3, #1
 80023a4:	b291      	uxth	r1, r2
 80023a6:	68fa      	ldr	r2, [r7, #12]
 80023a8:	f203 6304 	addw	r3, r3, #1540	; 0x604
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	4413      	add	r3, r2
 80023b0:	460a      	mov	r2, r1
 80023b2:	815a      	strh	r2, [r3, #10]
	for(uint16_t i = 0; i < data_len; i++) {
 80023b4:	8abb      	ldrh	r3, [r7, #20]
 80023b6:	3301      	adds	r3, #1
 80023b8:	82bb      	strh	r3, [r7, #20]
 80023ba:	7abb      	ldrb	r3, [r7, #10]
 80023bc:	b29b      	uxth	r3, r3
 80023be:	8aba      	ldrh	r2, [r7, #20]
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d39e      	bcc.n	8002302 <msv2_create_frame+0x6a>
	}
	msv2->tx.crc_data[array_len-1] = 0x0000;
 80023c4:	8a7b      	ldrh	r3, [r7, #18]
 80023c6:	3b01      	subs	r3, #1
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	f203 6304 	addw	r3, r3, #1540	; 0x604
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	4413      	add	r3, r2
 80023d2:	2200      	movs	r2, #0
 80023d4:	815a      	strh	r2, [r3, #10]
	uint16_t crc = calc_field_CRC(msv2->tx.crc_data, array_len);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f603 4312 	addw	r3, r3, #3090	; 0xc12
 80023dc:	8a7a      	ldrh	r2, [r7, #18]
 80023de:	4611      	mov	r1, r2
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff ff07 	bl	80021f4 <calc_field_CRC>
 80023e6:	4603      	mov	r3, r0
 80023e8:	823b      	strh	r3, [r7, #16]
	msv2->tx.data[counter++] = crc&0xff; //crc bytes are inverted (LSB first) !!
 80023ea:	8afb      	ldrh	r3, [r7, #22]
 80023ec:	1c5a      	adds	r2, r3, #1
 80023ee:	82fa      	strh	r2, [r7, #22]
 80023f0:	4619      	mov	r1, r3
 80023f2:	8a3b      	ldrh	r3, [r7, #16]
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	440b      	add	r3, r1
 80023fa:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	if(msv2->tx.data[counter-1] == DLE) {
 80023fe:	8afb      	ldrh	r3, [r7, #22]
 8002400:	3b01      	subs	r3, #1
 8002402:	68fa      	ldr	r2, [r7, #12]
 8002404:	4413      	add	r3, r2
 8002406:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 800240a:	2b90      	cmp	r3, #144	; 0x90
 800240c:	d108      	bne.n	8002420 <msv2_create_frame+0x188>
		msv2->tx.data[counter++] = DLE;
 800240e:	8afb      	ldrh	r3, [r7, #22]
 8002410:	1c5a      	adds	r2, r3, #1
 8002412:	82fa      	strh	r2, [r7, #22]
 8002414:	461a      	mov	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	4413      	add	r3, r2
 800241a:	2290      	movs	r2, #144	; 0x90
 800241c:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	}
	msv2->tx.data[counter++] = crc>>8;
 8002420:	8a3b      	ldrh	r3, [r7, #16]
 8002422:	0a1b      	lsrs	r3, r3, #8
 8002424:	b29a      	uxth	r2, r3
 8002426:	8afb      	ldrh	r3, [r7, #22]
 8002428:	1c59      	adds	r1, r3, #1
 800242a:	82f9      	strh	r1, [r7, #22]
 800242c:	4619      	mov	r1, r3
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	440b      	add	r3, r1
 8002434:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	if(msv2->tx.data[counter-1] == DLE) {
 8002438:	8afb      	ldrh	r3, [r7, #22]
 800243a:	3b01      	subs	r3, #1
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	4413      	add	r3, r2
 8002440:	f893 3812 	ldrb.w	r3, [r3, #2066]	; 0x812
 8002444:	2b90      	cmp	r3, #144	; 0x90
 8002446:	d108      	bne.n	800245a <msv2_create_frame+0x1c2>
		msv2->tx.data[counter++] = DLE;
 8002448:	8afb      	ldrh	r3, [r7, #22]
 800244a:	1c5a      	adds	r2, r3, #1
 800244c:	82fa      	strh	r2, [r7, #22]
 800244e:	461a      	mov	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4413      	add	r3, r2
 8002454:	2290      	movs	r2, #144	; 0x90
 8002456:	f883 2812 	strb.w	r2, [r3, #2066]	; 0x812
	}
	return counter;
 800245a:	8afb      	ldrh	r3, [r7, #22]
}
 800245c:	4618      	mov	r0, r3
 800245e:	3718      	adds	r7, #24
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <msv2_decode_fragment>:

/*
 * 	d: received byte
 *
 */
MSV2_ERROR_t msv2_decode_fragment(MSV2_INST_t * msv2, uint8_t d) {
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	460b      	mov	r3, r1
 800246e:	70fb      	strb	r3, [r7, #3]
    //if a DLE in data is followed by STX, we start again
    if (msv2->rx.escape == 1 && d == STX) {
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	7a5b      	ldrb	r3, [r3, #9]
 8002474:	2b01      	cmp	r3, #1
 8002476:	d10a      	bne.n	800248e <msv2_decode_fragment+0x2a>
 8002478:	78fb      	ldrb	r3, [r7, #3]
 800247a:	2b02      	cmp	r3, #2
 800247c:	d107      	bne.n	800248e <msv2_decode_fragment+0x2a>
    	msv2->rx.state = WAITING_OPCODE;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2202      	movs	r2, #2
 8002482:	721a      	strb	r2, [r3, #8]
    	msv2->rx.escape = 0;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	725a      	strb	r2, [r3, #9]
        return MSV2_PROGRESS;
 800248a:	2301      	movs	r3, #1
 800248c:	e0da      	b.n	8002644 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_DLE && d == DLE) {
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	7a1b      	ldrb	r3, [r3, #8]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d107      	bne.n	80024a6 <msv2_decode_fragment+0x42>
 8002496:	78fb      	ldrb	r3, [r7, #3]
 8002498:	2b90      	cmp	r3, #144	; 0x90
 800249a:	d104      	bne.n	80024a6 <msv2_decode_fragment+0x42>
    	msv2->rx.state = WAITING_STX;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2201      	movs	r2, #1
 80024a0:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 80024a2:	2301      	movs	r3, #1
 80024a4:	e0ce      	b.n	8002644 <msv2_decode_fragment+0x1e0>
    }
    //escape in case a DLE is in the data
    if (d == DLE && msv2->rx.escape == 0) {
 80024a6:	78fb      	ldrb	r3, [r7, #3]
 80024a8:	2b90      	cmp	r3, #144	; 0x90
 80024aa:	d108      	bne.n	80024be <msv2_decode_fragment+0x5a>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	7a5b      	ldrb	r3, [r3, #9]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d104      	bne.n	80024be <msv2_decode_fragment+0x5a>
    	msv2->rx.escape = 1;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	725a      	strb	r2, [r3, #9]
        return MSV2_PROGRESS;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e0c2      	b.n	8002644 <msv2_decode_fragment+0x1e0>
    }
    //if it is doubled, it counts as data
    if (d == DLE && msv2->rx.escape == 1) {
 80024be:	78fb      	ldrb	r3, [r7, #3]
 80024c0:	2b90      	cmp	r3, #144	; 0x90
 80024c2:	d106      	bne.n	80024d2 <msv2_decode_fragment+0x6e>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	7a5b      	ldrb	r3, [r3, #9]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d102      	bne.n	80024d2 <msv2_decode_fragment+0x6e>
    	msv2->rx.escape = 0;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	725a      	strb	r2, [r3, #9]

    }

    if (msv2->rx.state == WAITING_STX && d == STX) {
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	7a1b      	ldrb	r3, [r3, #8]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d107      	bne.n	80024ea <msv2_decode_fragment+0x86>
 80024da:	78fb      	ldrb	r3, [r7, #3]
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d104      	bne.n	80024ea <msv2_decode_fragment+0x86>
    	msv2->rx.state = WAITING_OPCODE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2202      	movs	r2, #2
 80024e4:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e0ac      	b.n	8002644 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_OPCODE) {
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	7a1b      	ldrb	r3, [r3, #8]
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d107      	bne.n	8002502 <msv2_decode_fragment+0x9e>
    	msv2->rx.opcode = d;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	78fa      	ldrb	r2, [r7, #3]
 80024f6:	711a      	strb	r2, [r3, #4]
    	msv2->rx.state = WAITING_LEN;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2203      	movs	r2, #3
 80024fc:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 80024fe:	2301      	movs	r3, #1
 8002500:	e0a0      	b.n	8002644 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_LEN) {
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	7a1b      	ldrb	r3, [r3, #8]
 8002506:	2b03      	cmp	r3, #3
 8002508:	d11d      	bne.n	8002546 <msv2_decode_fragment+0xe2>
    	msv2->rx.data_len = d; //legth in words
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	78fa      	ldrb	r2, [r7, #3]
 800250e:	715a      	strb	r2, [r3, #5]
    	msv2->rx.length = 2*d; //length in bytes
 8002510:	78fb      	ldrb	r3, [r7, #3]
 8002512:	b29b      	uxth	r3, r3
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	b29a      	uxth	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	815a      	strh	r2, [r3, #10]
    	msv2->rx.crc_data[0] = (msv2->rx.data_len<<8) | msv2->rx.opcode;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	795b      	ldrb	r3, [r3, #5]
 8002520:	021b      	lsls	r3, r3, #8
 8002522:	b21a      	sxth	r2, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	791b      	ldrb	r3, [r3, #4]
 8002528:	b21b      	sxth	r3, r3
 800252a:	4313      	orrs	r3, r2
 800252c:	b21b      	sxth	r3, r3
 800252e:	b29a      	uxth	r2, r3
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f8a3 240e 	strh.w	r2, [r3, #1038]	; 0x40e
    	msv2->rx.counter = 0;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	819a      	strh	r2, [r3, #12]
    	msv2->rx.state = WAITING_DATA;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2204      	movs	r2, #4
 8002540:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 8002542:	2301      	movs	r3, #1
 8002544:	e07e      	b.n	8002644 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_DATA) {
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	7a1b      	ldrb	r3, [r3, #8]
 800254a:	2b04      	cmp	r3, #4
 800254c:	d136      	bne.n	80025bc <msv2_decode_fragment+0x158>
    	msv2->rx.data[msv2->rx.counter] = d;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	899b      	ldrh	r3, [r3, #12]
 8002552:	461a      	mov	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4413      	add	r3, r2
 8002558:	78fa      	ldrb	r2, [r7, #3]
 800255a:	739a      	strb	r2, [r3, #14]
    	if(msv2->rx.counter & 0x01) { //LSB == '1'
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	899b      	ldrh	r3, [r3, #12]
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	2b00      	cmp	r3, #0
 8002566:	d018      	beq.n	800259a <msv2_decode_fragment+0x136>
    		msv2->rx.crc_data[msv2->rx.counter/2 + 1] = (msv2->rx.data[msv2->rx.counter - 1]) |  d<<8;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	899b      	ldrh	r3, [r3, #12]
 800256c:	3b01      	subs	r3, #1
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	4413      	add	r3, r2
 8002572:	7b9b      	ldrb	r3, [r3, #14]
 8002574:	b21a      	sxth	r2, r3
 8002576:	78fb      	ldrb	r3, [r7, #3]
 8002578:	021b      	lsls	r3, r3, #8
 800257a:	b21b      	sxth	r3, r3
 800257c:	4313      	orrs	r3, r2
 800257e:	b21a      	sxth	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	899b      	ldrh	r3, [r3, #12]
 8002584:	085b      	lsrs	r3, r3, #1
 8002586:	b29b      	uxth	r3, r3
 8002588:	3301      	adds	r3, #1
 800258a:	b291      	uxth	r1, r2
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	4413      	add	r3, r2
 8002596:	460a      	mov	r2, r1
 8002598:	80da      	strh	r2, [r3, #6]
    	}
    	msv2->rx.counter += 1;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	899b      	ldrh	r3, [r3, #12]
 800259e:	3301      	adds	r3, #1
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	819a      	strh	r2, [r3, #12]
        //the length  is in WORDS, but we read BYTES
        if (msv2->rx.counter==msv2->rx.length) {
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	899a      	ldrh	r2, [r3, #12]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	895b      	ldrh	r3, [r3, #10]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	d102      	bne.n	80025b8 <msv2_decode_fragment+0x154>
        	msv2->rx.state = WAITING_CRC1;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2205      	movs	r2, #5
 80025b6:	721a      	strb	r2, [r3, #8]
        }
        return MSV2_PROGRESS;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e043      	b.n	8002644 <msv2_decode_fragment+0x1e0>
    }

    if (msv2->rx.state == WAITING_CRC1) {
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	7a1b      	ldrb	r3, [r3, #8]
 80025c0:	2b05      	cmp	r3, #5
 80025c2:	d108      	bne.n	80025d6 <msv2_decode_fragment+0x172>
    	msv2->rx.crc = d;
 80025c4:	78fb      	ldrb	r3, [r7, #3]
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	80da      	strh	r2, [r3, #6]
    	msv2->rx.state = WAITING_CRC2;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2206      	movs	r2, #6
 80025d0:	721a      	strb	r2, [r3, #8]
        return MSV2_PROGRESS;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e036      	b.n	8002644 <msv2_decode_fragment+0x1e0>

    }

    if (msv2->rx.state == WAITING_CRC2) {
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	7a1b      	ldrb	r3, [r3, #8]
 80025da:	2b06      	cmp	r3, #6
 80025dc:	d12e      	bne.n	800263c <msv2_decode_fragment+0x1d8>
    	msv2->rx.crc |= d<<8;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	88db      	ldrh	r3, [r3, #6]
 80025e2:	b21a      	sxth	r2, r3
 80025e4:	78fb      	ldrb	r3, [r7, #3]
 80025e6:	021b      	lsls	r3, r3, #8
 80025e8:	b21b      	sxth	r3, r3
 80025ea:	4313      	orrs	r3, r2
 80025ec:	b21b      	sxth	r3, r3
 80025ee:	b29a      	uxth	r2, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	80da      	strh	r2, [r3, #6]
    	msv2->rx.state = WAITING_DLE;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2200      	movs	r2, #0
 80025f8:	721a      	strb	r2, [r3, #8]
    	msv2->rx.crc_data[msv2->rx.data_len+1] = 0;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	795b      	ldrb	r3, [r3, #5]
 80025fe:	3301      	adds	r3, #1
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002606:	005b      	lsls	r3, r3, #1
 8002608:	4413      	add	r3, r2
 800260a:	2200      	movs	r2, #0
 800260c:	80da      	strh	r2, [r3, #6]
    	uint16_t crc = calc_field_CRC(msv2->rx.crc_data, msv2->rx.data_len+2);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f203 420e 	addw	r2, r3, #1038	; 0x40e
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	795b      	ldrb	r3, [r3, #5]
 8002618:	b29b      	uxth	r3, r3
 800261a:	3302      	adds	r3, #2
 800261c:	b29b      	uxth	r3, r3
 800261e:	4619      	mov	r1, r3
 8002620:	4610      	mov	r0, r2
 8002622:	f7ff fde7 	bl	80021f4 <calc_field_CRC>
 8002626:	4603      	mov	r3, r0
 8002628:	81fb      	strh	r3, [r7, #14]
    	if(msv2->rx.crc == crc) {
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	88db      	ldrh	r3, [r3, #6]
 800262e:	89fa      	ldrh	r2, [r7, #14]
 8002630:	429a      	cmp	r2, r3
 8002632:	d101      	bne.n	8002638 <msv2_decode_fragment+0x1d4>
    		return MSV2_SUCCESS;
 8002634:	2300      	movs	r3, #0
 8002636:	e005      	b.n	8002644 <msv2_decode_fragment+0x1e0>
    	} else {
    		return MSV2_WRONG_CRC;
 8002638:	2302      	movs	r3, #2
 800263a:	e003      	b.n	8002644 <msv2_decode_fragment+0x1e0>
    	}
    }
    msv2->rx.state=WAITING_DLE;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	721a      	strb	r2, [r3, #8]
    return MSV2_PROGRESS;
 8002642:	2301      	movs	r3, #1
}
 8002644:	4618      	mov	r0, r3
 8002646:	3710      	adds	r7, #16
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <msv2_tx_data>:

uint8_t * msv2_rx_data(MSV2_INST_t * msv2) {
	return msv2->rx.data;
}

uint8_t * msv2_tx_data(MSV2_INST_t * msv2) {
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
	return msv2->tx.data;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f603 0312 	addw	r3, r3, #2066	; 0x812
}
 800265a:	4618      	mov	r0, r3
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <util_buffer_u8_init>:
static inline void util_buffer_u8_init(UTIL_BUFFER_U8_t * bfr, uint8_t * buffer, uint16_t bfr_len) {
 8002666:	b480      	push	{r7}
 8002668:	b085      	sub	sp, #20
 800266a:	af00      	add	r7, sp, #0
 800266c:	60f8      	str	r0, [r7, #12]
 800266e:	60b9      	str	r1, [r7, #8]
 8002670:	4613      	mov	r3, r2
 8002672:	80fb      	strh	r3, [r7, #6]
	bfr->c_ix = 0;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	2200      	movs	r2, #0
 8002678:	801a      	strh	r2, [r3, #0]
	bfr->l_ix = 0;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2200      	movs	r2, #0
 800267e:	805a      	strh	r2, [r3, #2]
	bfr->bfr_len = bfr_len;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	88fa      	ldrh	r2, [r7, #6]
 8002684:	809a      	strh	r2, [r3, #4]
	bfr->buffer = buffer;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	68ba      	ldr	r2, [r7, #8]
 800268a:	609a      	str	r2, [r3, #8]
}
 800268c:	bf00      	nop
 800268e:	3714      	adds	r7, #20
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr

08002698 <util_buffer_u8_add>:
static inline void util_buffer_u8_add(UTIL_BUFFER_U8_t * bfr, uint8_t d) {
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	460b      	mov	r3, r1
 80026a2:	70fb      	strb	r3, [r7, #3]
	bfr->buffer[bfr->c_ix++] = d;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689a      	ldr	r2, [r3, #8]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	881b      	ldrh	r3, [r3, #0]
 80026ac:	1c59      	adds	r1, r3, #1
 80026ae:	b288      	uxth	r0, r1
 80026b0:	6879      	ldr	r1, [r7, #4]
 80026b2:	8008      	strh	r0, [r1, #0]
 80026b4:	4413      	add	r3, r2
 80026b6:	78fa      	ldrb	r2, [r7, #3]
 80026b8:	701a      	strb	r2, [r3, #0]
	if(bfr->c_ix == bfr->bfr_len) bfr->c_ix = 0;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	881a      	ldrh	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	889b      	ldrh	r3, [r3, #4]
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d102      	bne.n	80026cc <util_buffer_u8_add+0x34>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	801a      	strh	r2, [r3, #0]
}
 80026cc:	bf00      	nop
 80026ce:	370c      	adds	r7, #12
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr

080026d8 <util_buffer_u8_get>:
static inline uint8_t util_buffer_u8_get(UTIL_BUFFER_U8_t * bfr) {
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
	uint8_t tmp = bfr->buffer[bfr->l_ix++];
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689a      	ldr	r2, [r3, #8]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	885b      	ldrh	r3, [r3, #2]
 80026e8:	1c59      	adds	r1, r3, #1
 80026ea:	b288      	uxth	r0, r1
 80026ec:	6879      	ldr	r1, [r7, #4]
 80026ee:	8048      	strh	r0, [r1, #2]
 80026f0:	4413      	add	r3, r2
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	73fb      	strb	r3, [r7, #15]
	if(bfr->l_ix == bfr->bfr_len) bfr->l_ix=0;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	885a      	ldrh	r2, [r3, #2]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	889b      	ldrh	r3, [r3, #4]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d102      	bne.n	8002708 <util_buffer_u8_get+0x30>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	805a      	strh	r2, [r3, #2]
	return tmp;
 8002708:	7bfb      	ldrb	r3, [r7, #15]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3714      	adds	r7, #20
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr

08002716 <util_buffer_u8_isempty>:
static inline uint8_t util_buffer_u8_isempty(UTIL_BUFFER_U8_t * bfr) {
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
	return bfr->l_ix == bfr->c_ix;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	885a      	ldrh	r2, [r3, #2]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	881b      	ldrh	r3, [r3, #0]
 8002726:	429a      	cmp	r2, r3
 8002728:	bf0c      	ite	eq
 800272a:	2301      	moveq	r3, #1
 800272c:	2300      	movne	r3, #0
 800272e:	b2db      	uxtb	r3, r3
}
 8002730:	4618      	mov	r0, r3
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <HAL_UART_RxCpltCallback>:

/*
 * UART RX ISR
 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002744:	2300      	movs	r3, #0
 8002746:	60bb      	str	r3, [r7, #8]
	for(uint16_t i = 0; i < serial_devices_count; i++) {
 8002748:	2300      	movs	r3, #0
 800274a:	81fb      	strh	r3, [r7, #14]
 800274c:	e025      	b.n	800279a <HAL_UART_RxCpltCallback+0x5e>
		if(serial_devices[i]->uart == huart) {
 800274e:	89fb      	ldrh	r3, [r7, #14]
 8002750:	4a1c      	ldr	r2, [pc, #112]	; (80027c4 <HAL_UART_RxCpltCallback+0x88>)
 8002752:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	429a      	cmp	r2, r3
 800275c:	d11a      	bne.n	8002794 <HAL_UART_RxCpltCallback+0x58>
			util_buffer_u8_add(&serial_devices[i]->bfr, serial_devices[i]->dma_buffer);
 800275e:	89fb      	ldrh	r3, [r7, #14]
 8002760:	4a18      	ldr	r2, [pc, #96]	; (80027c4 <HAL_UART_RxCpltCallback+0x88>)
 8002762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002766:	f103 0210 	add.w	r2, r3, #16
 800276a:	89fb      	ldrh	r3, [r7, #14]
 800276c:	4915      	ldr	r1, [pc, #84]	; (80027c4 <HAL_UART_RxCpltCallback+0x88>)
 800276e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002772:	f893 341c 	ldrb.w	r3, [r3, #1052]	; 0x41c
 8002776:	4619      	mov	r1, r3
 8002778:	4610      	mov	r0, r2
 800277a:	f7ff ff8d 	bl	8002698 <util_buffer_u8_add>
			xSemaphoreGiveFromISR( serial_rx_sem, &xHigherPriorityTaskWoken );
 800277e:	4b12      	ldr	r3, [pc, #72]	; (80027c8 <HAL_UART_RxCpltCallback+0x8c>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f107 0208 	add.w	r2, r7, #8
 8002786:	4611      	mov	r1, r2
 8002788:	4618      	mov	r0, r3
 800278a:	f007 fbed 	bl	8009f68 <xQueueGiveFromISR>
			if(i==2) {
 800278e:	89fb      	ldrh	r3, [r7, #14]
 8002790:	2b02      	cmp	r3, #2
				break;
			}
			break;
 8002792:	e007      	b.n	80027a4 <HAL_UART_RxCpltCallback+0x68>
	for(uint16_t i = 0; i < serial_devices_count; i++) {
 8002794:	89fb      	ldrh	r3, [r7, #14]
 8002796:	3301      	adds	r3, #1
 8002798:	81fb      	strh	r3, [r7, #14]
 800279a:	4b0c      	ldr	r3, [pc, #48]	; (80027cc <HAL_UART_RxCpltCallback+0x90>)
 800279c:	881b      	ldrh	r3, [r3, #0]
 800279e:	89fa      	ldrh	r2, [r7, #14]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d3d4      	bcc.n	800274e <HAL_UART_RxCpltCallback+0x12>
		}
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d007      	beq.n	80027ba <HAL_UART_RxCpltCallback+0x7e>
 80027aa:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <HAL_UART_RxCpltCallback+0x94>)
 80027ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	f3bf 8f4f 	dsb	sy
 80027b6:	f3bf 8f6f 	isb	sy
}
 80027ba:	bf00      	nop
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20001a40 	.word	0x20001a40
 80027c8:	20001a84 	.word	0x20001a84
 80027cc:	20001a80 	.word	0x20001a80
 80027d0:	e000ed04 	.word	0xe000ed04

080027d4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
	UART_HandleTypeDef * lol = huart;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	60fb      	str	r3, [r7, #12]
}
 80027e0:	bf00      	nop
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <serial_global_init>:



void serial_global_init(void) {
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af02      	add	r7, sp, #8
	serial_rx_sem = xSemaphoreCreateBinaryStatic( &serial_rx_sem_buffer );
 80027f2:	2303      	movs	r3, #3
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	4b06      	ldr	r3, [pc, #24]	; (8002810 <serial_global_init+0x24>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	2100      	movs	r1, #0
 80027fc:	2001      	movs	r0, #1
 80027fe:	f007 f9ed 	bl	8009bdc <xQueueGenericCreateStatic>
 8002802:	4603      	mov	r3, r0
 8002804:	4a03      	ldr	r2, [pc, #12]	; (8002814 <serial_global_init+0x28>)
 8002806:	6013      	str	r3, [r2, #0]
}
 8002808:	bf00      	nop
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20001a88 	.word	0x20001a88
 8002814:	20001a84 	.word	0x20001a84

08002818 <serial_init>:


void serial_init(SERIAL_INST_t * ser, UART_HandleTypeDef * uart, void * inst, SERIAL_RET_t (*decode_fcn)(void *, uint8_t)) {
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
 8002824:	603b      	str	r3, [r7, #0]
	ser->id = serial_devices_count;
 8002826:	4b1a      	ldr	r3, [pc, #104]	; (8002890 <serial_init+0x78>)
 8002828:	881b      	ldrh	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	601a      	str	r2, [r3, #0]
	ser->uart = uart;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	605a      	str	r2, [r3, #4]
	ser->inst = inst;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	609a      	str	r2, [r3, #8]
	ser->decode_fcn = decode_fcn;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	683a      	ldr	r2, [r7, #0]
 8002840:	60da      	str	r2, [r3, #12]
	util_buffer_u8_init(&ser->bfr, ser->buffer, SERIAL_FIFO_LEN);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f103 0010 	add.w	r0, r3, #16
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	331c      	adds	r3, #28
 800284c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002850:	4619      	mov	r1, r3
 8002852:	f7ff ff08 	bl	8002666 <util_buffer_u8_init>
	if(serial_devices_count < SERIAL_MAX_INST) {
 8002856:	4b0e      	ldr	r3, [pc, #56]	; (8002890 <serial_init+0x78>)
 8002858:	881b      	ldrh	r3, [r3, #0]
 800285a:	2b0f      	cmp	r3, #15
 800285c:	d80e      	bhi.n	800287c <serial_init+0x64>
		HAL_UART_Receive_DMA(uart, &ser->dma_buffer, 1);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 8002864:	2201      	movs	r2, #1
 8002866:	4619      	mov	r1, r3
 8002868:	68b8      	ldr	r0, [r7, #8]
 800286a:	f005 ff7d 	bl	8008768 <HAL_UART_Receive_DMA>
		serial_devices[serial_devices_count] = ser;
 800286e:	4b08      	ldr	r3, [pc, #32]	; (8002890 <serial_init+0x78>)
 8002870:	881b      	ldrh	r3, [r3, #0]
 8002872:	4619      	mov	r1, r3
 8002874:	4a07      	ldr	r2, [pc, #28]	; (8002894 <serial_init+0x7c>)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	}
	serial_devices_count++;
 800287c:	4b04      	ldr	r3, [pc, #16]	; (8002890 <serial_init+0x78>)
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	3301      	adds	r3, #1
 8002882:	b29a      	uxth	r2, r3
 8002884:	4b02      	ldr	r3, [pc, #8]	; (8002890 <serial_init+0x78>)
 8002886:	801a      	strh	r2, [r3, #0]
}
 8002888:	bf00      	nop
 800288a:	3710      	adds	r7, #16
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20001a80 	.word	0x20001a80
 8002894:	20001a40 	.word	0x20001a40

08002898 <serial_send>:

void serial_send(SERIAL_INST_t * ser, uint8_t * data, uint16_t length) {
 8002898:	b580      	push	{r7, lr}
 800289a:	b084      	sub	sp, #16
 800289c:	af00      	add	r7, sp, #0
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	60b9      	str	r1, [r7, #8]
 80028a2:	4613      	mov	r3, r2
 80028a4:	80fb      	strh	r3, [r7, #6]
	HAL_UART_Transmit_DMA(ser->uart, data, length);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	88fa      	ldrh	r2, [r7, #6]
 80028ac:	68b9      	ldr	r1, [r7, #8]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f005 feee 	bl	8008690 <HAL_UART_Transmit_DMA>
	//HAL_UART_Transmit(ser->uart, data, length, 500);
}
 80028b4:	bf00      	nop
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <serial_garbage_clean>:

void serial_garbage_clean(SERIAL_INST_t * ser) {
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(ser->uart, &ser->dma_buffer, 1);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6858      	ldr	r0, [r3, #4]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 80028ce:	2201      	movs	r2, #1
 80028d0:	4619      	mov	r1, r3
 80028d2:	f005 ff49 	bl	8008768 <HAL_UART_Receive_DMA>
}
 80028d6:	bf00      	nop
 80028d8:	3708      	adds	r7, #8
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
	...

080028e0 <serial_thread>:

void serial_thread(void * arg) {
 80028e0:	b5b0      	push	{r4, r5, r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]

	serial_global_init();
 80028e8:	f7ff ff80 	bl	80027ec <serial_global_init>

	for(;;) {
		if( xSemaphoreTake(serial_rx_sem, 0xffff) == pdTRUE ) {
 80028ec:	4b1b      	ldr	r3, [pc, #108]	; (800295c <serial_thread+0x7c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80028f4:	4618      	mov	r0, r3
 80028f6:	f007 fbc5 	bl	800a084 <xQueueSemaphoreTake>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d1f5      	bne.n	80028ec <serial_thread+0xc>
			for(uint16_t i = 0; i < serial_devices_count; i++) {
 8002900:	2300      	movs	r3, #0
 8002902:	81fb      	strh	r3, [r7, #14]
 8002904:	e023      	b.n	800294e <serial_thread+0x6e>
				while(!util_buffer_u8_isempty(&serial_devices[i]->bfr)) {
					serial_devices[i]->decode_fcn(serial_devices[i]->inst, util_buffer_u8_get(&serial_devices[i]->bfr));
 8002906:	89fb      	ldrh	r3, [r7, #14]
 8002908:	4a15      	ldr	r2, [pc, #84]	; (8002960 <serial_thread+0x80>)
 800290a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800290e:	68dc      	ldr	r4, [r3, #12]
 8002910:	89fb      	ldrh	r3, [r7, #14]
 8002912:	4a13      	ldr	r2, [pc, #76]	; (8002960 <serial_thread+0x80>)
 8002914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002918:	689d      	ldr	r5, [r3, #8]
 800291a:	89fb      	ldrh	r3, [r7, #14]
 800291c:	4a10      	ldr	r2, [pc, #64]	; (8002960 <serial_thread+0x80>)
 800291e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002922:	3310      	adds	r3, #16
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff fed7 	bl	80026d8 <util_buffer_u8_get>
 800292a:	4603      	mov	r3, r0
 800292c:	4619      	mov	r1, r3
 800292e:	4628      	mov	r0, r5
 8002930:	47a0      	blx	r4
				while(!util_buffer_u8_isempty(&serial_devices[i]->bfr)) {
 8002932:	89fb      	ldrh	r3, [r7, #14]
 8002934:	4a0a      	ldr	r2, [pc, #40]	; (8002960 <serial_thread+0x80>)
 8002936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800293a:	3310      	adds	r3, #16
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff feea 	bl	8002716 <util_buffer_u8_isempty>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d0de      	beq.n	8002906 <serial_thread+0x26>
			for(uint16_t i = 0; i < serial_devices_count; i++) {
 8002948:	89fb      	ldrh	r3, [r7, #14]
 800294a:	3301      	adds	r3, #1
 800294c:	81fb      	strh	r3, [r7, #14]
 800294e:	4b05      	ldr	r3, [pc, #20]	; (8002964 <serial_thread+0x84>)
 8002950:	881b      	ldrh	r3, [r3, #0]
 8002952:	89fa      	ldrh	r2, [r7, #14]
 8002954:	429a      	cmp	r2, r3
 8002956:	d3ec      	bcc.n	8002932 <serial_thread+0x52>
		if( xSemaphoreTake(serial_rx_sem, 0xffff) == pdTRUE ) {
 8002958:	e7c8      	b.n	80028ec <serial_thread+0xc>
 800295a:	bf00      	nop
 800295c:	20001a84 	.word	0x20001a84
 8002960:	20001a40 	.word	0x20001a40
 8002964:	20001a80 	.word	0x20001a80

08002968 <storage_init>:

/**********************
 *	DECLARATIONS
 **********************/

void storage_init() {
 8002968:	b5b0      	push	{r4, r5, r7, lr}
 800296a:	b09c      	sub	sp, #112	; 0x70
 800296c:	af02      	add	r7, sp, #8
	static STORAGE_HEADER_t header;
	flash_init();
 800296e:	f006 fdd2 	bl	8009516 <flash_init>
	flash_read(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 8002972:	2210      	movs	r2, #16
 8002974:	4936      	ldr	r1, [pc, #216]	; (8002a50 <storage_init+0xe8>)
 8002976:	2000      	movs	r0, #0
 8002978:	f006 fdf2 	bl	8009560 <flash_read>
	if(header.magic == MAGIC_NUMBER) {
 800297c:	4b34      	ldr	r3, [pc, #208]	; (8002a50 <storage_init+0xe8>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a34      	ldr	r2, [pc, #208]	; (8002a54 <storage_init+0xec>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d149      	bne.n	8002a1a <storage_init+0xb2>
		used_subsectors = header.used;
 8002986:	4b32      	ldr	r3, [pc, #200]	; (8002a50 <storage_init+0xe8>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	4a33      	ldr	r2, [pc, #204]	; (8002a58 <storage_init+0xf0>)
 800298c:	6013      	str	r3, [r2, #0]
		if(used_subsectors > 1) {
 800298e:	4b32      	ldr	r3, [pc, #200]	; (8002a58 <storage_init+0xf0>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d93d      	bls.n	8002a12 <storage_init+0xaa>
			STORAGE_DATA_t data = {0};
 8002996:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800299a:	2220      	movs	r2, #32
 800299c:	2100      	movs	r1, #0
 800299e:	4618      	mov	r0, r3
 80029a0:	f009 f824 	bl	800b9ec <memset>
			STORAGE_DATA_t last_valid_data = {0};
 80029a4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80029a8:	2220      	movs	r2, #32
 80029aa:	2100      	movs	r1, #0
 80029ac:	4618      	mov	r0, r3
 80029ae:	f009 f81d 	bl	800b9ec <memset>
			uint32_t count = (used_subsectors-2)*SAMPLES_PER_SS;
 80029b2:	4b29      	ldr	r3, [pc, #164]	; (8002a58 <storage_init+0xf0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	3b02      	subs	r3, #2
 80029b8:	01db      	lsls	r3, r3, #7
 80029ba:	667b      	str	r3, [r7, #100]	; 0x64
			data = read_data(count);
 80029bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029c0:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 f878 	bl	8002ab8 <read_data>
			while(data.sample_id == count){
 80029c8:	e01a      	b.n	8002a00 <storage_init+0x98>
				last_valid_data = data;
 80029ca:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80029ce:	f107 0524 	add.w	r5, r7, #36	; 0x24
 80029d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029d6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80029da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
				data = read_data(++count);
 80029de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80029e0:	3301      	adds	r3, #1
 80029e2:	667b      	str	r3, [r7, #100]	; 0x64
 80029e4:	463b      	mov	r3, r7
 80029e6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80029e8:	4618      	mov	r0, r3
 80029ea:	f000 f865 	bl	8002ab8 <read_data>
 80029ee:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80029f2:	463d      	mov	r5, r7
 80029f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80029f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80029f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80029fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			while(data.sample_id == count){
 8002a00:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a02:	461a      	mov	r2, r3
 8002a04:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d0df      	beq.n	80029ca <storage_init+0x62>
			}

			data_counter = count;
 8002a0a:	4a14      	ldr	r2, [pc, #80]	; (8002a5c <storage_init+0xf4>)
 8002a0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a0e:	6013      	str	r3, [r2, #0]
 8002a10:	e009      	b.n	8002a26 <storage_init+0xbe>
		} else {
			data_counter = 0;
 8002a12:	4b12      	ldr	r3, [pc, #72]	; (8002a5c <storage_init+0xf4>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	e005      	b.n	8002a26 <storage_init+0xbe>
		}
	} else {
		write_header_used(1);
 8002a1a:	2001      	movs	r0, #1
 8002a1c:	f000 f828 	bl	8002a70 <write_header_used>
		data_counter = 0;
 8002a20:	4b0e      	ldr	r3, [pc, #56]	; (8002a5c <storage_init+0xf4>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]
	}
	record_active = 0;
 8002a26:	4b0e      	ldr	r3, [pc, #56]	; (8002a60 <storage_init+0xf8>)
 8002a28:	2200      	movs	r2, #0
 8002a2a:	701a      	strb	r2, [r3, #0]
	restart_required = 0;
 8002a2c:	4b0d      	ldr	r3, [pc, #52]	; (8002a64 <storage_init+0xfc>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	701a      	strb	r2, [r3, #0]
	storage_sem = xSemaphoreCreateBinaryStatic(&storage_sem_buffer);
 8002a32:	2303      	movs	r3, #3
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	4b0c      	ldr	r3, [pc, #48]	; (8002a68 <storage_init+0x100>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	2100      	movs	r1, #0
 8002a3c:	2001      	movs	r0, #1
 8002a3e:	f007 f8cd 	bl	8009bdc <xQueueGenericCreateStatic>
 8002a42:	4603      	mov	r3, r0
 8002a44:	4a09      	ldr	r2, [pc, #36]	; (8002a6c <storage_init+0x104>)
 8002a46:	6013      	str	r3, [r2, #0]
}
 8002a48:	bf00      	nop
 8002a4a:	3768      	adds	r7, #104	; 0x68
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002a50:	20001b2c 	.word	0x20001b2c
 8002a54:	cbe0c5e6 	.word	0xcbe0c5e6
 8002a58:	20001ad0 	.word	0x20001ad0
 8002a5c:	20001ad4 	.word	0x20001ad4
 8002a60:	20001ad8 	.word	0x20001ad8
 8002a64:	20001ad9 	.word	0x20001ad9
 8002a68:	20001ae4 	.word	0x20001ae4
 8002a6c:	20001ae0 	.word	0x20001ae0

08002a70 <write_header_used>:

}



static void write_header_used(uint32_t used) {
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
	static STORAGE_HEADER_t header;
	flash_read(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 8002a78:	2210      	movs	r2, #16
 8002a7a:	490c      	ldr	r1, [pc, #48]	; (8002aac <write_header_used+0x3c>)
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	f006 fd6f 	bl	8009560 <flash_read>
	flash_erase_subsector(HEADER_ADDR);
 8002a82:	2000      	movs	r0, #0
 8002a84:	f006 fe64 	bl	8009750 <flash_erase_subsector>
	header.magic = MAGIC_NUMBER;
 8002a88:	4b08      	ldr	r3, [pc, #32]	; (8002aac <write_header_used+0x3c>)
 8002a8a:	4a09      	ldr	r2, [pc, #36]	; (8002ab0 <write_header_used+0x40>)
 8002a8c:	601a      	str	r2, [r3, #0]
	header.used = used;
 8002a8e:	4a07      	ldr	r2, [pc, #28]	; (8002aac <write_header_used+0x3c>)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6053      	str	r3, [r2, #4]
	flash_write(HEADER_ADDR, (uint8_t *) &header, sizeof(STORAGE_HEADER_t));
 8002a94:	2210      	movs	r2, #16
 8002a96:	4905      	ldr	r1, [pc, #20]	; (8002aac <write_header_used+0x3c>)
 8002a98:	2000      	movs	r0, #0
 8002a9a:	f006 fde2 	bl	8009662 <flash_write>
	used_subsectors = used;
 8002a9e:	4a05      	ldr	r2, [pc, #20]	; (8002ab4 <write_header_used+0x44>)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6013      	str	r3, [r2, #0]
}
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20001b3c 	.word	0x20001b3c
 8002ab0:	cbe0c5e6 	.word	0xcbe0c5e6
 8002ab4:	20001ad0 	.word	0x20001ad0

08002ab8 <read_data>:



static STORAGE_DATA_t read_data(uint32_t id) {
 8002ab8:	b5b0      	push	{r4, r5, r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
	static STORAGE_DATA_t data;
	flash_read(ADDRESS(id), (uint8_t *) &data, sizeof(STORAGE_DATA_t));
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	3380      	adds	r3, #128	; 0x80
 8002ac6:	015b      	lsls	r3, r3, #5
 8002ac8:	2220      	movs	r2, #32
 8002aca:	4909      	ldr	r1, [pc, #36]	; (8002af0 <read_data+0x38>)
 8002acc:	4618      	mov	r0, r3
 8002ace:	f006 fd47 	bl	8009560 <flash_read>
	return data;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a06      	ldr	r2, [pc, #24]	; (8002af0 <read_data+0x38>)
 8002ad6:	461c      	mov	r4, r3
 8002ad8:	4615      	mov	r5, r2
 8002ada:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002adc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ade:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002ae2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002ae6:	6878      	ldr	r0, [r7, #4]
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bdb0      	pop	{r4, r5, r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20001b4c 	.word	0x20001b4c

08002af4 <storage_get_used>:
		flash_erase_subsector(addr);
	}
	flash_write(addr, (uint8_t *) &data, sizeof(STORAGE_DATA_t));
}

uint32_t storage_get_used() {
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
	return data_counter;
 8002af8:	4b03      	ldr	r3, [pc, #12]	; (8002b08 <storage_get_used+0x14>)
 8002afa:	681b      	ldr	r3, [r3, #0]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	20001ad4 	.word	0x20001ad4

08002b0c <storage_get_sample>:

void storage_get_sample(uint32_t id, void * dest) {
 8002b0c:	b5b0      	push	{r4, r5, r7, lr}
 8002b0e:	b08a      	sub	sp, #40	; 0x28
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6278      	str	r0, [r7, #36]	; 0x24
 8002b14:	6239      	str	r1, [r7, #32]
	*((STORAGE_DATA_t *)dest) = read_data(id);
 8002b16:	6a3c      	ldr	r4, [r7, #32]
 8002b18:	463b      	mov	r3, r7
 8002b1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7ff ffcb 	bl	8002ab8 <read_data>
 8002b22:	4625      	mov	r5, r4
 8002b24:	463c      	mov	r4, r7
 8002b26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b2a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002b2e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8002b32:	bf00      	nop
 8002b34:	3728      	adds	r7, #40	; 0x28
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002b3c <storage_disable>:

void storage_enable() {
	record_active = 1;
}

void storage_disable() {
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
	record_should_stop = STORAGE_AFTER_SAVE;
 8002b40:	4b04      	ldr	r3, [pc, #16]	; (8002b54 <storage_disable+0x18>)
 8002b42:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002b46:	601a      	str	r2, [r3, #0]
}
 8002b48:	bf00      	nop
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	20001adc 	.word	0x20001adc

08002b58 <storage_thread>:
		xSemaphoreGive(storage_sem);
	}
}


void storage_thread(void * arg) {
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]



	storage_init();
 8002b60:	f7ff ff02 	bl	8002968 <storage_init>




	for(;;) {
		last_time = time;
 8002b64:	4b1b      	ldr	r3, [pc, #108]	; (8002bd4 <storage_thread+0x7c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a1b      	ldr	r2, [pc, #108]	; (8002bd8 <storage_thread+0x80>)
 8002b6a:	6013      	str	r3, [r2, #0]
		time = HAL_GetTick();
 8002b6c:	f001 fa82 	bl	8004074 <HAL_GetTick>
 8002b70:	4603      	mov	r3, r0
 8002b72:	4a18      	ldr	r2, [pc, #96]	; (8002bd4 <storage_thread+0x7c>)
 8002b74:	6013      	str	r3, [r2, #0]
		if(restart_required) {
 8002b76:	4b19      	ldr	r3, [pc, #100]	; (8002bdc <storage_thread+0x84>)
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d008      	beq.n	8002b90 <storage_thread+0x38>
			write_header_used(1);
 8002b7e:	2001      	movs	r0, #1
 8002b80:	f7ff ff76 	bl	8002a70 <write_header_used>
			data_counter = 0;
 8002b84:	4b16      	ldr	r3, [pc, #88]	; (8002be0 <storage_thread+0x88>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]
			restart_required = 0;
 8002b8a:	4b14      	ldr	r3, [pc, #80]	; (8002bdc <storage_thread+0x84>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	701a      	strb	r2, [r3, #0]
		}
		if(record_should_stop) {
 8002b90:	4b14      	ldr	r3, [pc, #80]	; (8002be4 <storage_thread+0x8c>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d014      	beq.n	8002bc2 <storage_thread+0x6a>
			record_should_stop -= time-last_time;;
 8002b98:	4b0f      	ldr	r3, [pc, #60]	; (8002bd8 <storage_thread+0x80>)
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	4b0d      	ldr	r3, [pc, #52]	; (8002bd4 <storage_thread+0x7c>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	4a10      	ldr	r2, [pc, #64]	; (8002be4 <storage_thread+0x8c>)
 8002ba4:	6812      	ldr	r2, [r2, #0]
 8002ba6:	4413      	add	r3, r2
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4b0e      	ldr	r3, [pc, #56]	; (8002be4 <storage_thread+0x8c>)
 8002bac:	601a      	str	r2, [r3, #0]
			if(record_should_stop<=0){
 8002bae:	4b0d      	ldr	r3, [pc, #52]	; (8002be4 <storage_thread+0x8c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	dc05      	bgt.n	8002bc2 <storage_thread+0x6a>
				record_active=0;
 8002bb6:	4b0c      	ldr	r3, [pc, #48]	; (8002be8 <storage_thread+0x90>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	701a      	strb	r2, [r3, #0]
				record_should_stop=0;
 8002bbc:	4b09      	ldr	r3, [pc, #36]	; (8002be4 <storage_thread+0x8c>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	601a      	str	r2, [r3, #0]
			}
		}
		if(xSemaphoreTake(storage_sem, 0xffff) == pdTRUE) {
 8002bc2:	4b0a      	ldr	r3, [pc, #40]	; (8002bec <storage_thread+0x94>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f007 fa5a 	bl	800a084 <xQueueSemaphoreTake>
		last_time = time;
 8002bd0:	e7c8      	b.n	8002b64 <storage_thread+0xc>
 8002bd2:	bf00      	nop
 8002bd4:	20001b6c 	.word	0x20001b6c
 8002bd8:	20001b70 	.word	0x20001b70
 8002bdc:	20001ad9 	.word	0x20001ad9
 8002be0:	20001ad4 	.word	0x20001ad4
 8002be4:	20001adc 	.word	0x20001adc
 8002be8:	20001ad8 	.word	0x20001ad8
 8002bec:	20001ae0 	.word	0x20001ae0

08002bf0 <threads_init>:
 **********************/

/*
 * Create all the threads needed by the software
 */
void threads_init(void) {
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af04      	add	r7, sp, #16


	serial_global_init();
 8002bf6:	f7ff fdf9 	bl	80027ec <serial_global_init>
	static DEBUG_INST_t debug;
	debug_init(&debug);
 8002bfa:	4824      	ldr	r0, [pc, #144]	; (8002c8c <threads_init+0x9c>)
 8002bfc:	f7fe ffb2 	bl	8001b64 <debug_init>

	can_init();
 8002c00:	f7fd fe2a 	bl	8000858 <can_init>
	/*
	 * Storage thread
	 * lowest priority
	 */

	CREATE_THREAD(storage_handle, storage, storage_thread, STORAGE_SZ, STORAGE_PRIO);
 8002c04:	4b22      	ldr	r3, [pc, #136]	; (8002c90 <threads_init+0xa0>)
 8002c06:	9302      	str	r3, [sp, #8]
 8002c08:	4b22      	ldr	r3, [pc, #136]	; (8002c94 <threads_init+0xa4>)
 8002c0a:	9301      	str	r3, [sp, #4]
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	2300      	movs	r3, #0
 8002c12:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c16:	4920      	ldr	r1, [pc, #128]	; (8002c98 <threads_init+0xa8>)
 8002c18:	4820      	ldr	r0, [pc, #128]	; (8002c9c <threads_init+0xac>)
 8002c1a:	f007 fc41 	bl	800a4a0 <xTaskCreateStatic>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	4a1f      	ldr	r2, [pc, #124]	; (8002ca0 <threads_init+0xb0>)
 8002c22:	6013      	str	r3, [r2, #0]

	/*
	 *  Serial RX processing thread (Bottom half)
	 *  low priority
	 */
	CREATE_THREAD(serial_handle, serial, serial_thread, SERIAL_SZ, SERIAL_PRIO);
 8002c24:	4b1f      	ldr	r3, [pc, #124]	; (8002ca4 <threads_init+0xb4>)
 8002c26:	9302      	str	r3, [sp, #8]
 8002c28:	4b1f      	ldr	r3, [pc, #124]	; (8002ca8 <threads_init+0xb8>)
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	2305      	movs	r3, #5
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	2300      	movs	r3, #0
 8002c32:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c36:	491d      	ldr	r1, [pc, #116]	; (8002cac <threads_init+0xbc>)
 8002c38:	481d      	ldr	r0, [pc, #116]	; (8002cb0 <threads_init+0xc0>)
 8002c3a:	f007 fc31 	bl	800a4a0 <xTaskCreateStatic>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	4a1c      	ldr	r2, [pc, #112]	; (8002cb4 <threads_init+0xc4>)
 8002c42:	6013      	str	r3, [r2, #0]

	/*
	 *  Main control thread
	 *  Highest priority
	 */
	CREATE_THREAD(control_handle, control, control_thread, CONTROL_SZ, CONTROL_PRIO);
 8002c44:	4b1c      	ldr	r3, [pc, #112]	; (8002cb8 <threads_init+0xc8>)
 8002c46:	9302      	str	r3, [sp, #8]
 8002c48:	4b1c      	ldr	r3, [pc, #112]	; (8002cbc <threads_init+0xcc>)
 8002c4a:	9301      	str	r3, [sp, #4]
 8002c4c:	2306      	movs	r3, #6
 8002c4e:	9300      	str	r3, [sp, #0]
 8002c50:	2300      	movs	r3, #0
 8002c52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c56:	491a      	ldr	r1, [pc, #104]	; (8002cc0 <threads_init+0xd0>)
 8002c58:	481a      	ldr	r0, [pc, #104]	; (8002cc4 <threads_init+0xd4>)
 8002c5a:	f007 fc21 	bl	800a4a0 <xTaskCreateStatic>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	4a19      	ldr	r2, [pc, #100]	; (8002cc8 <threads_init+0xd8>)
 8002c62:	6013      	str	r3, [r2, #0]

	/*
	 *  CAN send thread
	 *  Highest priority
	 */
	CREATE_THREAD(can_send_handle, can_send, can_send_thread, CAN_SZ, CAN_PRIO);
 8002c64:	4b19      	ldr	r3, [pc, #100]	; (8002ccc <threads_init+0xdc>)
 8002c66:	9302      	str	r3, [sp, #8]
 8002c68:	4b19      	ldr	r3, [pc, #100]	; (8002cd0 <threads_init+0xe0>)
 8002c6a:	9301      	str	r3, [sp, #4]
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	9300      	str	r3, [sp, #0]
 8002c70:	2300      	movs	r3, #0
 8002c72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c76:	4917      	ldr	r1, [pc, #92]	; (8002cd4 <threads_init+0xe4>)
 8002c78:	4817      	ldr	r0, [pc, #92]	; (8002cd8 <threads_init+0xe8>)
 8002c7a:	f007 fc11 	bl	800a4a0 <xTaskCreateStatic>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	4a16      	ldr	r2, [pc, #88]	; (8002cdc <threads_init+0xec>)
 8002c82:	6013      	str	r3, [r2, #0]



}
 8002c84:	bf00      	nop
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	20001b84 	.word	0x20001b84
 8002c90:	20003fbc 	.word	0x20003fbc
 8002c94:	20002fbc 	.word	0x20002fbc
 8002c98:	0800ba14 	.word	0x0800ba14
 8002c9c:	08002b59 	.word	0x08002b59
 8002ca0:	20001b7c 	.word	0x20001b7c
 8002ca4:	20005014 	.word	0x20005014
 8002ca8:	20004014 	.word	0x20004014
 8002cac:	0800ba1c 	.word	0x0800ba1c
 8002cb0:	080028e1 	.word	0x080028e1
 8002cb4:	20001b78 	.word	0x20001b78
 8002cb8:	2000606c 	.word	0x2000606c
 8002cbc:	2000506c 	.word	0x2000506c
 8002cc0:	0800ba24 	.word	0x0800ba24
 8002cc4:	08001231 	.word	0x08001231
 8002cc8:	20001b74 	.word	0x20001b74
 8002ccc:	200070c4 	.word	0x200070c4
 8002cd0:	200060c4 	.word	0x200060c4
 8002cd4:	0800ba2c 	.word	0x0800ba2c
 8002cd8:	08000869 	.word	0x08000869
 8002cdc:	20001b80 	.word	0x20001b80

08002ce0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002ce4:	4b17      	ldr	r3, [pc, #92]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002ce6:	4a18      	ldr	r2, [pc, #96]	; (8002d48 <MX_CAN1_Init+0x68>)
 8002ce8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8002cea:	4b16      	ldr	r3, [pc, #88]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002cec:	2209      	movs	r2, #9
 8002cee:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002cf0:	4b14      	ldr	r3, [pc, #80]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002cf6:	4b13      	ldr	r3, [pc, #76]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8002cfc:	4b11      	ldr	r3, [pc, #68]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002cfe:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8002d02:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002d04:	4b0f      	ldr	r3, [pc, #60]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002d06:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002d0a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002d0c:	4b0d      	ldr	r3, [pc, #52]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002d12:	4b0c      	ldr	r3, [pc, #48]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002d18:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002d1e:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002d24:	4b07      	ldr	r3, [pc, #28]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002d30:	4804      	ldr	r0, [pc, #16]	; (8002d44 <MX_CAN1_Init+0x64>)
 8002d32:	f001 f9ab 	bl	800408c <HAL_CAN_Init>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002d3c:	f000 fa2c 	bl	8003198 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002d40:	bf00      	nop
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	20007900 	.word	0x20007900
 8002d48:	40006400 	.word	0x40006400

08002d4c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b08a      	sub	sp, #40	; 0x28
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d54:	f107 0314 	add.w	r3, r7, #20
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
 8002d5c:	605a      	str	r2, [r3, #4]
 8002d5e:	609a      	str	r2, [r3, #8]
 8002d60:	60da      	str	r2, [r3, #12]
 8002d62:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a2d      	ldr	r2, [pc, #180]	; (8002e20 <HAL_CAN_MspInit+0xd4>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d153      	bne.n	8002e16 <HAL_CAN_MspInit+0xca>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002d6e:	2300      	movs	r3, #0
 8002d70:	613b      	str	r3, [r7, #16]
 8002d72:	4b2c      	ldr	r3, [pc, #176]	; (8002e24 <HAL_CAN_MspInit+0xd8>)
 8002d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d76:	4a2b      	ldr	r2, [pc, #172]	; (8002e24 <HAL_CAN_MspInit+0xd8>)
 8002d78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d7e:	4b29      	ldr	r3, [pc, #164]	; (8002e24 <HAL_CAN_MspInit+0xd8>)
 8002d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d86:	613b      	str	r3, [r7, #16]
 8002d88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	4b25      	ldr	r3, [pc, #148]	; (8002e24 <HAL_CAN_MspInit+0xd8>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d92:	4a24      	ldr	r2, [pc, #144]	; (8002e24 <HAL_CAN_MspInit+0xd8>)
 8002d94:	f043 0301 	orr.w	r3, r3, #1
 8002d98:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9a:	4b22      	ldr	r3, [pc, #136]	; (8002e24 <HAL_CAN_MspInit+0xd8>)
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002da6:	2300      	movs	r3, #0
 8002da8:	60bb      	str	r3, [r7, #8]
 8002daa:	4b1e      	ldr	r3, [pc, #120]	; (8002e24 <HAL_CAN_MspInit+0xd8>)
 8002dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dae:	4a1d      	ldr	r2, [pc, #116]	; (8002e24 <HAL_CAN_MspInit+0xd8>)
 8002db0:	f043 0302 	orr.w	r3, r3, #2
 8002db4:	6313      	str	r3, [r2, #48]	; 0x30
 8002db6:	4b1b      	ldr	r3, [pc, #108]	; (8002e24 <HAL_CAN_MspInit+0xd8>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	60bb      	str	r3, [r7, #8]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
    /**CAN1 GPIO Configuration
    PA12     ------> CAN1_TX
    PB8     ------> CAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002dc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dc8:	2302      	movs	r3, #2
 8002dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002dd4:	2309      	movs	r3, #9
 8002dd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dd8:	f107 0314 	add.w	r3, r7, #20
 8002ddc:	4619      	mov	r1, r3
 8002dde:	4812      	ldr	r0, [pc, #72]	; (8002e28 <HAL_CAN_MspInit+0xdc>)
 8002de0:	f002 fce6 	bl	80057b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002de4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002de8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dea:	2302      	movs	r3, #2
 8002dec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dee:	2300      	movs	r3, #0
 8002df0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002df2:	2303      	movs	r3, #3
 8002df4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002df6:	2309      	movs	r3, #9
 8002df8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dfa:	f107 0314 	add.w	r3, r7, #20
 8002dfe:	4619      	mov	r1, r3
 8002e00:	480a      	ldr	r0, [pc, #40]	; (8002e2c <HAL_CAN_MspInit+0xe0>)
 8002e02:	f002 fcd5 	bl	80057b0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002e06:	2200      	movs	r2, #0
 8002e08:	2105      	movs	r1, #5
 8002e0a:	2014      	movs	r0, #20
 8002e0c:	f002 f8a4 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002e10:	2014      	movs	r0, #20
 8002e12:	f002 f8bd 	bl	8004f90 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8002e16:	bf00      	nop
 8002e18:	3728      	adds	r7, #40	; 0x28
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	40006400 	.word	0x40006400
 8002e24:	40023800 	.word	0x40023800
 8002e28:	40020000 	.word	0x40020000
 8002e2c:	40020400 	.word	0x40020400

08002e30 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002e36:	2300      	movs	r3, #0
 8002e38:	607b      	str	r3, [r7, #4]
 8002e3a:	4b27      	ldr	r3, [pc, #156]	; (8002ed8 <MX_DMA_Init+0xa8>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	4a26      	ldr	r2, [pc, #152]	; (8002ed8 <MX_DMA_Init+0xa8>)
 8002e40:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e44:	6313      	str	r3, [r2, #48]	; 0x30
 8002e46:	4b24      	ldr	r3, [pc, #144]	; (8002ed8 <MX_DMA_Init+0xa8>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e4e:	607b      	str	r3, [r7, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e52:	2300      	movs	r3, #0
 8002e54:	603b      	str	r3, [r7, #0]
 8002e56:	4b20      	ldr	r3, [pc, #128]	; (8002ed8 <MX_DMA_Init+0xa8>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	4a1f      	ldr	r2, [pc, #124]	; (8002ed8 <MX_DMA_Init+0xa8>)
 8002e5c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002e60:	6313      	str	r3, [r2, #48]	; 0x30
 8002e62:	4b1d      	ldr	r3, [pc, #116]	; (8002ed8 <MX_DMA_Init+0xa8>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e6a:	603b      	str	r3, [r7, #0]
 8002e6c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8002e6e:	2200      	movs	r2, #0
 8002e70:	2105      	movs	r1, #5
 8002e72:	200c      	movs	r0, #12
 8002e74:	f002 f870 	bl	8004f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002e78:	200c      	movs	r0, #12
 8002e7a:	f002 f889 	bl	8004f90 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8002e7e:	2200      	movs	r2, #0
 8002e80:	2105      	movs	r1, #5
 8002e82:	200e      	movs	r0, #14
 8002e84:	f002 f868 	bl	8004f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002e88:	200e      	movs	r0, #14
 8002e8a:	f002 f881 	bl	8004f90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002e8e:	2200      	movs	r2, #0
 8002e90:	2105      	movs	r1, #5
 8002e92:	203a      	movs	r0, #58	; 0x3a
 8002e94:	f002 f860 	bl	8004f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002e98:	203a      	movs	r0, #58	; 0x3a
 8002e9a:	f002 f879 	bl	8004f90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	2105      	movs	r1, #5
 8002ea2:	2044      	movs	r0, #68	; 0x44
 8002ea4:	f002 f858 	bl	8004f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8002ea8:	2044      	movs	r0, #68	; 0x44
 8002eaa:	f002 f871 	bl	8004f90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002eae:	2200      	movs	r2, #0
 8002eb0:	2105      	movs	r1, #5
 8002eb2:	2045      	movs	r0, #69	; 0x45
 8002eb4:	f002 f850 	bl	8004f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002eb8:	2045      	movs	r0, #69	; 0x45
 8002eba:	f002 f869 	bl	8004f90 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2105      	movs	r1, #5
 8002ec2:	2046      	movs	r0, #70	; 0x46
 8002ec4:	f002 f848 	bl	8004f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002ec8:	2046      	movs	r0, #70	; 0x46
 8002eca:	f002 f861 	bl	8004f90 <HAL_NVIC_EnableIRQ>

}
 8002ece:	bf00      	nop
 8002ed0:	3708      	adds	r7, #8
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40023800 	.word	0x40023800

08002edc <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8002edc:	b480      	push	{r7}
 8002ede:	af00      	add	r7, sp, #0
	TIM5->CR1 = 0b1;
 8002ee0:	4b03      	ldr	r3, [pc, #12]	; (8002ef0 <configureTimerForRunTimeStats+0x14>)
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	601a      	str	r2, [r3, #0]
}
 8002ee6:	bf00      	nop
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	40000c00 	.word	0x40000c00

08002ef4 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
return TIM5->CNT;
 8002ef8:	4b03      	ldr	r3, [pc, #12]	; (8002f08 <getRunTimeCounterValue+0x14>)
 8002efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	40000c00 	.word	0x40000c00

08002f0c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	4a07      	ldr	r2, [pc, #28]	; (8002f38 <vApplicationGetIdleTaskMemory+0x2c>)
 8002f1c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	4a06      	ldr	r2, [pc, #24]	; (8002f3c <vApplicationGetIdleTaskMemory+0x30>)
 8002f22:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2280      	movs	r2, #128	; 0x80
 8002f28:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002f2a:	bf00      	nop
 8002f2c:	3714      	adds	r7, #20
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	2000711c 	.word	0x2000711c
 8002f3c:	20007174 	.word	0x20007174

08002f40 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002f40:	b5b0      	push	{r4, r5, r7, lr}
 8002f42:	b088      	sub	sp, #32
 8002f44:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadStaticDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128, defaultTaskBuffer, &defaultTaskControlBlock);
 8002f46:	4b0a      	ldr	r3, [pc, #40]	; (8002f70 <MX_FREERTOS_Init+0x30>)
 8002f48:	1d3c      	adds	r4, r7, #4
 8002f4a:	461d      	mov	r5, r3
 8002f4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002f4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002f50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002f54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002f58:	1d3b      	adds	r3, r7, #4
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f006 fce8 	bl	8009932 <osThreadCreate>
 8002f62:	4603      	mov	r3, r0
 8002f64:	4a03      	ldr	r2, [pc, #12]	; (8002f74 <MX_FREERTOS_Init+0x34>)
 8002f66:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8002f68:	bf00      	nop
 8002f6a:	3720      	adds	r7, #32
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bdb0      	pop	{r4, r5, r7, pc}
 8002f70:	0800ba44 	.word	0x0800ba44
 8002f74:	20007928 	.word	0x20007928

08002f78 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002f80:	2001      	movs	r0, #1
 8002f82:	f006 fcfb 	bl	800997c <osDelay>
 8002f86:	e7fb      	b.n	8002f80 <StartDefaultTask+0x8>

08002f88 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b088      	sub	sp, #32
 8002f8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f8e:	f107 030c 	add.w	r3, r7, #12
 8002f92:	2200      	movs	r2, #0
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	605a      	str	r2, [r3, #4]
 8002f98:	609a      	str	r2, [r3, #8]
 8002f9a:	60da      	str	r2, [r3, #12]
 8002f9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	4b27      	ldr	r3, [pc, #156]	; (8003040 <MX_GPIO_Init+0xb8>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa6:	4a26      	ldr	r2, [pc, #152]	; (8003040 <MX_GPIO_Init+0xb8>)
 8002fa8:	f043 0301 	orr.w	r3, r3, #1
 8002fac:	6313      	str	r3, [r2, #48]	; 0x30
 8002fae:	4b24      	ldr	r3, [pc, #144]	; (8003040 <MX_GPIO_Init+0xb8>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	60bb      	str	r3, [r7, #8]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fba:	2300      	movs	r3, #0
 8002fbc:	607b      	str	r3, [r7, #4]
 8002fbe:	4b20      	ldr	r3, [pc, #128]	; (8003040 <MX_GPIO_Init+0xb8>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	4a1f      	ldr	r2, [pc, #124]	; (8003040 <MX_GPIO_Init+0xb8>)
 8002fc4:	f043 0304 	orr.w	r3, r3, #4
 8002fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fca:	4b1d      	ldr	r3, [pc, #116]	; (8003040 <MX_GPIO_Init+0xb8>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fce:	f003 0304 	and.w	r3, r3, #4
 8002fd2:	607b      	str	r3, [r7, #4]
 8002fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	603b      	str	r3, [r7, #0]
 8002fda:	4b19      	ldr	r3, [pc, #100]	; (8003040 <MX_GPIO_Init+0xb8>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	4a18      	ldr	r2, [pc, #96]	; (8003040 <MX_GPIO_Init+0xb8>)
 8002fe0:	f043 0302 	orr.w	r3, r3, #2
 8002fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe6:	4b16      	ldr	r3, [pc, #88]	; (8003040 <MX_GPIO_Init+0xb8>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fea:	f003 0302 	and.w	r3, r3, #2
 8002fee:	603b      	str	r3, [r7, #0]
 8002ff0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GLOBAL_EN_GPIO_Port, GLOBAL_EN_Pin, GPIO_PIN_RESET);
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ff8:	4812      	ldr	r0, [pc, #72]	; (8003044 <MX_GPIO_Init+0xbc>)
 8002ffa:	f002 fd6d 	bl	8005ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RUN_PG_Pin;
 8002ffe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003002:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003004:	2300      	movs	r3, #0
 8003006:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003008:	2300      	movs	r3, #0
 800300a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RUN_PG_GPIO_Port, &GPIO_InitStruct);
 800300c:	f107 030c 	add.w	r3, r7, #12
 8003010:	4619      	mov	r1, r3
 8003012:	480d      	ldr	r0, [pc, #52]	; (8003048 <MX_GPIO_Init+0xc0>)
 8003014:	f002 fbcc 	bl	80057b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GLOBAL_EN_Pin;
 8003018:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800301c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800301e:	2311      	movs	r3, #17
 8003020:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003022:	2300      	movs	r3, #0
 8003024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003026:	2300      	movs	r3, #0
 8003028:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GLOBAL_EN_GPIO_Port, &GPIO_InitStruct);
 800302a:	f107 030c 	add.w	r3, r7, #12
 800302e:	4619      	mov	r1, r3
 8003030:	4804      	ldr	r0, [pc, #16]	; (8003044 <MX_GPIO_Init+0xbc>)
 8003032:	f002 fbbd 	bl	80057b0 <HAL_GPIO_Init>

}
 8003036:	bf00      	nop
 8003038:	3720      	adds	r7, #32
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40023800 	.word	0x40023800
 8003044:	40020000 	.word	0x40020000
 8003048:	40020400 	.word	0x40020400

0800304c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003050:	f000 ffda 	bl	8004008 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003054:	f000 f822 	bl	800309c <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003058:	f7ff ff96 	bl	8002f88 <MX_GPIO_Init>
  MX_DMA_Init();
 800305c:	f7ff fee8 	bl	8002e30 <MX_DMA_Init>
  MX_TIM8_Init();
 8003060:	f000 fb68 	bl	8003734 <MX_TIM8_Init>
  MX_TIM2_Init();
 8003064:	f000 fa7e 	bl	8003564 <MX_TIM2_Init>
  MX_USART6_UART_Init();
 8003068:	f000 fd54 	bl	8003b14 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 800306c:	f000 fd28 	bl	8003ac0 <MX_USART3_UART_Init>
  MX_QUADSPI_Init();
 8003070:	f000 f89a 	bl	80031a8 <MX_QUADSPI_Init>
  MX_TIM3_Init();
 8003074:	f000 fac2 	bl	80035fc <MX_TIM3_Init>
  MX_CAN1_Init();
 8003078:	f7ff fe32 	bl	8002ce0 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 800307c:	f000 fcf6 	bl	8003a6c <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8003080:	f000 fb0a 	bl	8003698 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */



  threads_init();
 8003084:	f7ff fdb4 	bl	8002bf0 <threads_init>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8003088:	f7ff ff5a 	bl	8002f40 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 800308c:	f006 fc4a 	bl	8009924 <osKernelStart>



  while (1)
  {
	osDelay(1000);
 8003090:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003094:	f006 fc72 	bl	800997c <osDelay>
 8003098:	e7fa      	b.n	8003090 <main+0x44>
	...

0800309c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b094      	sub	sp, #80	; 0x50
 80030a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030a2:	f107 031c 	add.w	r3, r7, #28
 80030a6:	2234      	movs	r2, #52	; 0x34
 80030a8:	2100      	movs	r1, #0
 80030aa:	4618      	mov	r0, r3
 80030ac:	f008 fc9e 	bl	800b9ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030b0:	f107 0308 	add.w	r3, r7, #8
 80030b4:	2200      	movs	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	605a      	str	r2, [r3, #4]
 80030ba:	609a      	str	r2, [r3, #8]
 80030bc:	60da      	str	r2, [r3, #12]
 80030be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80030c0:	2300      	movs	r3, #0
 80030c2:	607b      	str	r3, [r7, #4]
 80030c4:	4b29      	ldr	r3, [pc, #164]	; (800316c <SystemClock_Config+0xd0>)
 80030c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c8:	4a28      	ldr	r2, [pc, #160]	; (800316c <SystemClock_Config+0xd0>)
 80030ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030ce:	6413      	str	r3, [r2, #64]	; 0x40
 80030d0:	4b26      	ldr	r3, [pc, #152]	; (800316c <SystemClock_Config+0xd0>)
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d8:	607b      	str	r3, [r7, #4]
 80030da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80030dc:	2300      	movs	r3, #0
 80030de:	603b      	str	r3, [r7, #0]
 80030e0:	4b23      	ldr	r3, [pc, #140]	; (8003170 <SystemClock_Config+0xd4>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80030e8:	4a21      	ldr	r2, [pc, #132]	; (8003170 <SystemClock_Config+0xd4>)
 80030ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030ee:	6013      	str	r3, [r2, #0]
 80030f0:	4b1f      	ldr	r3, [pc, #124]	; (8003170 <SystemClock_Config+0xd4>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80030f8:	603b      	str	r3, [r7, #0]
 80030fa:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80030fc:	2302      	movs	r3, #2
 80030fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003100:	2301      	movs	r3, #1
 8003102:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003104:	2310      	movs	r3, #16
 8003106:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003108:	2302      	movs	r3, #2
 800310a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800310c:	2300      	movs	r3, #0
 800310e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003110:	2308      	movs	r3, #8
 8003112:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 72;
 8003114:	2348      	movs	r3, #72	; 0x48
 8003116:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003118:	2302      	movs	r3, #2
 800311a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800311c:	2303      	movs	r3, #3
 800311e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003120:	2302      	movs	r3, #2
 8003122:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003124:	f107 031c 	add.w	r3, r7, #28
 8003128:	4618      	mov	r0, r3
 800312a:	f003 fef9 	bl	8006f20 <HAL_RCC_OscConfig>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003134:	f000 f830 	bl	8003198 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003138:	230f      	movs	r3, #15
 800313a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800313c:	2302      	movs	r3, #2
 800313e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003140:	2300      	movs	r3, #0
 8003142:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003144:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003148:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800314a:	2300      	movs	r3, #0
 800314c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800314e:	f107 0308 	add.w	r3, r7, #8
 8003152:	2102      	movs	r1, #2
 8003154:	4618      	mov	r0, r3
 8003156:	f003 fc3b 	bl	80069d0 <HAL_RCC_ClockConfig>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003160:	f000 f81a 	bl	8003198 <Error_Handler>
  }
}
 8003164:	bf00      	nop
 8003166:	3750      	adds	r7, #80	; 0x50
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	40023800 	.word	0x40023800
 8003170:	40007000 	.word	0x40007000

08003174 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a04      	ldr	r2, [pc, #16]	; (8003194 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d101      	bne.n	800318a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003186:	f000 ff61 	bl	800404c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	40010000 	.word	0x40010000

08003198 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800319c:	bf00      	nop
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
	...

080031a8 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 80031ac:	4b12      	ldr	r3, [pc, #72]	; (80031f8 <MX_QUADSPI_Init+0x50>)
 80031ae:	4a13      	ldr	r2, [pc, #76]	; (80031fc <MX_QUADSPI_Init+0x54>)
 80031b0:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 100;
 80031b2:	4b11      	ldr	r3, [pc, #68]	; (80031f8 <MX_QUADSPI_Init+0x50>)
 80031b4:	2264      	movs	r2, #100	; 0x64
 80031b6:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 80031b8:	4b0f      	ldr	r3, [pc, #60]	; (80031f8 <MX_QUADSPI_Init+0x50>)
 80031ba:	2201      	movs	r2, #1
 80031bc:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 80031be:	4b0e      	ldr	r3, [pc, #56]	; (80031f8 <MX_QUADSPI_Init+0x50>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 26;
 80031c4:	4b0c      	ldr	r3, [pc, #48]	; (80031f8 <MX_QUADSPI_Init+0x50>)
 80031c6:	221a      	movs	r2, #26
 80031c8:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80031ca:	4b0b      	ldr	r3, [pc, #44]	; (80031f8 <MX_QUADSPI_Init+0x50>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80031d0:	4b09      	ldr	r3, [pc, #36]	; (80031f8 <MX_QUADSPI_Init+0x50>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80031d6:	4b08      	ldr	r3, [pc, #32]	; (80031f8 <MX_QUADSPI_Init+0x50>)
 80031d8:	2200      	movs	r2, #0
 80031da:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80031dc:	4b06      	ldr	r3, [pc, #24]	; (80031f8 <MX_QUADSPI_Init+0x50>)
 80031de:	2200      	movs	r2, #0
 80031e0:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80031e2:	4805      	ldr	r0, [pc, #20]	; (80031f8 <MX_QUADSPI_Init+0x50>)
 80031e4:	f002 fc92 	bl	8005b0c <HAL_QSPI_Init>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80031ee:	f7ff ffd3 	bl	8003198 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80031f2:	bf00      	nop
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	20007b84 	.word	0x20007b84
 80031fc:	a0001000 	.word	0xa0001000

08003200 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b08a      	sub	sp, #40	; 0x28
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003208:	f107 0314 	add.w	r3, r7, #20
 800320c:	2200      	movs	r2, #0
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	605a      	str	r2, [r3, #4]
 8003212:	609a      	str	r2, [r3, #8]
 8003214:	60da      	str	r2, [r3, #12]
 8003216:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a34      	ldr	r2, [pc, #208]	; (80032f0 <HAL_QSPI_MspInit+0xf0>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d162      	bne.n	80032e8 <HAL_QSPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8003222:	2300      	movs	r3, #0
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	4b33      	ldr	r3, [pc, #204]	; (80032f4 <HAL_QSPI_MspInit+0xf4>)
 8003228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800322a:	4a32      	ldr	r2, [pc, #200]	; (80032f4 <HAL_QSPI_MspInit+0xf4>)
 800322c:	f043 0302 	orr.w	r3, r3, #2
 8003230:	6393      	str	r3, [r2, #56]	; 0x38
 8003232:	4b30      	ldr	r3, [pc, #192]	; (80032f4 <HAL_QSPI_MspInit+0xf4>)
 8003234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	613b      	str	r3, [r7, #16]
 800323c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800323e:	2300      	movs	r3, #0
 8003240:	60fb      	str	r3, [r7, #12]
 8003242:	4b2c      	ldr	r3, [pc, #176]	; (80032f4 <HAL_QSPI_MspInit+0xf4>)
 8003244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003246:	4a2b      	ldr	r2, [pc, #172]	; (80032f4 <HAL_QSPI_MspInit+0xf4>)
 8003248:	f043 0302 	orr.w	r3, r3, #2
 800324c:	6313      	str	r3, [r2, #48]	; 0x30
 800324e:	4b29      	ldr	r3, [pc, #164]	; (80032f4 <HAL_QSPI_MspInit+0xf4>)
 8003250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	60fb      	str	r3, [r7, #12]
 8003258:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800325a:	2300      	movs	r3, #0
 800325c:	60bb      	str	r3, [r7, #8]
 800325e:	4b25      	ldr	r3, [pc, #148]	; (80032f4 <HAL_QSPI_MspInit+0xf4>)
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	4a24      	ldr	r2, [pc, #144]	; (80032f4 <HAL_QSPI_MspInit+0xf4>)
 8003264:	f043 0304 	orr.w	r3, r3, #4
 8003268:	6313      	str	r3, [r2, #48]	; 0x30
 800326a:	4b22      	ldr	r3, [pc, #136]	; (80032f4 <HAL_QSPI_MspInit+0xf4>)
 800326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326e:	f003 0304 	and.w	r3, r3, #4
 8003272:	60bb      	str	r3, [r7, #8]
 8003274:	68bb      	ldr	r3, [r7, #8]
    PB2     ------> QUADSPI_CLK
    PC9     ------> QUADSPI_BK1_IO0
    PC10     ------> QUADSPI_BK1_IO1
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003276:	2304      	movs	r3, #4
 8003278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800327a:	2302      	movs	r3, #2
 800327c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327e:	2300      	movs	r3, #0
 8003280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003282:	2303      	movs	r3, #3
 8003284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8003286:	2309      	movs	r3, #9
 8003288:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800328a:	f107 0314 	add.w	r3, r7, #20
 800328e:	4619      	mov	r1, r3
 8003290:	4819      	ldr	r0, [pc, #100]	; (80032f8 <HAL_QSPI_MspInit+0xf8>)
 8003292:	f002 fa8d 	bl	80057b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003296:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800329a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800329c:	2302      	movs	r3, #2
 800329e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032a4:	2303      	movs	r3, #3
 80032a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80032a8:	2309      	movs	r3, #9
 80032aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032ac:	f107 0314 	add.w	r3, r7, #20
 80032b0:	4619      	mov	r1, r3
 80032b2:	4812      	ldr	r0, [pc, #72]	; (80032fc <HAL_QSPI_MspInit+0xfc>)
 80032b4:	f002 fa7c 	bl	80057b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80032b8:	2340      	movs	r3, #64	; 0x40
 80032ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032bc:	2302      	movs	r3, #2
 80032be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c0:	2300      	movs	r3, #0
 80032c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032c4:	2303      	movs	r3, #3
 80032c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QSPI;
 80032c8:	230a      	movs	r3, #10
 80032ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032cc:	f107 0314 	add.w	r3, r7, #20
 80032d0:	4619      	mov	r1, r3
 80032d2:	4809      	ldr	r0, [pc, #36]	; (80032f8 <HAL_QSPI_MspInit+0xf8>)
 80032d4:	f002 fa6c 	bl	80057b0 <HAL_GPIO_Init>

    /* QUADSPI interrupt Init */
    HAL_NVIC_SetPriority(QUADSPI_IRQn, 5, 0);
 80032d8:	2200      	movs	r2, #0
 80032da:	2105      	movs	r1, #5
 80032dc:	205c      	movs	r0, #92	; 0x5c
 80032de:	f001 fe3b 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(QUADSPI_IRQn);
 80032e2:	205c      	movs	r0, #92	; 0x5c
 80032e4:	f001 fe54 	bl	8004f90 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80032e8:	bf00      	nop
 80032ea:	3728      	adds	r7, #40	; 0x28
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	a0001000 	.word	0xa0001000
 80032f4:	40023800 	.word	0x40023800
 80032f8:	40020400 	.word	0x40020400
 80032fc:	40020800 	.word	0x40020800

08003300 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003306:	2300      	movs	r3, #0
 8003308:	607b      	str	r3, [r7, #4]
 800330a:	4b12      	ldr	r3, [pc, #72]	; (8003354 <HAL_MspInit+0x54>)
 800330c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800330e:	4a11      	ldr	r2, [pc, #68]	; (8003354 <HAL_MspInit+0x54>)
 8003310:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003314:	6453      	str	r3, [r2, #68]	; 0x44
 8003316:	4b0f      	ldr	r3, [pc, #60]	; (8003354 <HAL_MspInit+0x54>)
 8003318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800331a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800331e:	607b      	str	r3, [r7, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003322:	2300      	movs	r3, #0
 8003324:	603b      	str	r3, [r7, #0]
 8003326:	4b0b      	ldr	r3, [pc, #44]	; (8003354 <HAL_MspInit+0x54>)
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	4a0a      	ldr	r2, [pc, #40]	; (8003354 <HAL_MspInit+0x54>)
 800332c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003330:	6413      	str	r3, [r2, #64]	; 0x40
 8003332:	4b08      	ldr	r3, [pc, #32]	; (8003354 <HAL_MspInit+0x54>)
 8003334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800333a:	603b      	str	r3, [r7, #0]
 800333c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800333e:	2200      	movs	r2, #0
 8003340:	210f      	movs	r1, #15
 8003342:	f06f 0001 	mvn.w	r0, #1
 8003346:	f001 fe07 	bl	8004f58 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800334a:	bf00      	nop
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	40023800 	.word	0x40023800

08003358 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b08c      	sub	sp, #48	; 0x30
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003360:	2300      	movs	r3, #0
 8003362:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003364:	2300      	movs	r3, #0
 8003366:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8003368:	2200      	movs	r2, #0
 800336a:	6879      	ldr	r1, [r7, #4]
 800336c:	2019      	movs	r0, #25
 800336e:	f001 fdf3 	bl	8004f58 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003372:	2019      	movs	r0, #25
 8003374:	f001 fe0c 	bl	8004f90 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003378:	2300      	movs	r3, #0
 800337a:	60fb      	str	r3, [r7, #12]
 800337c:	4b1e      	ldr	r3, [pc, #120]	; (80033f8 <HAL_InitTick+0xa0>)
 800337e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003380:	4a1d      	ldr	r2, [pc, #116]	; (80033f8 <HAL_InitTick+0xa0>)
 8003382:	f043 0301 	orr.w	r3, r3, #1
 8003386:	6453      	str	r3, [r2, #68]	; 0x44
 8003388:	4b1b      	ldr	r3, [pc, #108]	; (80033f8 <HAL_InitTick+0xa0>)
 800338a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003394:	f107 0210 	add.w	r2, r7, #16
 8003398:	f107 0314 	add.w	r3, r7, #20
 800339c:	4611      	mov	r1, r2
 800339e:	4618      	mov	r0, r3
 80033a0:	f003 fc30 	bl	8006c04 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80033a4:	f003 fc1a 	bl	8006bdc <HAL_RCC_GetPCLK2Freq>
 80033a8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80033aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033ac:	4a13      	ldr	r2, [pc, #76]	; (80033fc <HAL_InitTick+0xa4>)
 80033ae:	fba2 2303 	umull	r2, r3, r2, r3
 80033b2:	0c9b      	lsrs	r3, r3, #18
 80033b4:	3b01      	subs	r3, #1
 80033b6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80033b8:	4b11      	ldr	r3, [pc, #68]	; (8003400 <HAL_InitTick+0xa8>)
 80033ba:	4a12      	ldr	r2, [pc, #72]	; (8003404 <HAL_InitTick+0xac>)
 80033bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80033be:	4b10      	ldr	r3, [pc, #64]	; (8003400 <HAL_InitTick+0xa8>)
 80033c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80033c4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80033c6:	4a0e      	ldr	r2, [pc, #56]	; (8003400 <HAL_InitTick+0xa8>)
 80033c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ca:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80033cc:	4b0c      	ldr	r3, [pc, #48]	; (8003400 <HAL_InitTick+0xa8>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033d2:	4b0b      	ldr	r3, [pc, #44]	; (8003400 <HAL_InitTick+0xa8>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80033d8:	4809      	ldr	r0, [pc, #36]	; (8003400 <HAL_InitTick+0xa8>)
 80033da:	f004 f83f 	bl	800745c <HAL_TIM_Base_Init>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d104      	bne.n	80033ee <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80033e4:	4806      	ldr	r0, [pc, #24]	; (8003400 <HAL_InitTick+0xa8>)
 80033e6:	f004 f889 	bl	80074fc <HAL_TIM_Base_Start_IT>
 80033ea:	4603      	mov	r3, r0
 80033ec:	e000      	b.n	80033f0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3730      	adds	r7, #48	; 0x30
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40023800 	.word	0x40023800
 80033fc:	431bde83 	.word	0x431bde83
 8003400:	20007bd0 	.word	0x20007bd0
 8003404:	40010000 	.word	0x40010000

08003408 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800340c:	bf00      	nop
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	af00      	add	r7, sp, #0
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */

	  led_set_color(LED_WHITE);
 800341a:	222f      	movs	r2, #47	; 0x2f
 800341c:	212f      	movs	r1, #47	; 0x2f
 800341e:	202f      	movs	r0, #47	; 0x2f
 8003420:	f7fe feca 	bl	80021b8 <led_set_color>
 8003424:	e7f9      	b.n	800341a <HardFault_Handler+0x4>

08003426 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003426:	b480      	push	{r7}
 8003428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800342a:	e7fe      	b.n	800342a <MemManage_Handler+0x4>

0800342c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003430:	e7fe      	b.n	8003430 <BusFault_Handler+0x4>

08003432 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003432:	b480      	push	{r7}
 8003434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003436:	e7fe      	b.n	8003436 <UsageFault_Handler+0x4>

08003438 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800343c:	bf00      	nop
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
	...

08003448 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800344c:	4802      	ldr	r0, [pc, #8]	; (8003458 <DMA1_Stream1_IRQHandler+0x10>)
 800344e:	f001 ff45 	bl	80052dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003452:	bf00      	nop
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	20007d98 	.word	0x20007d98

0800345c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003460:	4802      	ldr	r0, [pc, #8]	; (800346c <DMA1_Stream3_IRQHandler+0x10>)
 8003462:	f001 ff3b 	bl	80052dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003466:	bf00      	nop
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	20007e3c 	.word	0x20007e3c

08003470 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003474:	4802      	ldr	r0, [pc, #8]	; (8003480 <CAN1_RX0_IRQHandler+0x10>)
 8003476:	f001 fa88 	bl	800498a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800347a:	bf00      	nop
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	20007900 	.word	0x20007900

08003484 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003488:	4802      	ldr	r0, [pc, #8]	; (8003494 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800348a:	f004 f900 	bl	800768e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800348e:	bf00      	nop
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	20007bd0 	.word	0x20007bd0

08003498 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800349c:	4802      	ldr	r0, [pc, #8]	; (80034a8 <USART1_IRQHandler+0x10>)
 800349e:	f005 f993 	bl	80087c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80034a2:	bf00      	nop
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20007fbc 	.word	0x20007fbc

080034ac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80034b0:	4802      	ldr	r0, [pc, #8]	; (80034bc <USART3_IRQHandler+0x10>)
 80034b2:	f005 f989 	bl	80087c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80034b6:	bf00      	nop
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	20007df8 	.word	0x20007df8

080034c0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80034c4:	4802      	ldr	r0, [pc, #8]	; (80034d0 <DMA2_Stream2_IRQHandler+0x10>)
 80034c6:	f001 ff09 	bl	80052dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80034ca:	bf00      	nop
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	20007d38 	.word	0x20007d38

080034d4 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80034d8:	4802      	ldr	r0, [pc, #8]	; (80034e4 <DMA2_Stream5_IRQHandler+0x10>)
 80034da:	f001 feff 	bl	80052dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80034de:	bf00      	nop
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	20007f5c 	.word	0x20007f5c

080034e8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80034ec:	4802      	ldr	r0, [pc, #8]	; (80034f8 <DMA2_Stream6_IRQHandler+0x10>)
 80034ee:	f001 fef5 	bl	80052dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80034f2:	bf00      	nop
 80034f4:	bd80      	pop	{r7, pc}
 80034f6:	bf00      	nop
 80034f8:	20007efc 	.word	0x20007efc

080034fc <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003500:	4802      	ldr	r0, [pc, #8]	; (800350c <DMA2_Stream7_IRQHandler+0x10>)
 8003502:	f001 feeb 	bl	80052dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003506:	bf00      	nop
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	20007e9c 	.word	0x20007e9c

08003510 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003514:	4802      	ldr	r0, [pc, #8]	; (8003520 <USART6_IRQHandler+0x10>)
 8003516:	f005 f957 	bl	80087c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800351a:	bf00      	nop
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	20008000 	.word	0x20008000

08003524 <QUADSPI_IRQHandler>:

/**
  * @brief This function handles QUADSPI global interrupt.
  */
void QUADSPI_IRQHandler(void)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_IRQn 0 */

  /* USER CODE END QUADSPI_IRQn 0 */
  HAL_QSPI_IRQHandler(&hqspi);
 8003528:	4802      	ldr	r0, [pc, #8]	; (8003534 <QUADSPI_IRQHandler+0x10>)
 800352a:	f002 fb6b 	bl	8005c04 <HAL_QSPI_IRQHandler>
  /* USER CODE BEGIN QUADSPI_IRQn 1 */

  /* USER CODE END QUADSPI_IRQn 1 */
}
 800352e:	bf00      	nop
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	20007b84 	.word	0x20007b84

08003538 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003538:	b480      	push	{r7}
 800353a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800353c:	4b08      	ldr	r3, [pc, #32]	; (8003560 <SystemInit+0x28>)
 800353e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003542:	4a07      	ldr	r2, [pc, #28]	; (8003560 <SystemInit+0x28>)
 8003544:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003548:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800354c:	4b04      	ldr	r3, [pc, #16]	; (8003560 <SystemInit+0x28>)
 800354e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003552:	609a      	str	r2, [r3, #8]
#endif
}
 8003554:	bf00      	nop
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	e000ed00 	.word	0xe000ed00

08003564 <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800356a:	f107 0308 	add.w	r3, r7, #8
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
 8003572:	605a      	str	r2, [r3, #4]
 8003574:	609a      	str	r2, [r3, #8]
 8003576:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003578:	463b      	mov	r3, r7
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]
 800357e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003580:	4b1d      	ldr	r3, [pc, #116]	; (80035f8 <MX_TIM2_Init+0x94>)
 8003582:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003586:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49;
 8003588:	4b1b      	ldr	r3, [pc, #108]	; (80035f8 <MX_TIM2_Init+0x94>)
 800358a:	2231      	movs	r2, #49	; 0x31
 800358c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 800358e:	4b1a      	ldr	r3, [pc, #104]	; (80035f8 <MX_TIM2_Init+0x94>)
 8003590:	2210      	movs	r2, #16
 8003592:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8003594:	4b18      	ldr	r3, [pc, #96]	; (80035f8 <MX_TIM2_Init+0x94>)
 8003596:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800359a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800359c:	4b16      	ldr	r3, [pc, #88]	; (80035f8 <MX_TIM2_Init+0x94>)
 800359e:	2200      	movs	r2, #0
 80035a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80035a2:	4b15      	ldr	r3, [pc, #84]	; (80035f8 <MX_TIM2_Init+0x94>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80035a8:	4813      	ldr	r0, [pc, #76]	; (80035f8 <MX_TIM2_Init+0x94>)
 80035aa:	f003 ff57 	bl	800745c <HAL_TIM_Base_Init>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80035b4:	f7ff fdf0 	bl	8003198 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80035be:	f107 0308 	add.w	r3, r7, #8
 80035c2:	4619      	mov	r1, r3
 80035c4:	480c      	ldr	r0, [pc, #48]	; (80035f8 <MX_TIM2_Init+0x94>)
 80035c6:	f004 fa29 	bl	8007a1c <HAL_TIM_ConfigClockSource>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d001      	beq.n	80035d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80035d0:	f7ff fde2 	bl	8003198 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035d4:	2300      	movs	r3, #0
 80035d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035d8:	2300      	movs	r3, #0
 80035da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80035dc:	463b      	mov	r3, r7
 80035de:	4619      	mov	r1, r3
 80035e0:	4805      	ldr	r0, [pc, #20]	; (80035f8 <MX_TIM2_Init+0x94>)
 80035e2:	f004 feab 	bl	800833c <HAL_TIMEx_MasterConfigSynchronization>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80035ec:	f7ff fdd4 	bl	8003198 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80035f0:	bf00      	nop
 80035f2:	3718      	adds	r7, #24
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	20007cf0 	.word	0x20007cf0

080035fc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003602:	f107 0308 	add.w	r3, r7, #8
 8003606:	2200      	movs	r2, #0
 8003608:	601a      	str	r2, [r3, #0]
 800360a:	605a      	str	r2, [r3, #4]
 800360c:	609a      	str	r2, [r3, #8]
 800360e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003610:	463b      	mov	r3, r7
 8003612:	2200      	movs	r2, #0
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003618:	4b1d      	ldr	r3, [pc, #116]	; (8003690 <MX_TIM3_Init+0x94>)
 800361a:	4a1e      	ldr	r2, [pc, #120]	; (8003694 <MX_TIM3_Init+0x98>)
 800361c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800361e:	4b1c      	ldr	r3, [pc, #112]	; (8003690 <MX_TIM3_Init+0x94>)
 8003620:	2200      	movs	r2, #0
 8003622:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003624:	4b1a      	ldr	r3, [pc, #104]	; (8003690 <MX_TIM3_Init+0x94>)
 8003626:	2200      	movs	r2, #0
 8003628:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1125;
 800362a:	4b19      	ldr	r3, [pc, #100]	; (8003690 <MX_TIM3_Init+0x94>)
 800362c:	f240 4265 	movw	r2, #1125	; 0x465
 8003630:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003632:	4b17      	ldr	r3, [pc, #92]	; (8003690 <MX_TIM3_Init+0x94>)
 8003634:	2200      	movs	r2, #0
 8003636:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003638:	4b15      	ldr	r3, [pc, #84]	; (8003690 <MX_TIM3_Init+0x94>)
 800363a:	2200      	movs	r2, #0
 800363c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800363e:	4814      	ldr	r0, [pc, #80]	; (8003690 <MX_TIM3_Init+0x94>)
 8003640:	f003 ff0c 	bl	800745c <HAL_TIM_Base_Init>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800364a:	f7ff fda5 	bl	8003198 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800364e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003652:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003654:	f107 0308 	add.w	r3, r7, #8
 8003658:	4619      	mov	r1, r3
 800365a:	480d      	ldr	r0, [pc, #52]	; (8003690 <MX_TIM3_Init+0x94>)
 800365c:	f004 f9de 	bl	8007a1c <HAL_TIM_ConfigClockSource>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d001      	beq.n	800366a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003666:	f7ff fd97 	bl	8003198 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800366a:	2320      	movs	r3, #32
 800366c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800366e:	2300      	movs	r3, #0
 8003670:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003672:	463b      	mov	r3, r7
 8003674:	4619      	mov	r1, r3
 8003676:	4806      	ldr	r0, [pc, #24]	; (8003690 <MX_TIM3_Init+0x94>)
 8003678:	f004 fe60 	bl	800833c <HAL_TIMEx_MasterConfigSynchronization>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003682:	f7ff fd89 	bl	8003198 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003686:	bf00      	nop
 8003688:	3718      	adds	r7, #24
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	20007ca8 	.word	0x20007ca8
 8003694:	40000400 	.word	0x40000400

08003698 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800369e:	f107 0308 	add.w	r3, r7, #8
 80036a2:	2200      	movs	r2, #0
 80036a4:	601a      	str	r2, [r3, #0]
 80036a6:	605a      	str	r2, [r3, #4]
 80036a8:	609a      	str	r2, [r3, #8]
 80036aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036ac:	463b      	mov	r3, r7
 80036ae:	2200      	movs	r2, #0
 80036b0:	601a      	str	r2, [r3, #0]
 80036b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80036b4:	4b1d      	ldr	r3, [pc, #116]	; (800372c <MX_TIM5_Init+0x94>)
 80036b6:	4a1e      	ldr	r2, [pc, #120]	; (8003730 <MX_TIM5_Init+0x98>)
 80036b8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 7199;
 80036ba:	4b1c      	ldr	r3, [pc, #112]	; (800372c <MX_TIM5_Init+0x94>)
 80036bc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80036c0:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036c2:	4b1a      	ldr	r3, [pc, #104]	; (800372c <MX_TIM5_Init+0x94>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80036c8:	4b18      	ldr	r3, [pc, #96]	; (800372c <MX_TIM5_Init+0x94>)
 80036ca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036ce:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036d0:	4b16      	ldr	r3, [pc, #88]	; (800372c <MX_TIM5_Init+0x94>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036d6:	4b15      	ldr	r3, [pc, #84]	; (800372c <MX_TIM5_Init+0x94>)
 80036d8:	2200      	movs	r2, #0
 80036da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80036dc:	4813      	ldr	r0, [pc, #76]	; (800372c <MX_TIM5_Init+0x94>)
 80036de:	f003 febd 	bl	800745c <HAL_TIM_Base_Init>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80036e8:	f7ff fd56 	bl	8003198 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80036ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80036f2:	f107 0308 	add.w	r3, r7, #8
 80036f6:	4619      	mov	r1, r3
 80036f8:	480c      	ldr	r0, [pc, #48]	; (800372c <MX_TIM5_Init+0x94>)
 80036fa:	f004 f98f 	bl	8007a1c <HAL_TIM_ConfigClockSource>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003704:	f7ff fd48 	bl	8003198 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003708:	2300      	movs	r3, #0
 800370a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800370c:	2300      	movs	r3, #0
 800370e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003710:	463b      	mov	r3, r7
 8003712:	4619      	mov	r1, r3
 8003714:	4805      	ldr	r0, [pc, #20]	; (800372c <MX_TIM5_Init+0x94>)
 8003716:	f004 fe11 	bl	800833c <HAL_TIMEx_MasterConfigSynchronization>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d001      	beq.n	8003724 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003720:	f7ff fd3a 	bl	8003198 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003724:	bf00      	nop
 8003726:	3718      	adds	r7, #24
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	20007c60 	.word	0x20007c60
 8003730:	40000c00 	.word	0x40000c00

08003734 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b096      	sub	sp, #88	; 0x58
 8003738:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800373a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800373e:	2200      	movs	r2, #0
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	605a      	str	r2, [r3, #4]
 8003744:	609a      	str	r2, [r3, #8]
 8003746:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003748:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800374c:	2200      	movs	r2, #0
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003752:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	605a      	str	r2, [r3, #4]
 800375c:	609a      	str	r2, [r3, #8]
 800375e:	60da      	str	r2, [r3, #12]
 8003760:	611a      	str	r2, [r3, #16]
 8003762:	615a      	str	r2, [r3, #20]
 8003764:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003766:	1d3b      	adds	r3, r7, #4
 8003768:	2220      	movs	r2, #32
 800376a:	2100      	movs	r1, #0
 800376c:	4618      	mov	r0, r3
 800376e:	f008 f93d 	bl	800b9ec <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003772:	4b4b      	ldr	r3, [pc, #300]	; (80038a0 <MX_TIM8_Init+0x16c>)
 8003774:	4a4b      	ldr	r2, [pc, #300]	; (80038a4 <MX_TIM8_Init+0x170>)
 8003776:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003778:	4b49      	ldr	r3, [pc, #292]	; (80038a0 <MX_TIM8_Init+0x16c>)
 800377a:	2200      	movs	r2, #0
 800377c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800377e:	4b48      	ldr	r3, [pc, #288]	; (80038a0 <MX_TIM8_Init+0x16c>)
 8003780:	2200      	movs	r2, #0
 8003782:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 255;
 8003784:	4b46      	ldr	r3, [pc, #280]	; (80038a0 <MX_TIM8_Init+0x16c>)
 8003786:	22ff      	movs	r2, #255	; 0xff
 8003788:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800378a:	4b45      	ldr	r3, [pc, #276]	; (80038a0 <MX_TIM8_Init+0x16c>)
 800378c:	2200      	movs	r2, #0
 800378e:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003790:	4b43      	ldr	r3, [pc, #268]	; (80038a0 <MX_TIM8_Init+0x16c>)
 8003792:	2200      	movs	r2, #0
 8003794:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003796:	4b42      	ldr	r3, [pc, #264]	; (80038a0 <MX_TIM8_Init+0x16c>)
 8003798:	2200      	movs	r2, #0
 800379a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800379c:	4840      	ldr	r0, [pc, #256]	; (80038a0 <MX_TIM8_Init+0x16c>)
 800379e:	f003 fe5d 	bl	800745c <HAL_TIM_Base_Init>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d001      	beq.n	80037ac <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 80037a8:	f7ff fcf6 	bl	8003198 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80037ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80037b0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80037b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80037b6:	4619      	mov	r1, r3
 80037b8:	4839      	ldr	r0, [pc, #228]	; (80038a0 <MX_TIM8_Init+0x16c>)
 80037ba:	f004 f92f 	bl	8007a1c <HAL_TIM_ConfigClockSource>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 80037c4:	f7ff fce8 	bl	8003198 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80037c8:	4835      	ldr	r0, [pc, #212]	; (80038a0 <MX_TIM8_Init+0x16c>)
 80037ca:	f003 ff07 	bl	80075dc <HAL_TIM_PWM_Init>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d001      	beq.n	80037d8 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80037d4:	f7ff fce0 	bl	8003198 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037d8:	2300      	movs	r3, #0
 80037da:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037dc:	2300      	movs	r3, #0
 80037de:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80037e0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80037e4:	4619      	mov	r1, r3
 80037e6:	482e      	ldr	r0, [pc, #184]	; (80038a0 <MX_TIM8_Init+0x16c>)
 80037e8:	f004 fda8 	bl	800833c <HAL_TIMEx_MasterConfigSynchronization>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80037f2:	f7ff fcd1 	bl	8003198 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037f6:	2360      	movs	r3, #96	; 0x60
 80037f8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 128;
 80037fa:	2380      	movs	r3, #128	; 0x80
 80037fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037fe:	2300      	movs	r3, #0
 8003800:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8003802:	2308      	movs	r3, #8
 8003804:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003806:	2300      	movs	r3, #0
 8003808:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800380a:	2300      	movs	r3, #0
 800380c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800380e:	2300      	movs	r3, #0
 8003810:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003812:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003816:	2200      	movs	r2, #0
 8003818:	4619      	mov	r1, r3
 800381a:	4821      	ldr	r0, [pc, #132]	; (80038a0 <MX_TIM8_Init+0x16c>)
 800381c:	f004 f840 	bl	80078a0 <HAL_TIM_PWM_ConfigChannel>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8003826:	f7ff fcb7 	bl	8003198 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800382a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800382e:	2204      	movs	r2, #4
 8003830:	4619      	mov	r1, r3
 8003832:	481b      	ldr	r0, [pc, #108]	; (80038a0 <MX_TIM8_Init+0x16c>)
 8003834:	f004 f834 	bl	80078a0 <HAL_TIM_PWM_ConfigChannel>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 800383e:	f7ff fcab 	bl	8003198 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8003842:	2300      	movs	r3, #0
 8003844:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003846:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800384a:	2208      	movs	r2, #8
 800384c:	4619      	mov	r1, r3
 800384e:	4814      	ldr	r0, [pc, #80]	; (80038a0 <MX_TIM8_Init+0x16c>)
 8003850:	f004 f826 	bl	80078a0 <HAL_TIM_PWM_ConfigChannel>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 800385a:	f7ff fc9d 	bl	8003198 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800385e:	2300      	movs	r3, #0
 8003860:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003862:	2300      	movs	r3, #0
 8003864:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003866:	2300      	movs	r3, #0
 8003868:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800386a:	2300      	movs	r3, #0
 800386c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003872:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003876:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003878:	2300      	movs	r3, #0
 800387a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800387c:	1d3b      	adds	r3, r7, #4
 800387e:	4619      	mov	r1, r3
 8003880:	4807      	ldr	r0, [pc, #28]	; (80038a0 <MX_TIM8_Init+0x16c>)
 8003882:	f004 fdd7 	bl	8008434 <HAL_TIMEx_ConfigBreakDeadTime>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <MX_TIM8_Init+0x15c>
  {
    Error_Handler();
 800388c:	f7ff fc84 	bl	8003198 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003890:	4803      	ldr	r0, [pc, #12]	; (80038a0 <MX_TIM8_Init+0x16c>)
 8003892:	f000 f891 	bl	80039b8 <HAL_TIM_MspPostInit>

}
 8003896:	bf00      	nop
 8003898:	3758      	adds	r7, #88	; 0x58
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	20007c18 	.word	0x20007c18
 80038a4:	40010400 	.word	0x40010400

080038a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b08c      	sub	sp, #48	; 0x30
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038b0:	f107 031c 	add.w	r3, r7, #28
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]
 80038b8:	605a      	str	r2, [r3, #4]
 80038ba:	609a      	str	r2, [r3, #8]
 80038bc:	60da      	str	r2, [r3, #12]
 80038be:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038c8:	d10e      	bne.n	80038e8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80038ca:	2300      	movs	r3, #0
 80038cc:	61bb      	str	r3, [r7, #24]
 80038ce:	4b35      	ldr	r3, [pc, #212]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 80038d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d2:	4a34      	ldr	r2, [pc, #208]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 80038d4:	f043 0301 	orr.w	r3, r3, #1
 80038d8:	6413      	str	r3, [r2, #64]	; 0x40
 80038da:	4b32      	ldr	r3, [pc, #200]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	61bb      	str	r3, [r7, #24]
 80038e4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80038e6:	e058      	b.n	800399a <HAL_TIM_Base_MspInit+0xf2>
  else if(tim_baseHandle->Instance==TIM3)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a2e      	ldr	r2, [pc, #184]	; (80039a8 <HAL_TIM_Base_MspInit+0x100>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d10e      	bne.n	8003910 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80038f2:	2300      	movs	r3, #0
 80038f4:	617b      	str	r3, [r7, #20]
 80038f6:	4b2b      	ldr	r3, [pc, #172]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 80038f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fa:	4a2a      	ldr	r2, [pc, #168]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 80038fc:	f043 0302 	orr.w	r3, r3, #2
 8003900:	6413      	str	r3, [r2, #64]	; 0x40
 8003902:	4b28      	ldr	r3, [pc, #160]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	617b      	str	r3, [r7, #20]
 800390c:	697b      	ldr	r3, [r7, #20]
}
 800390e:	e044      	b.n	800399a <HAL_TIM_Base_MspInit+0xf2>
  else if(tim_baseHandle->Instance==TIM5)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a25      	ldr	r2, [pc, #148]	; (80039ac <HAL_TIM_Base_MspInit+0x104>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d12c      	bne.n	8003974 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800391a:	2300      	movs	r3, #0
 800391c:	613b      	str	r3, [r7, #16]
 800391e:	4b21      	ldr	r3, [pc, #132]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	4a20      	ldr	r2, [pc, #128]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003924:	f043 0308 	orr.w	r3, r3, #8
 8003928:	6413      	str	r3, [r2, #64]	; 0x40
 800392a:	4b1e      	ldr	r3, [pc, #120]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 800392c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392e:	f003 0308 	and.w	r3, r3, #8
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003936:	2300      	movs	r3, #0
 8003938:	60fb      	str	r3, [r7, #12]
 800393a:	4b1a      	ldr	r3, [pc, #104]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 800393c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800393e:	4a19      	ldr	r2, [pc, #100]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003940:	f043 0301 	orr.w	r3, r3, #1
 8003944:	6313      	str	r3, [r2, #48]	; 0x30
 8003946:	4b17      	ldr	r3, [pc, #92]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8003952:	230f      	movs	r3, #15
 8003954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003956:	2302      	movs	r3, #2
 8003958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395a:	2300      	movs	r3, #0
 800395c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800395e:	2300      	movs	r3, #0
 8003960:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003962:	2302      	movs	r3, #2
 8003964:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003966:	f107 031c 	add.w	r3, r7, #28
 800396a:	4619      	mov	r1, r3
 800396c:	4810      	ldr	r0, [pc, #64]	; (80039b0 <HAL_TIM_Base_MspInit+0x108>)
 800396e:	f001 ff1f 	bl	80057b0 <HAL_GPIO_Init>
}
 8003972:	e012      	b.n	800399a <HAL_TIM_Base_MspInit+0xf2>
  else if(tim_baseHandle->Instance==TIM8)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a0e      	ldr	r2, [pc, #56]	; (80039b4 <HAL_TIM_Base_MspInit+0x10c>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d10d      	bne.n	800399a <HAL_TIM_Base_MspInit+0xf2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800397e:	2300      	movs	r3, #0
 8003980:	60bb      	str	r3, [r7, #8]
 8003982:	4b08      	ldr	r3, [pc, #32]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003986:	4a07      	ldr	r2, [pc, #28]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003988:	f043 0302 	orr.w	r3, r3, #2
 800398c:	6453      	str	r3, [r2, #68]	; 0x44
 800398e:	4b05      	ldr	r3, [pc, #20]	; (80039a4 <HAL_TIM_Base_MspInit+0xfc>)
 8003990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	60bb      	str	r3, [r7, #8]
 8003998:	68bb      	ldr	r3, [r7, #8]
}
 800399a:	bf00      	nop
 800399c:	3730      	adds	r7, #48	; 0x30
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40023800 	.word	0x40023800
 80039a8:	40000400 	.word	0x40000400
 80039ac:	40000c00 	.word	0x40000c00
 80039b0:	40020000 	.word	0x40020000
 80039b4:	40010400 	.word	0x40010400

080039b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b08a      	sub	sp, #40	; 0x28
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c0:	f107 0314 	add.w	r3, r7, #20
 80039c4:	2200      	movs	r2, #0
 80039c6:	601a      	str	r2, [r3, #0]
 80039c8:	605a      	str	r2, [r3, #4]
 80039ca:	609a      	str	r2, [r3, #8]
 80039cc:	60da      	str	r2, [r3, #12]
 80039ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a21      	ldr	r2, [pc, #132]	; (8003a5c <HAL_TIM_MspPostInit+0xa4>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d13c      	bne.n	8003a54 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039da:	2300      	movs	r3, #0
 80039dc:	613b      	str	r3, [r7, #16]
 80039de:	4b20      	ldr	r3, [pc, #128]	; (8003a60 <HAL_TIM_MspPostInit+0xa8>)
 80039e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e2:	4a1f      	ldr	r2, [pc, #124]	; (8003a60 <HAL_TIM_MspPostInit+0xa8>)
 80039e4:	f043 0301 	orr.w	r3, r3, #1
 80039e8:	6313      	str	r3, [r2, #48]	; 0x30
 80039ea:	4b1d      	ldr	r3, [pc, #116]	; (8003a60 <HAL_TIM_MspPostInit+0xa8>)
 80039ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	613b      	str	r3, [r7, #16]
 80039f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039f6:	2300      	movs	r3, #0
 80039f8:	60fb      	str	r3, [r7, #12]
 80039fa:	4b19      	ldr	r3, [pc, #100]	; (8003a60 <HAL_TIM_MspPostInit+0xa8>)
 80039fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fe:	4a18      	ldr	r2, [pc, #96]	; (8003a60 <HAL_TIM_MspPostInit+0xa8>)
 8003a00:	f043 0302 	orr.w	r3, r3, #2
 8003a04:	6313      	str	r3, [r2, #48]	; 0x30
 8003a06:	4b16      	ldr	r3, [pc, #88]	; (8003a60 <HAL_TIM_MspPostInit+0xa8>)
 8003a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	60fb      	str	r3, [r7, #12]
 8003a10:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PA7     ------> TIM8_CH1N
    PB14     ------> TIM8_CH2N
    PB15     ------> TIM8_CH3N
    */
    GPIO_InitStruct.Pin = LED_RED_Pin;
 8003a12:	2380      	movs	r3, #128	; 0x80
 8003a14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a16:	2302      	movs	r3, #2
 8003a18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003a22:	2303      	movs	r3, #3
 8003a24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 8003a26:	f107 0314 	add.w	r3, r7, #20
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	480d      	ldr	r0, [pc, #52]	; (8003a64 <HAL_TIM_MspPostInit+0xac>)
 8003a2e:	f001 febf 	bl	80057b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_BLUE_Pin;
 8003a32:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003a36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a38:	2302      	movs	r3, #2
 8003a3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a40:	2300      	movs	r3, #0
 8003a42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003a44:	2303      	movs	r3, #3
 8003a46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a48:	f107 0314 	add.w	r3, r7, #20
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4806      	ldr	r0, [pc, #24]	; (8003a68 <HAL_TIM_MspPostInit+0xb0>)
 8003a50:	f001 feae 	bl	80057b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003a54:	bf00      	nop
 8003a56:	3728      	adds	r7, #40	; 0x28
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	40010400 	.word	0x40010400
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40020000 	.word	0x40020000
 8003a68:	40020400 	.word	0x40020400

08003a6c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart6_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003a70:	4b11      	ldr	r3, [pc, #68]	; (8003ab8 <MX_USART1_UART_Init+0x4c>)
 8003a72:	4a12      	ldr	r2, [pc, #72]	; (8003abc <MX_USART1_UART_Init+0x50>)
 8003a74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003a76:	4b10      	ldr	r3, [pc, #64]	; (8003ab8 <MX_USART1_UART_Init+0x4c>)
 8003a78:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003a7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a7e:	4b0e      	ldr	r3, [pc, #56]	; (8003ab8 <MX_USART1_UART_Init+0x4c>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003a84:	4b0c      	ldr	r3, [pc, #48]	; (8003ab8 <MX_USART1_UART_Init+0x4c>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003a8a:	4b0b      	ldr	r3, [pc, #44]	; (8003ab8 <MX_USART1_UART_Init+0x4c>)
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a90:	4b09      	ldr	r3, [pc, #36]	; (8003ab8 <MX_USART1_UART_Init+0x4c>)
 8003a92:	220c      	movs	r2, #12
 8003a94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a96:	4b08      	ldr	r3, [pc, #32]	; (8003ab8 <MX_USART1_UART_Init+0x4c>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a9c:	4b06      	ldr	r3, [pc, #24]	; (8003ab8 <MX_USART1_UART_Init+0x4c>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	61da      	str	r2, [r3, #28]
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8003aa2:	4805      	ldr	r0, [pc, #20]	; (8003ab8 <MX_USART1_UART_Init+0x4c>)
 8003aa4:	f004 fd9e 	bl	80085e4 <HAL_HalfDuplex_Init>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003aae:	f7ff fb73 	bl	8003198 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003ab2:	bf00      	nop
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	20007fbc 	.word	0x20007fbc
 8003abc:	40011000 	.word	0x40011000

08003ac0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003ac4:	4b11      	ldr	r3, [pc, #68]	; (8003b0c <MX_USART3_UART_Init+0x4c>)
 8003ac6:	4a12      	ldr	r2, [pc, #72]	; (8003b10 <MX_USART3_UART_Init+0x50>)
 8003ac8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003aca:	4b10      	ldr	r3, [pc, #64]	; (8003b0c <MX_USART3_UART_Init+0x4c>)
 8003acc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003ad0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003ad2:	4b0e      	ldr	r3, [pc, #56]	; (8003b0c <MX_USART3_UART_Init+0x4c>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003ad8:	4b0c      	ldr	r3, [pc, #48]	; (8003b0c <MX_USART3_UART_Init+0x4c>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003ade:	4b0b      	ldr	r3, [pc, #44]	; (8003b0c <MX_USART3_UART_Init+0x4c>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003ae4:	4b09      	ldr	r3, [pc, #36]	; (8003b0c <MX_USART3_UART_Init+0x4c>)
 8003ae6:	220c      	movs	r2, #12
 8003ae8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003aea:	4b08      	ldr	r3, [pc, #32]	; (8003b0c <MX_USART3_UART_Init+0x4c>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003af0:	4b06      	ldr	r3, [pc, #24]	; (8003b0c <MX_USART3_UART_Init+0x4c>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003af6:	4805      	ldr	r0, [pc, #20]	; (8003b0c <MX_USART3_UART_Init+0x4c>)
 8003af8:	f004 fd27 	bl	800854a <HAL_UART_Init>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003b02:	f7ff fb49 	bl	8003198 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003b06:	bf00      	nop
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	20007df8 	.word	0x20007df8
 8003b10:	40004800 	.word	0x40004800

08003b14 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003b18:	4b11      	ldr	r3, [pc, #68]	; (8003b60 <MX_USART6_UART_Init+0x4c>)
 8003b1a:	4a12      	ldr	r2, [pc, #72]	; (8003b64 <MX_USART6_UART_Init+0x50>)
 8003b1c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8003b1e:	4b10      	ldr	r3, [pc, #64]	; (8003b60 <MX_USART6_UART_Init+0x4c>)
 8003b20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003b24:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8003b26:	4b0e      	ldr	r3, [pc, #56]	; (8003b60 <MX_USART6_UART_Init+0x4c>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003b2c:	4b0c      	ldr	r3, [pc, #48]	; (8003b60 <MX_USART6_UART_Init+0x4c>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8003b32:	4b0b      	ldr	r3, [pc, #44]	; (8003b60 <MX_USART6_UART_Init+0x4c>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003b38:	4b09      	ldr	r3, [pc, #36]	; (8003b60 <MX_USART6_UART_Init+0x4c>)
 8003b3a:	220c      	movs	r2, #12
 8003b3c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003b3e:	4b08      	ldr	r3, [pc, #32]	; (8003b60 <MX_USART6_UART_Init+0x4c>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8003b44:	4b06      	ldr	r3, [pc, #24]	; (8003b60 <MX_USART6_UART_Init+0x4c>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003b4a:	4805      	ldr	r0, [pc, #20]	; (8003b60 <MX_USART6_UART_Init+0x4c>)
 8003b4c:	f004 fcfd 	bl	800854a <HAL_UART_Init>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8003b56:	f7ff fb1f 	bl	8003198 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003b5a:	bf00      	nop
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	20008000 	.word	0x20008000
 8003b64:	40011400 	.word	0x40011400

08003b68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b08e      	sub	sp, #56	; 0x38
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b74:	2200      	movs	r2, #0
 8003b76:	601a      	str	r2, [r3, #0]
 8003b78:	605a      	str	r2, [r3, #4]
 8003b7a:	609a      	str	r2, [r3, #8]
 8003b7c:	60da      	str	r2, [r3, #12]
 8003b7e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a4b      	ldr	r2, [pc, #300]	; (8003cb4 <HAL_UART_MspInit+0x14c>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	f040 80a2 	bne.w	8003cd0 <HAL_UART_MspInit+0x168>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	623b      	str	r3, [r7, #32]
 8003b90:	4b49      	ldr	r3, [pc, #292]	; (8003cb8 <HAL_UART_MspInit+0x150>)
 8003b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b94:	4a48      	ldr	r2, [pc, #288]	; (8003cb8 <HAL_UART_MspInit+0x150>)
 8003b96:	f043 0310 	orr.w	r3, r3, #16
 8003b9a:	6453      	str	r3, [r2, #68]	; 0x44
 8003b9c:	4b46      	ldr	r3, [pc, #280]	; (8003cb8 <HAL_UART_MspInit+0x150>)
 8003b9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba0:	f003 0310 	and.w	r3, r3, #16
 8003ba4:	623b      	str	r3, [r7, #32]
 8003ba6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ba8:	2300      	movs	r3, #0
 8003baa:	61fb      	str	r3, [r7, #28]
 8003bac:	4b42      	ldr	r3, [pc, #264]	; (8003cb8 <HAL_UART_MspInit+0x150>)
 8003bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb0:	4a41      	ldr	r2, [pc, #260]	; (8003cb8 <HAL_UART_MspInit+0x150>)
 8003bb2:	f043 0301 	orr.w	r3, r3, #1
 8003bb6:	6313      	str	r3, [r2, #48]	; 0x30
 8003bb8:	4b3f      	ldr	r3, [pc, #252]	; (8003cb8 <HAL_UART_MspInit+0x150>)
 8003bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbc:	f003 0301 	and.w	r3, r3, #1
 8003bc0:	61fb      	str	r3, [r7, #28]
 8003bc2:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = SERVO_TX_Pin;
 8003bc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003bc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003bca:	2312      	movs	r3, #18
 8003bcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003bd6:	2307      	movs	r3, #7
 8003bd8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SERVO_TX_GPIO_Port, &GPIO_InitStruct);
 8003bda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bde:	4619      	mov	r1, r3
 8003be0:	4836      	ldr	r0, [pc, #216]	; (8003cbc <HAL_UART_MspInit+0x154>)
 8003be2:	f001 fde5 	bl	80057b0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 8003be6:	4b36      	ldr	r3, [pc, #216]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003be8:	4a36      	ldr	r2, [pc, #216]	; (8003cc4 <HAL_UART_MspInit+0x15c>)
 8003bea:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003bec:	4b34      	ldr	r3, [pc, #208]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003bee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003bf2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bf4:	4b32      	ldr	r3, [pc, #200]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bfa:	4b31      	ldr	r3, [pc, #196]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c00:	4b2f      	ldr	r3, [pc, #188]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003c02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c06:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c08:	4b2d      	ldr	r3, [pc, #180]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c0e:	4b2c      	ldr	r3, [pc, #176]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003c14:	4b2a      	ldr	r3, [pc, #168]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003c16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c1a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003c1c:	4b28      	ldr	r3, [pc, #160]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003c1e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003c22:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c24:	4b26      	ldr	r3, [pc, #152]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003c2a:	4825      	ldr	r0, [pc, #148]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003c2c:	f001 f9be 	bl	8004fac <HAL_DMA_Init>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <HAL_UART_MspInit+0xd2>
    {
      Error_Handler();
 8003c36:	f7ff faaf 	bl	8003198 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a20      	ldr	r2, [pc, #128]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003c3e:	639a      	str	r2, [r3, #56]	; 0x38
 8003c40:	4a1f      	ldr	r2, [pc, #124]	; (8003cc0 <HAL_UART_MspInit+0x158>)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8003c46:	4b20      	ldr	r3, [pc, #128]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c48:	4a20      	ldr	r2, [pc, #128]	; (8003ccc <HAL_UART_MspInit+0x164>)
 8003c4a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003c4c:	4b1e      	ldr	r3, [pc, #120]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003c52:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c54:	4b1c      	ldr	r3, [pc, #112]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c56:	2240      	movs	r2, #64	; 0x40
 8003c58:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c5a:	4b1b      	ldr	r3, [pc, #108]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c60:	4b19      	ldr	r3, [pc, #100]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c66:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c68:	4b17      	ldr	r3, [pc, #92]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c6e:	4b16      	ldr	r3, [pc, #88]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003c74:	4b14      	ldr	r3, [pc, #80]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003c7a:	4b13      	ldr	r3, [pc, #76]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c80:	4b11      	ldr	r3, [pc, #68]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003c86:	4810      	ldr	r0, [pc, #64]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c88:	f001 f990 	bl	8004fac <HAL_DMA_Init>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8003c92:	f7ff fa81 	bl	8003198 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a0b      	ldr	r2, [pc, #44]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c9a:	635a      	str	r2, [r3, #52]	; 0x34
 8003c9c:	4a0a      	ldr	r2, [pc, #40]	; (8003cc8 <HAL_UART_MspInit+0x160>)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	2105      	movs	r1, #5
 8003ca6:	2025      	movs	r0, #37	; 0x25
 8003ca8:	f001 f956 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003cac:	2025      	movs	r0, #37	; 0x25
 8003cae:	f001 f96f 	bl	8004f90 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003cb2:	e16d      	b.n	8003f90 <HAL_UART_MspInit+0x428>
 8003cb4:	40011000 	.word	0x40011000
 8003cb8:	40023800 	.word	0x40023800
 8003cbc:	40020000 	.word	0x40020000
 8003cc0:	20007f5c 	.word	0x20007f5c
 8003cc4:	40026488 	.word	0x40026488
 8003cc8:	20007e9c 	.word	0x20007e9c
 8003ccc:	400264b8 	.word	0x400264b8
  else if(uartHandle->Instance==USART3)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a5a      	ldr	r2, [pc, #360]	; (8003e40 <HAL_UART_MspInit+0x2d8>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	f040 80c2 	bne.w	8003e60 <HAL_UART_MspInit+0x2f8>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003cdc:	2300      	movs	r3, #0
 8003cde:	61bb      	str	r3, [r7, #24]
 8003ce0:	4b58      	ldr	r3, [pc, #352]	; (8003e44 <HAL_UART_MspInit+0x2dc>)
 8003ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce4:	4a57      	ldr	r2, [pc, #348]	; (8003e44 <HAL_UART_MspInit+0x2dc>)
 8003ce6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cea:	6413      	str	r3, [r2, #64]	; 0x40
 8003cec:	4b55      	ldr	r3, [pc, #340]	; (8003e44 <HAL_UART_MspInit+0x2dc>)
 8003cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003cf4:	61bb      	str	r3, [r7, #24]
 8003cf6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	617b      	str	r3, [r7, #20]
 8003cfc:	4b51      	ldr	r3, [pc, #324]	; (8003e44 <HAL_UART_MspInit+0x2dc>)
 8003cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d00:	4a50      	ldr	r2, [pc, #320]	; (8003e44 <HAL_UART_MspInit+0x2dc>)
 8003d02:	f043 0304 	orr.w	r3, r3, #4
 8003d06:	6313      	str	r3, [r2, #48]	; 0x30
 8003d08:	4b4e      	ldr	r3, [pc, #312]	; (8003e44 <HAL_UART_MspInit+0x2dc>)
 8003d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0c:	f003 0304 	and.w	r3, r3, #4
 8003d10:	617b      	str	r3, [r7, #20]
 8003d12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d14:	2300      	movs	r3, #0
 8003d16:	613b      	str	r3, [r7, #16]
 8003d18:	4b4a      	ldr	r3, [pc, #296]	; (8003e44 <HAL_UART_MspInit+0x2dc>)
 8003d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1c:	4a49      	ldr	r2, [pc, #292]	; (8003e44 <HAL_UART_MspInit+0x2dc>)
 8003d1e:	f043 0302 	orr.w	r3, r3, #2
 8003d22:	6313      	str	r3, [r2, #48]	; 0x30
 8003d24:	4b47      	ldr	r3, [pc, #284]	; (8003e44 <HAL_UART_MspInit+0x2dc>)
 8003d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d28:	f003 0302 	and.w	r3, r3, #2
 8003d2c:	613b      	str	r3, [r7, #16]
 8003d2e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DEBUG_RX_Pin;
 8003d30:	2320      	movs	r3, #32
 8003d32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d34:	2302      	movs	r3, #2
 8003d36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003d40:	2307      	movs	r3, #7
 8003d42:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DEBUG_RX_GPIO_Port, &GPIO_InitStruct);
 8003d44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d48:	4619      	mov	r1, r3
 8003d4a:	483f      	ldr	r0, [pc, #252]	; (8003e48 <HAL_UART_MspInit+0x2e0>)
 8003d4c:	f001 fd30 	bl	80057b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DEBUG_TX_Pin;
 8003d50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003d54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d56:	2302      	movs	r3, #2
 8003d58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003d62:	2307      	movs	r3, #7
 8003d64:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DEBUG_TX_GPIO_Port, &GPIO_InitStruct);
 8003d66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	4837      	ldr	r0, [pc, #220]	; (8003e4c <HAL_UART_MspInit+0x2e4>)
 8003d6e:	f001 fd1f 	bl	80057b0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003d72:	4b37      	ldr	r3, [pc, #220]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003d74:	4a37      	ldr	r2, [pc, #220]	; (8003e54 <HAL_UART_MspInit+0x2ec>)
 8003d76:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003d78:	4b35      	ldr	r3, [pc, #212]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003d7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003d7e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d80:	4b33      	ldr	r3, [pc, #204]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d86:	4b32      	ldr	r3, [pc, #200]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003d8c:	4b30      	ldr	r3, [pc, #192]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003d8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d92:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d94:	4b2e      	ldr	r3, [pc, #184]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d9a:	4b2d      	ldr	r3, [pc, #180]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003da0:	4b2b      	ldr	r3, [pc, #172]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003da2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003da6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003da8:	4b29      	ldr	r3, [pc, #164]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003daa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003dae:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003db0:	4b27      	ldr	r3, [pc, #156]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003db6:	4826      	ldr	r0, [pc, #152]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003db8:	f001 f8f8 	bl	8004fac <HAL_DMA_Init>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <HAL_UART_MspInit+0x25e>
      Error_Handler();
 8003dc2:	f7ff f9e9 	bl	8003198 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a21      	ldr	r2, [pc, #132]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003dca:	639a      	str	r2, [r3, #56]	; 0x38
 8003dcc:	4a20      	ldr	r2, [pc, #128]	; (8003e50 <HAL_UART_MspInit+0x2e8>)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003dd2:	4b21      	ldr	r3, [pc, #132]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003dd4:	4a21      	ldr	r2, [pc, #132]	; (8003e5c <HAL_UART_MspInit+0x2f4>)
 8003dd6:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003dd8:	4b1f      	ldr	r3, [pc, #124]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003dda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003dde:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003de0:	4b1d      	ldr	r3, [pc, #116]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003de2:	2240      	movs	r2, #64	; 0x40
 8003de4:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003de6:	4b1c      	ldr	r3, [pc, #112]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003dec:	4b1a      	ldr	r3, [pc, #104]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003dee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003df2:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003df4:	4b18      	ldr	r3, [pc, #96]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003dfa:	4b17      	ldr	r3, [pc, #92]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003e00:	4b15      	ldr	r3, [pc, #84]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003e06:	4b14      	ldr	r3, [pc, #80]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e0c:	4b12      	ldr	r3, [pc, #72]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003e12:	4811      	ldr	r0, [pc, #68]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003e14:	f001 f8ca 	bl	8004fac <HAL_DMA_Init>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d001      	beq.n	8003e22 <HAL_UART_MspInit+0x2ba>
      Error_Handler();
 8003e1e:	f7ff f9bb 	bl	8003198 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a0c      	ldr	r2, [pc, #48]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003e26:	635a      	str	r2, [r3, #52]	; 0x34
 8003e28:	4a0b      	ldr	r2, [pc, #44]	; (8003e58 <HAL_UART_MspInit+0x2f0>)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003e2e:	2200      	movs	r2, #0
 8003e30:	2105      	movs	r1, #5
 8003e32:	2027      	movs	r0, #39	; 0x27
 8003e34:	f001 f890 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003e38:	2027      	movs	r0, #39	; 0x27
 8003e3a:	f001 f8a9 	bl	8004f90 <HAL_NVIC_EnableIRQ>
}
 8003e3e:	e0a7      	b.n	8003f90 <HAL_UART_MspInit+0x428>
 8003e40:	40004800 	.word	0x40004800
 8003e44:	40023800 	.word	0x40023800
 8003e48:	40020800 	.word	0x40020800
 8003e4c:	40020400 	.word	0x40020400
 8003e50:	20007d98 	.word	0x20007d98
 8003e54:	40026028 	.word	0x40026028
 8003e58:	20007e3c 	.word	0x20007e3c
 8003e5c:	40026058 	.word	0x40026058
  else if(uartHandle->Instance==USART6)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a4c      	ldr	r2, [pc, #304]	; (8003f98 <HAL_UART_MspInit+0x430>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	f040 8092 	bne.w	8003f90 <HAL_UART_MspInit+0x428>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	4b4a      	ldr	r3, [pc, #296]	; (8003f9c <HAL_UART_MspInit+0x434>)
 8003e72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e74:	4a49      	ldr	r2, [pc, #292]	; (8003f9c <HAL_UART_MspInit+0x434>)
 8003e76:	f043 0320 	orr.w	r3, r3, #32
 8003e7a:	6453      	str	r3, [r2, #68]	; 0x44
 8003e7c:	4b47      	ldr	r3, [pc, #284]	; (8003f9c <HAL_UART_MspInit+0x434>)
 8003e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e80:	f003 0320 	and.w	r3, r3, #32
 8003e84:	60fb      	str	r3, [r7, #12]
 8003e86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e88:	2300      	movs	r3, #0
 8003e8a:	60bb      	str	r3, [r7, #8]
 8003e8c:	4b43      	ldr	r3, [pc, #268]	; (8003f9c <HAL_UART_MspInit+0x434>)
 8003e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e90:	4a42      	ldr	r2, [pc, #264]	; (8003f9c <HAL_UART_MspInit+0x434>)
 8003e92:	f043 0304 	orr.w	r3, r3, #4
 8003e96:	6313      	str	r3, [r2, #48]	; 0x30
 8003e98:	4b40      	ldr	r3, [pc, #256]	; (8003f9c <HAL_UART_MspInit+0x434>)
 8003e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9c:	f003 0304 	and.w	r3, r3, #4
 8003ea0:	60bb      	str	r3, [r7, #8]
 8003ea2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = CM4_TX_Pin|CM4_RX_Pin;
 8003ea4:	23c0      	movs	r3, #192	; 0xc0
 8003ea6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eac:	2300      	movs	r3, #0
 8003eae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003eb4:	2308      	movs	r3, #8
 8003eb6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003eb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	4838      	ldr	r0, [pc, #224]	; (8003fa0 <HAL_UART_MspInit+0x438>)
 8003ec0:	f001 fc76 	bl	80057b0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream2;
 8003ec4:	4b37      	ldr	r3, [pc, #220]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003ec6:	4a38      	ldr	r2, [pc, #224]	; (8003fa8 <HAL_UART_MspInit+0x440>)
 8003ec8:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003eca:	4b36      	ldr	r3, [pc, #216]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003ecc:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003ed0:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ed2:	4b34      	ldr	r3, [pc, #208]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ed8:	4b32      	ldr	r3, [pc, #200]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ede:	4b31      	ldr	r3, [pc, #196]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003ee0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ee4:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003ee6:	4b2f      	ldr	r3, [pc, #188]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003ee8:	2200      	movs	r2, #0
 8003eea:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003eec:	4b2d      	ldr	r3, [pc, #180]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8003ef2:	4b2c      	ldr	r3, [pc, #176]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003ef4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ef8:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003efa:	4b2a      	ldr	r3, [pc, #168]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003efc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003f00:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003f02:	4b28      	ldr	r3, [pc, #160]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003f04:	2200      	movs	r2, #0
 8003f06:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8003f08:	4826      	ldr	r0, [pc, #152]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003f0a:	f001 f84f 	bl	8004fac <HAL_DMA_Init>
 8003f0e:	4603      	mov	r3, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d001      	beq.n	8003f18 <HAL_UART_MspInit+0x3b0>
      Error_Handler();
 8003f14:	f7ff f940 	bl	8003198 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	4a22      	ldr	r2, [pc, #136]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003f1c:	639a      	str	r2, [r3, #56]	; 0x38
 8003f1e:	4a21      	ldr	r2, [pc, #132]	; (8003fa4 <HAL_UART_MspInit+0x43c>)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8003f24:	4b21      	ldr	r3, [pc, #132]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f26:	4a22      	ldr	r2, [pc, #136]	; (8003fb0 <HAL_UART_MspInit+0x448>)
 8003f28:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8003f2a:	4b20      	ldr	r3, [pc, #128]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f2c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003f30:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f32:	4b1e      	ldr	r3, [pc, #120]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f34:	2240      	movs	r2, #64	; 0x40
 8003f36:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f38:	4b1c      	ldr	r3, [pc, #112]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003f3e:	4b1b      	ldr	r3, [pc, #108]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f44:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003f46:	4b19      	ldr	r3, [pc, #100]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003f4c:	4b17      	ldr	r3, [pc, #92]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8003f52:	4b16      	ldr	r3, [pc, #88]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003f58:	4b14      	ldr	r3, [pc, #80]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003f5e:	4b13      	ldr	r3, [pc, #76]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8003f64:	4811      	ldr	r0, [pc, #68]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f66:	f001 f821 	bl	8004fac <HAL_DMA_Init>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d001      	beq.n	8003f74 <HAL_UART_MspInit+0x40c>
      Error_Handler();
 8003f70:	f7ff f912 	bl	8003198 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a0d      	ldr	r2, [pc, #52]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f78:	635a      	str	r2, [r3, #52]	; 0x34
 8003f7a:	4a0c      	ldr	r2, [pc, #48]	; (8003fac <HAL_UART_MspInit+0x444>)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8003f80:	2200      	movs	r2, #0
 8003f82:	2105      	movs	r1, #5
 8003f84:	2047      	movs	r0, #71	; 0x47
 8003f86:	f000 ffe7 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003f8a:	2047      	movs	r0, #71	; 0x47
 8003f8c:	f001 f800 	bl	8004f90 <HAL_NVIC_EnableIRQ>
}
 8003f90:	bf00      	nop
 8003f92:	3738      	adds	r7, #56	; 0x38
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	40011400 	.word	0x40011400
 8003f9c:	40023800 	.word	0x40023800
 8003fa0:	40020800 	.word	0x40020800
 8003fa4:	20007d38 	.word	0x20007d38
 8003fa8:	40026440 	.word	0x40026440
 8003fac:	20007efc 	.word	0x20007efc
 8003fb0:	400264a0 	.word	0x400264a0

08003fb4 <Reset_Handler>:
 8003fb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003fec <LoopFillZerobss+0x14>
 8003fb8:	2100      	movs	r1, #0
 8003fba:	e003      	b.n	8003fc4 <LoopCopyDataInit>

08003fbc <CopyDataInit>:
 8003fbc:	4b0c      	ldr	r3, [pc, #48]	; (8003ff0 <LoopFillZerobss+0x18>)
 8003fbe:	585b      	ldr	r3, [r3, r1]
 8003fc0:	5043      	str	r3, [r0, r1]
 8003fc2:	3104      	adds	r1, #4

08003fc4 <LoopCopyDataInit>:
 8003fc4:	480b      	ldr	r0, [pc, #44]	; (8003ff4 <LoopFillZerobss+0x1c>)
 8003fc6:	4b0c      	ldr	r3, [pc, #48]	; (8003ff8 <LoopFillZerobss+0x20>)
 8003fc8:	1842      	adds	r2, r0, r1
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d3f6      	bcc.n	8003fbc <CopyDataInit>
 8003fce:	4a0b      	ldr	r2, [pc, #44]	; (8003ffc <LoopFillZerobss+0x24>)
 8003fd0:	e002      	b.n	8003fd8 <LoopFillZerobss>

08003fd2 <FillZerobss>:
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	f842 3b04 	str.w	r3, [r2], #4

08003fd8 <LoopFillZerobss>:
 8003fd8:	4b09      	ldr	r3, [pc, #36]	; (8004000 <LoopFillZerobss+0x28>)
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d3f9      	bcc.n	8003fd2 <FillZerobss>
 8003fde:	f7ff faab 	bl	8003538 <SystemInit>
 8003fe2:	f007 fcd1 	bl	800b988 <__libc_init_array>
 8003fe6:	f7ff f831 	bl	800304c <main>
 8003fea:	4770      	bx	lr
 8003fec:	20020000 	.word	0x20020000
 8003ff0:	0800baa0 	.word	0x0800baa0
 8003ff4:	20000000 	.word	0x20000000
 8003ff8:	20000088 	.word	0x20000088
 8003ffc:	20000088 	.word	0x20000088
 8004000:	20008048 	.word	0x20008048

08004004 <ADC_IRQHandler>:
 8004004:	e7fe      	b.n	8004004 <ADC_IRQHandler>
	...

08004008 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800400c:	4b0e      	ldr	r3, [pc, #56]	; (8004048 <HAL_Init+0x40>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a0d      	ldr	r2, [pc, #52]	; (8004048 <HAL_Init+0x40>)
 8004012:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004016:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004018:	4b0b      	ldr	r3, [pc, #44]	; (8004048 <HAL_Init+0x40>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a0a      	ldr	r2, [pc, #40]	; (8004048 <HAL_Init+0x40>)
 800401e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004022:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004024:	4b08      	ldr	r3, [pc, #32]	; (8004048 <HAL_Init+0x40>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a07      	ldr	r2, [pc, #28]	; (8004048 <HAL_Init+0x40>)
 800402a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800402e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004030:	2003      	movs	r0, #3
 8004032:	f000 ff86 	bl	8004f42 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004036:	2000      	movs	r0, #0
 8004038:	f7ff f98e 	bl	8003358 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800403c:	f7ff f960 	bl	8003300 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	40023c00 	.word	0x40023c00

0800404c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800404c:	b480      	push	{r7}
 800404e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004050:	4b06      	ldr	r3, [pc, #24]	; (800406c <HAL_IncTick+0x20>)
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	461a      	mov	r2, r3
 8004056:	4b06      	ldr	r3, [pc, #24]	; (8004070 <HAL_IncTick+0x24>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4413      	add	r3, r2
 800405c:	4a04      	ldr	r2, [pc, #16]	; (8004070 <HAL_IncTick+0x24>)
 800405e:	6013      	str	r3, [r2, #0]
}
 8004060:	bf00      	nop
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	20000080 	.word	0x20000080
 8004070:	20008044 	.word	0x20008044

08004074 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  return uwTick;
 8004078:	4b03      	ldr	r3, [pc, #12]	; (8004088 <HAL_GetTick+0x14>)
 800407a:	681b      	ldr	r3, [r3, #0]
}
 800407c:	4618      	mov	r0, r3
 800407e:	46bd      	mov	sp, r7
 8004080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004084:	4770      	bx	lr
 8004086:	bf00      	nop
 8004088:	20008044 	.word	0x20008044

0800408c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d101      	bne.n	800409e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e0ed      	b.n	800427a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d102      	bne.n	80040b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7fe fe4e 	bl	8002d4c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0202 	bic.w	r2, r2, #2
 80040be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80040c0:	f7ff ffd8 	bl	8004074 <HAL_GetTick>
 80040c4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80040c6:	e012      	b.n	80040ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80040c8:	f7ff ffd4 	bl	8004074 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	2b0a      	cmp	r3, #10
 80040d4:	d90b      	bls.n	80040ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040da:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2205      	movs	r2, #5
 80040e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80040ea:	2301      	movs	r3, #1
 80040ec:	e0c5      	b.n	800427a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1e5      	bne.n	80040c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0201 	orr.w	r2, r2, #1
 800410a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800410c:	f7ff ffb2 	bl	8004074 <HAL_GetTick>
 8004110:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004112:	e012      	b.n	800413a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004114:	f7ff ffae 	bl	8004074 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b0a      	cmp	r3, #10
 8004120:	d90b      	bls.n	800413a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004126:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2205      	movs	r2, #5
 8004132:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e09f      	b.n	800427a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f003 0301 	and.w	r3, r3, #1
 8004144:	2b00      	cmp	r3, #0
 8004146:	d0e5      	beq.n	8004114 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	7e1b      	ldrb	r3, [r3, #24]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d108      	bne.n	8004162 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	e007      	b.n	8004172 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681a      	ldr	r2, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004170:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	7e5b      	ldrb	r3, [r3, #25]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d108      	bne.n	800418c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004188:	601a      	str	r2, [r3, #0]
 800418a:	e007      	b.n	800419c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800419a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	7e9b      	ldrb	r3, [r3, #26]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d108      	bne.n	80041b6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f042 0220 	orr.w	r2, r2, #32
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	e007      	b.n	80041c6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f022 0220 	bic.w	r2, r2, #32
 80041c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	7edb      	ldrb	r3, [r3, #27]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d108      	bne.n	80041e0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 0210 	bic.w	r2, r2, #16
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	e007      	b.n	80041f0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f042 0210 	orr.w	r2, r2, #16
 80041ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	7f1b      	ldrb	r3, [r3, #28]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d108      	bne.n	800420a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f042 0208 	orr.w	r2, r2, #8
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	e007      	b.n	800421a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f022 0208 	bic.w	r2, r2, #8
 8004218:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	7f5b      	ldrb	r3, [r3, #29]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d108      	bne.n	8004234 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f042 0204 	orr.w	r2, r2, #4
 8004230:	601a      	str	r2, [r3, #0]
 8004232:	e007      	b.n	8004244 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 0204 	bic.w	r2, r2, #4
 8004242:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	689a      	ldr	r2, [r3, #8]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	431a      	orrs	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	431a      	orrs	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	ea42 0103 	orr.w	r1, r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	1e5a      	subs	r2, r3, #1
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	430a      	orrs	r2, r1
 8004268:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3710      	adds	r7, #16
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
	...

08004284 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004284:	b480      	push	{r7}
 8004286:	b087      	sub	sp, #28
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 3020 	ldrb.w	r3, [r3, #32]
 800429a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800429c:	7cfb      	ldrb	r3, [r7, #19]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d003      	beq.n	80042aa <HAL_CAN_ConfigFilter+0x26>
 80042a2:	7cfb      	ldrb	r3, [r7, #19]
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	f040 80be 	bne.w	8004426 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80042aa:	4b65      	ldr	r3, [pc, #404]	; (8004440 <HAL_CAN_ConfigFilter+0x1bc>)
 80042ac:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80042b4:	f043 0201 	orr.w	r2, r3, #1
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80042c4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d8:	021b      	lsls	r3, r3, #8
 80042da:	431a      	orrs	r2, r3
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	695b      	ldr	r3, [r3, #20]
 80042e6:	f003 031f 	and.w	r3, r3, #31
 80042ea:	2201      	movs	r2, #1
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	43db      	mvns	r3, r3
 80042fc:	401a      	ands	r2, r3
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	69db      	ldr	r3, [r3, #28]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d123      	bne.n	8004354 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	43db      	mvns	r3, r3
 8004316:	401a      	ands	r2, r3
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800432a:	683a      	ldr	r2, [r7, #0]
 800432c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800432e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	3248      	adds	r2, #72	; 0x48
 8004334:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004348:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800434a:	6979      	ldr	r1, [r7, #20]
 800434c:	3348      	adds	r3, #72	; 0x48
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	440b      	add	r3, r1
 8004352:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004354:	683b      	ldr	r3, [r7, #0]
 8004356:	69db      	ldr	r3, [r3, #28]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d122      	bne.n	80043a2 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	431a      	orrs	r2, r3
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004378:	683a      	ldr	r2, [r7, #0]
 800437a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800437c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	3248      	adds	r2, #72	; 0x48
 8004382:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004396:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004398:	6979      	ldr	r1, [r7, #20]
 800439a:	3348      	adds	r3, #72	; 0x48
 800439c:	00db      	lsls	r3, r3, #3
 800439e:	440b      	add	r3, r1
 80043a0:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d109      	bne.n	80043be <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	43db      	mvns	r3, r3
 80043b4:	401a      	ands	r2, r3
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80043bc:	e007      	b.n	80043ce <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	431a      	orrs	r2, r3
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d109      	bne.n	80043ea <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	43db      	mvns	r3, r3
 80043e0:	401a      	ands	r2, r3
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80043e8:	e007      	b.n	80043fa <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	431a      	orrs	r2, r3
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	6a1b      	ldr	r3, [r3, #32]
 80043fe:	2b01      	cmp	r3, #1
 8004400:	d107      	bne.n	8004412 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	431a      	orrs	r2, r3
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004418:	f023 0201 	bic.w	r2, r3, #1
 800441c:	697b      	ldr	r3, [r7, #20]
 800441e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004422:	2300      	movs	r3, #0
 8004424:	e006      	b.n	8004434 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800442a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
  }
}
 8004434:	4618      	mov	r0, r3
 8004436:	371c      	adds	r7, #28
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr
 8004440:	40006400 	.word	0x40006400

08004444 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b01      	cmp	r3, #1
 8004456:	d12e      	bne.n	80044b6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f022 0201 	bic.w	r2, r2, #1
 800446e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004470:	f7ff fe00 	bl	8004074 <HAL_GetTick>
 8004474:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004476:	e012      	b.n	800449e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004478:	f7ff fdfc 	bl	8004074 <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	2b0a      	cmp	r3, #10
 8004484:	d90b      	bls.n	800449e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2205      	movs	r2, #5
 8004496:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e012      	b.n	80044c4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f003 0301 	and.w	r3, r3, #1
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1e5      	bne.n	8004478 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80044b2:	2300      	movs	r3, #0
 80044b4:	e006      	b.n	80044c4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ba:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
  }
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3710      	adds	r7, #16
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b089      	sub	sp, #36	; 0x24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
 80044d8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044e0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80044ea:	7ffb      	ldrb	r3, [r7, #31]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d003      	beq.n	80044f8 <HAL_CAN_AddTxMessage+0x2c>
 80044f0:	7ffb      	ldrb	r3, [r7, #31]
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	f040 80b8 	bne.w	8004668 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80044f8:	69bb      	ldr	r3, [r7, #24]
 80044fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10a      	bne.n	8004518 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004508:	2b00      	cmp	r3, #0
 800450a:	d105      	bne.n	8004518 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004512:	2b00      	cmp	r3, #0
 8004514:	f000 80a0 	beq.w	8004658 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004518:	69bb      	ldr	r3, [r7, #24]
 800451a:	0e1b      	lsrs	r3, r3, #24
 800451c:	f003 0303 	and.w	r3, r3, #3
 8004520:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2b02      	cmp	r3, #2
 8004526:	d907      	bls.n	8004538 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e09e      	b.n	8004676 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004538:	2201      	movs	r2, #1
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	409a      	lsls	r2, r3
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10d      	bne.n	8004566 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004554:	68f9      	ldr	r1, [r7, #12]
 8004556:	6809      	ldr	r1, [r1, #0]
 8004558:	431a      	orrs	r2, r3
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	3318      	adds	r3, #24
 800455e:	011b      	lsls	r3, r3, #4
 8004560:	440b      	add	r3, r1
 8004562:	601a      	str	r2, [r3, #0]
 8004564:	e00f      	b.n	8004586 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	685b      	ldr	r3, [r3, #4]
 800456a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004570:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004576:	68f9      	ldr	r1, [r7, #12]
 8004578:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800457a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	3318      	adds	r3, #24
 8004580:	011b      	lsls	r3, r3, #4
 8004582:	440b      	add	r3, r1
 8004584:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6819      	ldr	r1, [r3, #0]
 800458a:	68bb      	ldr	r3, [r7, #8]
 800458c:	691a      	ldr	r2, [r3, #16]
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	3318      	adds	r3, #24
 8004592:	011b      	lsls	r3, r3, #4
 8004594:	440b      	add	r3, r1
 8004596:	3304      	adds	r3, #4
 8004598:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	7d1b      	ldrb	r3, [r3, #20]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d111      	bne.n	80045c6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	3318      	adds	r3, #24
 80045aa:	011b      	lsls	r3, r3, #4
 80045ac:	4413      	add	r3, r2
 80045ae:	3304      	adds	r3, #4
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	6811      	ldr	r1, [r2, #0]
 80045b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	3318      	adds	r3, #24
 80045be:	011b      	lsls	r3, r3, #4
 80045c0:	440b      	add	r3, r1
 80045c2:	3304      	adds	r3, #4
 80045c4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	3307      	adds	r3, #7
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	061a      	lsls	r2, r3, #24
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	3306      	adds	r3, #6
 80045d2:	781b      	ldrb	r3, [r3, #0]
 80045d4:	041b      	lsls	r3, r3, #16
 80045d6:	431a      	orrs	r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	3305      	adds	r3, #5
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	021b      	lsls	r3, r3, #8
 80045e0:	4313      	orrs	r3, r2
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	3204      	adds	r2, #4
 80045e6:	7812      	ldrb	r2, [r2, #0]
 80045e8:	4610      	mov	r0, r2
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	6811      	ldr	r1, [r2, #0]
 80045ee:	ea43 0200 	orr.w	r2, r3, r0
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	011b      	lsls	r3, r3, #4
 80045f6:	440b      	add	r3, r1
 80045f8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80045fc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	3303      	adds	r3, #3
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	061a      	lsls	r2, r3, #24
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	3302      	adds	r3, #2
 800460a:	781b      	ldrb	r3, [r3, #0]
 800460c:	041b      	lsls	r3, r3, #16
 800460e:	431a      	orrs	r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	3301      	adds	r3, #1
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	021b      	lsls	r3, r3, #8
 8004618:	4313      	orrs	r3, r2
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	7812      	ldrb	r2, [r2, #0]
 800461e:	4610      	mov	r0, r2
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	6811      	ldr	r1, [r2, #0]
 8004624:	ea43 0200 	orr.w	r2, r3, r0
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	440b      	add	r3, r1
 800462e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004632:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	3318      	adds	r3, #24
 800463c:	011b      	lsls	r3, r3, #4
 800463e:	4413      	add	r3, r2
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	6811      	ldr	r1, [r2, #0]
 8004646:	f043 0201 	orr.w	r2, r3, #1
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	3318      	adds	r3, #24
 800464e:	011b      	lsls	r3, r3, #4
 8004650:	440b      	add	r3, r1
 8004652:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004654:	2300      	movs	r3, #0
 8004656:	e00e      	b.n	8004676 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e006      	b.n	8004676 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
  }
}
 8004676:	4618      	mov	r0, r3
 8004678:	3724      	adds	r7, #36	; 0x24
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr

08004682 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8004682:	b480      	push	{r7}
 8004684:	b085      	sub	sp, #20
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
 800468a:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 800468c:	2300      	movs	r3, #0
 800468e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004696:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8004698:	7afb      	ldrb	r3, [r7, #11]
 800469a:	2b01      	cmp	r3, #1
 800469c:	d002      	beq.n	80046a4 <HAL_CAN_IsTxMessagePending+0x22>
 800469e:	7afb      	ldrb	r3, [r7, #11]
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d10b      	bne.n	80046bc <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	689a      	ldr	r2, [r3, #8]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	069b      	lsls	r3, r3, #26
 80046ae:	401a      	ands	r2, r3
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	069b      	lsls	r3, r3, #26
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d001      	beq.n	80046bc <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 80046b8:	2301      	movs	r3, #1
 80046ba:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 80046bc:	68fb      	ldr	r3, [r7, #12]
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr

080046ca <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80046ca:	b480      	push	{r7}
 80046cc:	b087      	sub	sp, #28
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	60f8      	str	r0, [r7, #12]
 80046d2:	60b9      	str	r1, [r7, #8]
 80046d4:	607a      	str	r2, [r7, #4]
 80046d6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046de:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80046e0:	7dfb      	ldrb	r3, [r7, #23]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d003      	beq.n	80046ee <HAL_CAN_GetRxMessage+0x24>
 80046e6:	7dfb      	ldrb	r3, [r7, #23]
 80046e8:	2b02      	cmp	r3, #2
 80046ea:	f040 80f3 	bne.w	80048d4 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d10e      	bne.n	8004712 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	f003 0303 	and.w	r3, r3, #3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d116      	bne.n	8004730 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004706:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e0e7      	b.n	80048e2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	f003 0303 	and.w	r3, r3, #3
 800471c:	2b00      	cmp	r3, #0
 800471e:	d107      	bne.n	8004730 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e0d8      	b.n	80048e2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	331b      	adds	r3, #27
 8004738:	011b      	lsls	r3, r3, #4
 800473a:	4413      	add	r3, r2
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0204 	and.w	r2, r3, #4
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10c      	bne.n	8004768 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	331b      	adds	r3, #27
 8004756:	011b      	lsls	r3, r3, #4
 8004758:	4413      	add	r3, r2
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	0d5b      	lsrs	r3, r3, #21
 800475e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	e00b      	b.n	8004780 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	331b      	adds	r3, #27
 8004770:	011b      	lsls	r3, r3, #4
 8004772:	4413      	add	r3, r2
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	08db      	lsrs	r3, r3, #3
 8004778:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	331b      	adds	r3, #27
 8004788:	011b      	lsls	r3, r3, #4
 800478a:	4413      	add	r3, r2
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0202 	and.w	r2, r3, #2
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	331b      	adds	r3, #27
 800479e:	011b      	lsls	r3, r3, #4
 80047a0:	4413      	add	r3, r2
 80047a2:	3304      	adds	r3, #4
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 020f 	and.w	r2, r3, #15
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	68bb      	ldr	r3, [r7, #8]
 80047b4:	331b      	adds	r3, #27
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	4413      	add	r3, r2
 80047ba:	3304      	adds	r3, #4
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	0a1b      	lsrs	r3, r3, #8
 80047c0:	b2da      	uxtb	r2, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	331b      	adds	r3, #27
 80047ce:	011b      	lsls	r3, r3, #4
 80047d0:	4413      	add	r3, r2
 80047d2:	3304      	adds	r3, #4
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	0c1b      	lsrs	r3, r3, #16
 80047d8:	b29a      	uxth	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	011b      	lsls	r3, r3, #4
 80047e6:	4413      	add	r3, r2
 80047e8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	b2da      	uxtb	r2, r3
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	011b      	lsls	r3, r3, #4
 80047fc:	4413      	add	r3, r2
 80047fe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	0a1a      	lsrs	r2, r3, #8
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	3301      	adds	r3, #1
 800480a:	b2d2      	uxtb	r2, r2
 800480c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	011b      	lsls	r3, r3, #4
 8004816:	4413      	add	r3, r2
 8004818:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	0c1a      	lsrs	r2, r3, #16
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	3302      	adds	r3, #2
 8004824:	b2d2      	uxtb	r2, r2
 8004826:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	011b      	lsls	r3, r3, #4
 8004830:	4413      	add	r3, r2
 8004832:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	0e1a      	lsrs	r2, r3, #24
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	3303      	adds	r3, #3
 800483e:	b2d2      	uxtb	r2, r2
 8004840:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	011b      	lsls	r3, r3, #4
 800484a:	4413      	add	r3, r2
 800484c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	3304      	adds	r3, #4
 8004856:	b2d2      	uxtb	r2, r2
 8004858:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	011b      	lsls	r3, r3, #4
 8004862:	4413      	add	r3, r2
 8004864:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	0a1a      	lsrs	r2, r3, #8
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	3305      	adds	r3, #5
 8004870:	b2d2      	uxtb	r2, r2
 8004872:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	011b      	lsls	r3, r3, #4
 800487c:	4413      	add	r3, r2
 800487e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	0c1a      	lsrs	r2, r3, #16
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	3306      	adds	r3, #6
 800488a:	b2d2      	uxtb	r2, r2
 800488c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	011b      	lsls	r3, r3, #4
 8004896:	4413      	add	r3, r2
 8004898:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	0e1a      	lsrs	r2, r3, #24
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	3307      	adds	r3, #7
 80048a4:	b2d2      	uxtb	r2, r2
 80048a6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d108      	bne.n	80048c0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	68da      	ldr	r2, [r3, #12]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f042 0220 	orr.w	r2, r2, #32
 80048bc:	60da      	str	r2, [r3, #12]
 80048be:	e007      	b.n	80048d0 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	691a      	ldr	r2, [r3, #16]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0220 	orr.w	r2, r2, #32
 80048ce:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	e006      	b.n	80048e2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
  }
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	371c      	adds	r7, #28
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b085      	sub	sp, #20
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
 80048f6:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80048f8:	2300      	movs	r3, #0
 80048fa:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004902:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004904:	7afb      	ldrb	r3, [r7, #11]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d002      	beq.n	8004910 <HAL_CAN_GetRxFifoFillLevel+0x22>
 800490a:	7afb      	ldrb	r3, [r7, #11]
 800490c:	2b02      	cmp	r3, #2
 800490e:	d10f      	bne.n	8004930 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d106      	bne.n	8004924 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f003 0303 	and.w	r3, r3, #3
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	e005      	b.n	8004930 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	f003 0303 	and.w	r3, r3, #3
 800492e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8004930:	68fb      	ldr	r3, [r7, #12]
}
 8004932:	4618      	mov	r0, r3
 8004934:	3714      	adds	r7, #20
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr

0800493e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800493e:	b480      	push	{r7}
 8004940:	b085      	sub	sp, #20
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
 8004946:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800494e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004950:	7bfb      	ldrb	r3, [r7, #15]
 8004952:	2b01      	cmp	r3, #1
 8004954:	d002      	beq.n	800495c <HAL_CAN_ActivateNotification+0x1e>
 8004956:	7bfb      	ldrb	r3, [r7, #15]
 8004958:	2b02      	cmp	r3, #2
 800495a:	d109      	bne.n	8004970 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	6959      	ldr	r1, [r3, #20]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	430a      	orrs	r2, r1
 800496a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800496c:	2300      	movs	r3, #0
 800496e:	e006      	b.n	800497e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004974:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800497c:	2301      	movs	r3, #1
  }
}
 800497e:	4618      	mov	r0, r3
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800498a:	b580      	push	{r7, lr}
 800498c:	b08a      	sub	sp, #40	; 0x28
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004992:	2300      	movs	r3, #0
 8004994:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	691b      	ldr	r3, [r3, #16]
 80049bc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80049c6:	6a3b      	ldr	r3, [r7, #32]
 80049c8:	f003 0301 	and.w	r3, r3, #1
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d07c      	beq.n	8004aca <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80049d0:	69bb      	ldr	r3, [r7, #24]
 80049d2:	f003 0301 	and.w	r3, r3, #1
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d023      	beq.n	8004a22 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2201      	movs	r2, #1
 80049e0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d003      	beq.n	80049f4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 f983 	bl	8004cf8 <HAL_CAN_TxMailbox0CompleteCallback>
 80049f2:	e016      	b.n	8004a22 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	f003 0304 	and.w	r3, r3, #4
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d004      	beq.n	8004a08 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80049fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004a04:	627b      	str	r3, [r7, #36]	; 0x24
 8004a06:	e00c      	b.n	8004a22 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004a08:	69bb      	ldr	r3, [r7, #24]
 8004a0a:	f003 0308 	and.w	r3, r3, #8
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d004      	beq.n	8004a1c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004a18:	627b      	str	r3, [r7, #36]	; 0x24
 8004a1a:	e002      	b.n	8004a22 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 f989 	bl	8004d34 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d024      	beq.n	8004a76 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a34:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d003      	beq.n	8004a48 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f000 f963 	bl	8004d0c <HAL_CAN_TxMailbox1CompleteCallback>
 8004a46:	e016      	b.n	8004a76 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d004      	beq.n	8004a5c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a54:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004a58:	627b      	str	r3, [r7, #36]	; 0x24
 8004a5a:	e00c      	b.n	8004a76 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d004      	beq.n	8004a70 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a6c:	627b      	str	r3, [r7, #36]	; 0x24
 8004a6e:	e002      	b.n	8004a76 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f969 	bl	8004d48 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d024      	beq.n	8004aca <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004a88:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d003      	beq.n	8004a9c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 f943 	bl	8004d20 <HAL_CAN_TxMailbox2CompleteCallback>
 8004a9a:	e016      	b.n	8004aca <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d004      	beq.n	8004ab0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004aac:	627b      	str	r3, [r7, #36]	; 0x24
 8004aae:	e00c      	b.n	8004aca <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d004      	beq.n	8004ac4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ac0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ac2:	e002      	b.n	8004aca <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 f949 	bl	8004d5c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004aca:	6a3b      	ldr	r3, [r7, #32]
 8004acc:	f003 0308 	and.w	r3, r3, #8
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d00c      	beq.n	8004aee <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	f003 0310 	and.w	r3, r3, #16
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d007      	beq.n	8004aee <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ae4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2210      	movs	r2, #16
 8004aec:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004aee:	6a3b      	ldr	r3, [r7, #32]
 8004af0:	f003 0304 	and.w	r3, r3, #4
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d00b      	beq.n	8004b10 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	f003 0308 	and.w	r3, r3, #8
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d006      	beq.n	8004b10 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2208      	movs	r2, #8
 8004b08:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 f930 	bl	8004d70 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004b10:	6a3b      	ldr	r3, [r7, #32]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d009      	beq.n	8004b2e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	f003 0303 	and.w	r3, r3, #3
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d002      	beq.n	8004b2e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f7fb fdd5 	bl	80006d8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00c      	beq.n	8004b52 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	f003 0310 	and.w	r3, r3, #16
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d007      	beq.n	8004b52 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b44:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b48:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2210      	movs	r2, #16
 8004b50:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004b52:	6a3b      	ldr	r3, [r7, #32]
 8004b54:	f003 0320 	and.w	r3, r3, #32
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00b      	beq.n	8004b74 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	f003 0308 	and.w	r3, r3, #8
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d006      	beq.n	8004b74 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2208      	movs	r2, #8
 8004b6c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 f912 	bl	8004d98 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004b74:	6a3b      	ldr	r3, [r7, #32]
 8004b76:	f003 0310 	and.w	r3, r3, #16
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d009      	beq.n	8004b92 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	f003 0303 	and.w	r3, r3, #3
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d002      	beq.n	8004b92 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004b8c:	6878      	ldr	r0, [r7, #4]
 8004b8e:	f000 f8f9 	bl	8004d84 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004b92:	6a3b      	ldr	r3, [r7, #32]
 8004b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00b      	beq.n	8004bb4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d006      	beq.n	8004bb4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	2210      	movs	r2, #16
 8004bac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f8fc 	bl	8004dac <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004bb4:	6a3b      	ldr	r3, [r7, #32]
 8004bb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00b      	beq.n	8004bd6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	f003 0308 	and.w	r3, r3, #8
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d006      	beq.n	8004bd6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2208      	movs	r2, #8
 8004bce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 f8f5 	bl	8004dc0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
 8004bd8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d07b      	beq.n	8004cd8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	f003 0304 	and.w	r3, r3, #4
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d072      	beq.n	8004cd0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004bea:	6a3b      	ldr	r3, [r7, #32]
 8004bec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d008      	beq.n	8004c06 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d003      	beq.n	8004c06 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c00:	f043 0301 	orr.w	r3, r3, #1
 8004c04:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004c06:	6a3b      	ldr	r3, [r7, #32]
 8004c08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d008      	beq.n	8004c22 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d003      	beq.n	8004c22 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1c:	f043 0302 	orr.w	r3, r3, #2
 8004c20:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004c22:	6a3b      	ldr	r3, [r7, #32]
 8004c24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d008      	beq.n	8004c3e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d003      	beq.n	8004c3e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c38:	f043 0304 	orr.w	r3, r3, #4
 8004c3c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004c3e:	6a3b      	ldr	r3, [r7, #32]
 8004c40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d043      	beq.n	8004cd0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d03e      	beq.n	8004cd0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c58:	2b60      	cmp	r3, #96	; 0x60
 8004c5a:	d02b      	beq.n	8004cb4 <HAL_CAN_IRQHandler+0x32a>
 8004c5c:	2b60      	cmp	r3, #96	; 0x60
 8004c5e:	d82e      	bhi.n	8004cbe <HAL_CAN_IRQHandler+0x334>
 8004c60:	2b50      	cmp	r3, #80	; 0x50
 8004c62:	d022      	beq.n	8004caa <HAL_CAN_IRQHandler+0x320>
 8004c64:	2b50      	cmp	r3, #80	; 0x50
 8004c66:	d82a      	bhi.n	8004cbe <HAL_CAN_IRQHandler+0x334>
 8004c68:	2b40      	cmp	r3, #64	; 0x40
 8004c6a:	d019      	beq.n	8004ca0 <HAL_CAN_IRQHandler+0x316>
 8004c6c:	2b40      	cmp	r3, #64	; 0x40
 8004c6e:	d826      	bhi.n	8004cbe <HAL_CAN_IRQHandler+0x334>
 8004c70:	2b30      	cmp	r3, #48	; 0x30
 8004c72:	d010      	beq.n	8004c96 <HAL_CAN_IRQHandler+0x30c>
 8004c74:	2b30      	cmp	r3, #48	; 0x30
 8004c76:	d822      	bhi.n	8004cbe <HAL_CAN_IRQHandler+0x334>
 8004c78:	2b10      	cmp	r3, #16
 8004c7a:	d002      	beq.n	8004c82 <HAL_CAN_IRQHandler+0x2f8>
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	d005      	beq.n	8004c8c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004c80:	e01d      	b.n	8004cbe <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c84:	f043 0308 	orr.w	r3, r3, #8
 8004c88:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004c8a:	e019      	b.n	8004cc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8e:	f043 0310 	orr.w	r3, r3, #16
 8004c92:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004c94:	e014      	b.n	8004cc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c98:	f043 0320 	orr.w	r3, r3, #32
 8004c9c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004c9e:	e00f      	b.n	8004cc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ca6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004ca8:	e00a      	b.n	8004cc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cb0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004cb2:	e005      	b.n	8004cc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cba:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004cbc:	e000      	b.n	8004cc0 <HAL_CAN_IRQHandler+0x336>
            break;
 8004cbe:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	699a      	ldr	r2, [r3, #24]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004cce:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2204      	movs	r2, #4
 8004cd6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d008      	beq.n	8004cf0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce4:	431a      	orrs	r2, r3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f872 	bl	8004dd4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004cf0:	bf00      	nop
 8004cf2:	3728      	adds	r7, #40	; 0x28
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004d28:	bf00      	nop
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b083      	sub	sp, #12
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004d78:	bf00      	nop
 8004d7a:	370c      	adds	r7, #12
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b083      	sub	sp, #12
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004d8c:	bf00      	nop
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004da0:	bf00      	nop
 8004da2:	370c      	adds	r7, #12
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004db4:	bf00      	nop
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr

08004dd4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004ddc:	bf00      	nop
 8004dde:	370c      	adds	r7, #12
 8004de0:	46bd      	mov	sp, r7
 8004de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de6:	4770      	bx	lr

08004de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f003 0307 	and.w	r3, r3, #7
 8004df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004df8:	4b0c      	ldr	r3, [pc, #48]	; (8004e2c <__NVIC_SetPriorityGrouping+0x44>)
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004e04:	4013      	ands	r3, r2
 8004e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004e14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e1a:	4a04      	ldr	r2, [pc, #16]	; (8004e2c <__NVIC_SetPriorityGrouping+0x44>)
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	60d3      	str	r3, [r2, #12]
}
 8004e20:	bf00      	nop
 8004e22:	3714      	adds	r7, #20
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr
 8004e2c:	e000ed00 	.word	0xe000ed00

08004e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e30:	b480      	push	{r7}
 8004e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e34:	4b04      	ldr	r3, [pc, #16]	; (8004e48 <__NVIC_GetPriorityGrouping+0x18>)
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	0a1b      	lsrs	r3, r3, #8
 8004e3a:	f003 0307 	and.w	r3, r3, #7
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr
 8004e48:	e000ed00 	.word	0xe000ed00

08004e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	4603      	mov	r3, r0
 8004e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	db0b      	blt.n	8004e76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e5e:	79fb      	ldrb	r3, [r7, #7]
 8004e60:	f003 021f 	and.w	r2, r3, #31
 8004e64:	4907      	ldr	r1, [pc, #28]	; (8004e84 <__NVIC_EnableIRQ+0x38>)
 8004e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e6a:	095b      	lsrs	r3, r3, #5
 8004e6c:	2001      	movs	r0, #1
 8004e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8004e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	e000e100 	.word	0xe000e100

08004e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	4603      	mov	r3, r0
 8004e90:	6039      	str	r1, [r7, #0]
 8004e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	db0a      	blt.n	8004eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	b2da      	uxtb	r2, r3
 8004ea0:	490c      	ldr	r1, [pc, #48]	; (8004ed4 <__NVIC_SetPriority+0x4c>)
 8004ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ea6:	0112      	lsls	r2, r2, #4
 8004ea8:	b2d2      	uxtb	r2, r2
 8004eaa:	440b      	add	r3, r1
 8004eac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004eb0:	e00a      	b.n	8004ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	b2da      	uxtb	r2, r3
 8004eb6:	4908      	ldr	r1, [pc, #32]	; (8004ed8 <__NVIC_SetPriority+0x50>)
 8004eb8:	79fb      	ldrb	r3, [r7, #7]
 8004eba:	f003 030f 	and.w	r3, r3, #15
 8004ebe:	3b04      	subs	r3, #4
 8004ec0:	0112      	lsls	r2, r2, #4
 8004ec2:	b2d2      	uxtb	r2, r2
 8004ec4:	440b      	add	r3, r1
 8004ec6:	761a      	strb	r2, [r3, #24]
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr
 8004ed4:	e000e100 	.word	0xe000e100
 8004ed8:	e000ed00 	.word	0xe000ed00

08004edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b089      	sub	sp, #36	; 0x24
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	f1c3 0307 	rsb	r3, r3, #7
 8004ef6:	2b04      	cmp	r3, #4
 8004ef8:	bf28      	it	cs
 8004efa:	2304      	movcs	r3, #4
 8004efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	3304      	adds	r3, #4
 8004f02:	2b06      	cmp	r3, #6
 8004f04:	d902      	bls.n	8004f0c <NVIC_EncodePriority+0x30>
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	3b03      	subs	r3, #3
 8004f0a:	e000      	b.n	8004f0e <NVIC_EncodePriority+0x32>
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	fa02 f303 	lsl.w	r3, r2, r3
 8004f1a:	43da      	mvns	r2, r3
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	401a      	ands	r2, r3
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f2e:	43d9      	mvns	r1, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f34:	4313      	orrs	r3, r2
         );
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3724      	adds	r7, #36	; 0x24
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f42:	b580      	push	{r7, lr}
 8004f44:	b082      	sub	sp, #8
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f7ff ff4c 	bl	8004de8 <__NVIC_SetPriorityGrouping>
}
 8004f50:	bf00      	nop
 8004f52:	3708      	adds	r7, #8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	4603      	mov	r3, r0
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
 8004f64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004f66:	2300      	movs	r3, #0
 8004f68:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004f6a:	f7ff ff61 	bl	8004e30 <__NVIC_GetPriorityGrouping>
 8004f6e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	68b9      	ldr	r1, [r7, #8]
 8004f74:	6978      	ldr	r0, [r7, #20]
 8004f76:	f7ff ffb1 	bl	8004edc <NVIC_EncodePriority>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f80:	4611      	mov	r1, r2
 8004f82:	4618      	mov	r0, r3
 8004f84:	f7ff ff80 	bl	8004e88 <__NVIC_SetPriority>
}
 8004f88:	bf00      	nop
 8004f8a:	3718      	adds	r7, #24
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b082      	sub	sp, #8
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	4603      	mov	r3, r0
 8004f98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7ff ff54 	bl	8004e4c <__NVIC_EnableIRQ>
}
 8004fa4:	bf00      	nop
 8004fa6:	3708      	adds	r7, #8
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004fb8:	f7ff f85c 	bl	8004074 <HAL_GetTick>
 8004fbc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d101      	bne.n	8004fc8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e099      	b.n	80050fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f022 0201 	bic.w	r2, r2, #1
 8004fe6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004fe8:	e00f      	b.n	800500a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004fea:	f7ff f843 	bl	8004074 <HAL_GetTick>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	1ad3      	subs	r3, r2, r3
 8004ff4:	2b05      	cmp	r3, #5
 8004ff6:	d908      	bls.n	800500a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2203      	movs	r2, #3
 8005002:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e078      	b.n	80050fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0301 	and.w	r3, r3, #1
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1e8      	bne.n	8004fea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	4b38      	ldr	r3, [pc, #224]	; (8005104 <HAL_DMA_Init+0x158>)
 8005024:	4013      	ands	r3, r2
 8005026:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005036:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	691b      	ldr	r3, [r3, #16]
 800503c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005042:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800504e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6a1b      	ldr	r3, [r3, #32]
 8005054:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	4313      	orrs	r3, r2
 800505a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005060:	2b04      	cmp	r3, #4
 8005062:	d107      	bne.n	8005074 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506c:	4313      	orrs	r3, r2
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	4313      	orrs	r3, r2
 8005072:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	f023 0307 	bic.w	r3, r3, #7
 800508a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	4313      	orrs	r3, r2
 8005094:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509a:	2b04      	cmp	r3, #4
 800509c:	d117      	bne.n	80050ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d00e      	beq.n	80050ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 fb01 	bl	80056b8 <DMA_CheckFifoParam>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d008      	beq.n	80050ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2240      	movs	r2, #64	; 0x40
 80050c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80050ca:	2301      	movs	r3, #1
 80050cc:	e016      	b.n	80050fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	697a      	ldr	r2, [r7, #20]
 80050d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 fab8 	bl	800564c <DMA_CalcBaseAndBitshift>
 80050dc:	4603      	mov	r3, r0
 80050de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050e4:	223f      	movs	r2, #63	; 0x3f
 80050e6:	409a      	lsls	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2201      	movs	r2, #1
 80050f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3718      	adds	r7, #24
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	f010803f 	.word	0xf010803f

08005108 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b086      	sub	sp, #24
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	607a      	str	r2, [r7, #4]
 8005114:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005116:	2300      	movs	r3, #0
 8005118:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800511e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005126:	2b01      	cmp	r3, #1
 8005128:	d101      	bne.n	800512e <HAL_DMA_Start_IT+0x26>
 800512a:	2302      	movs	r3, #2
 800512c:	e040      	b.n	80051b0 <HAL_DMA_Start_IT+0xa8>
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800513c:	b2db      	uxtb	r3, r3
 800513e:	2b01      	cmp	r3, #1
 8005140:	d12f      	bne.n	80051a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2202      	movs	r2, #2
 8005146:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	68b9      	ldr	r1, [r7, #8]
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	f000 fa4a 	bl	80055f0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005160:	223f      	movs	r2, #63	; 0x3f
 8005162:	409a      	lsls	r2, r3
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f042 0216 	orr.w	r2, r2, #22
 8005176:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517c:	2b00      	cmp	r3, #0
 800517e:	d007      	beq.n	8005190 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0208 	orr.w	r2, r2, #8
 800518e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f042 0201 	orr.w	r2, r2, #1
 800519e:	601a      	str	r2, [r3, #0]
 80051a0:	e005      	b.n	80051ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80051aa:	2302      	movs	r3, #2
 80051ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80051ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3718      	adds	r7, #24
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80051c6:	f7fe ff55 	bl	8004074 <HAL_GetTick>
 80051ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b02      	cmp	r3, #2
 80051d6:	d008      	beq.n	80051ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2280      	movs	r2, #128	; 0x80
 80051dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	e052      	b.n	8005290 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f022 0216 	bic.w	r2, r2, #22
 80051f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	695a      	ldr	r2, [r3, #20]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005208:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520e:	2b00      	cmp	r3, #0
 8005210:	d103      	bne.n	800521a <HAL_DMA_Abort+0x62>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005216:	2b00      	cmp	r3, #0
 8005218:	d007      	beq.n	800522a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f022 0208 	bic.w	r2, r2, #8
 8005228:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f022 0201 	bic.w	r2, r2, #1
 8005238:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800523a:	e013      	b.n	8005264 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800523c:	f7fe ff1a 	bl	8004074 <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b05      	cmp	r3, #5
 8005248:	d90c      	bls.n	8005264 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2220      	movs	r2, #32
 800524e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2203      	movs	r2, #3
 800525c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8005260:	2303      	movs	r3, #3
 8005262:	e015      	b.n	8005290 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 0301 	and.w	r3, r3, #1
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1e4      	bne.n	800523c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005276:	223f      	movs	r2, #63	; 0x3f
 8005278:	409a      	lsls	r2, r3
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	3710      	adds	r7, #16
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d004      	beq.n	80052b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2280      	movs	r2, #128	; 0x80
 80052b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e00c      	b.n	80052d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2205      	movs	r2, #5
 80052ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f022 0201 	bic.w	r2, r2, #1
 80052cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80052e4:	2300      	movs	r3, #0
 80052e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80052e8:	4b92      	ldr	r3, [pc, #584]	; (8005534 <HAL_DMA_IRQHandler+0x258>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a92      	ldr	r2, [pc, #584]	; (8005538 <HAL_DMA_IRQHandler+0x25c>)
 80052ee:	fba2 2303 	umull	r2, r3, r2, r3
 80052f2:	0a9b      	lsrs	r3, r3, #10
 80052f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005306:	2208      	movs	r2, #8
 8005308:	409a      	lsls	r2, r3
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	4013      	ands	r3, r2
 800530e:	2b00      	cmp	r3, #0
 8005310:	d01a      	beq.n	8005348 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0304 	and.w	r3, r3, #4
 800531c:	2b00      	cmp	r3, #0
 800531e:	d013      	beq.n	8005348 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	681a      	ldr	r2, [r3, #0]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0204 	bic.w	r2, r2, #4
 800532e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005334:	2208      	movs	r2, #8
 8005336:	409a      	lsls	r2, r3
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005340:	f043 0201 	orr.w	r2, r3, #1
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800534c:	2201      	movs	r2, #1
 800534e:	409a      	lsls	r2, r3
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	4013      	ands	r3, r2
 8005354:	2b00      	cmp	r3, #0
 8005356:	d012      	beq.n	800537e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00b      	beq.n	800537e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800536a:	2201      	movs	r2, #1
 800536c:	409a      	lsls	r2, r3
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005376:	f043 0202 	orr.w	r2, r3, #2
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005382:	2204      	movs	r2, #4
 8005384:	409a      	lsls	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	4013      	ands	r3, r2
 800538a:	2b00      	cmp	r3, #0
 800538c:	d012      	beq.n	80053b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00b      	beq.n	80053b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053a0:	2204      	movs	r2, #4
 80053a2:	409a      	lsls	r2, r3
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053ac:	f043 0204 	orr.w	r2, r3, #4
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053b8:	2210      	movs	r2, #16
 80053ba:	409a      	lsls	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	4013      	ands	r3, r2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d043      	beq.n	800544c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0308 	and.w	r3, r3, #8
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d03c      	beq.n	800544c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053d6:	2210      	movs	r2, #16
 80053d8:	409a      	lsls	r2, r3
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d018      	beq.n	800541e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d108      	bne.n	800540c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d024      	beq.n	800544c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	4798      	blx	r3
 800540a:	e01f      	b.n	800544c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005410:	2b00      	cmp	r3, #0
 8005412:	d01b      	beq.n	800544c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	4798      	blx	r3
 800541c:	e016      	b.n	800544c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005428:	2b00      	cmp	r3, #0
 800542a:	d107      	bne.n	800543c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681a      	ldr	r2, [r3, #0]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f022 0208 	bic.w	r2, r2, #8
 800543a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005440:	2b00      	cmp	r3, #0
 8005442:	d003      	beq.n	800544c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005450:	2220      	movs	r2, #32
 8005452:	409a      	lsls	r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	4013      	ands	r3, r2
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 808e 	beq.w	800557a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0310 	and.w	r3, r3, #16
 8005468:	2b00      	cmp	r3, #0
 800546a:	f000 8086 	beq.w	800557a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005472:	2220      	movs	r2, #32
 8005474:	409a      	lsls	r2, r3
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b05      	cmp	r3, #5
 8005484:	d136      	bne.n	80054f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f022 0216 	bic.w	r2, r2, #22
 8005494:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	695a      	ldr	r2, [r3, #20]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d103      	bne.n	80054b6 <HAL_DMA_IRQHandler+0x1da>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d007      	beq.n	80054c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f022 0208 	bic.w	r2, r2, #8
 80054c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ca:	223f      	movs	r2, #63	; 0x3f
 80054cc:	409a      	lsls	r2, r3
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d07d      	beq.n	80055e6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	4798      	blx	r3
        }
        return;
 80054f2:	e078      	b.n	80055e6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d01c      	beq.n	800553c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800550c:	2b00      	cmp	r3, #0
 800550e:	d108      	bne.n	8005522 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005514:	2b00      	cmp	r3, #0
 8005516:	d030      	beq.n	800557a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	4798      	blx	r3
 8005520:	e02b      	b.n	800557a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005526:	2b00      	cmp	r3, #0
 8005528:	d027      	beq.n	800557a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	4798      	blx	r3
 8005532:	e022      	b.n	800557a <HAL_DMA_IRQHandler+0x29e>
 8005534:	20000078 	.word	0x20000078
 8005538:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10f      	bne.n	800556a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681a      	ldr	r2, [r3, #0]
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f022 0210 	bic.w	r2, r2, #16
 8005558:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2201      	movs	r2, #1
 8005566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800556e:	2b00      	cmp	r3, #0
 8005570:	d003      	beq.n	800557a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800557e:	2b00      	cmp	r3, #0
 8005580:	d032      	beq.n	80055e8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005586:	f003 0301 	and.w	r3, r3, #1
 800558a:	2b00      	cmp	r3, #0
 800558c:	d022      	beq.n	80055d4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2205      	movs	r2, #5
 8005592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 0201 	bic.w	r2, r2, #1
 80055a4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	3301      	adds	r3, #1
 80055aa:	60bb      	str	r3, [r7, #8]
 80055ac:	697a      	ldr	r2, [r7, #20]
 80055ae:	429a      	cmp	r2, r3
 80055b0:	d307      	bcc.n	80055c2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0301 	and.w	r3, r3, #1
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d1f2      	bne.n	80055a6 <HAL_DMA_IRQHandler+0x2ca>
 80055c0:	e000      	b.n	80055c4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80055c2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d005      	beq.n	80055e8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	4798      	blx	r3
 80055e4:	e000      	b.n	80055e8 <HAL_DMA_IRQHandler+0x30c>
        return;
 80055e6:	bf00      	nop
    }
  }
}
 80055e8:	3718      	adds	r7, #24
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}
 80055ee:	bf00      	nop

080055f0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b085      	sub	sp, #20
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]
 80055fc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800560c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	2b40      	cmp	r3, #64	; 0x40
 800561c:	d108      	bne.n	8005630 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800562e:	e007      	b.n	8005640 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	60da      	str	r2, [r3, #12]
}
 8005640:	bf00      	nop
 8005642:	3714      	adds	r7, #20
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	b2db      	uxtb	r3, r3
 800565a:	3b10      	subs	r3, #16
 800565c:	4a14      	ldr	r2, [pc, #80]	; (80056b0 <DMA_CalcBaseAndBitshift+0x64>)
 800565e:	fba2 2303 	umull	r2, r3, r2, r3
 8005662:	091b      	lsrs	r3, r3, #4
 8005664:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005666:	4a13      	ldr	r2, [pc, #76]	; (80056b4 <DMA_CalcBaseAndBitshift+0x68>)
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	4413      	add	r3, r2
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	461a      	mov	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2b03      	cmp	r3, #3
 8005678:	d909      	bls.n	800568e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005682:	f023 0303 	bic.w	r3, r3, #3
 8005686:	1d1a      	adds	r2, r3, #4
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	659a      	str	r2, [r3, #88]	; 0x58
 800568c:	e007      	b.n	800569e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005696:	f023 0303 	bic.w	r3, r3, #3
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop
 80056b0:	aaaaaaab 	.word	0xaaaaaaab
 80056b4:	0800ba88 	.word	0x0800ba88

080056b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056c0:	2300      	movs	r3, #0
 80056c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	699b      	ldr	r3, [r3, #24]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d11f      	bne.n	8005712 <DMA_CheckFifoParam+0x5a>
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	2b03      	cmp	r3, #3
 80056d6:	d856      	bhi.n	8005786 <DMA_CheckFifoParam+0xce>
 80056d8:	a201      	add	r2, pc, #4	; (adr r2, 80056e0 <DMA_CheckFifoParam+0x28>)
 80056da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056de:	bf00      	nop
 80056e0:	080056f1 	.word	0x080056f1
 80056e4:	08005703 	.word	0x08005703
 80056e8:	080056f1 	.word	0x080056f1
 80056ec:	08005787 	.word	0x08005787
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d046      	beq.n	800578a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005700:	e043      	b.n	800578a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005706:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800570a:	d140      	bne.n	800578e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005710:	e03d      	b.n	800578e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800571a:	d121      	bne.n	8005760 <DMA_CheckFifoParam+0xa8>
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	2b03      	cmp	r3, #3
 8005720:	d837      	bhi.n	8005792 <DMA_CheckFifoParam+0xda>
 8005722:	a201      	add	r2, pc, #4	; (adr r2, 8005728 <DMA_CheckFifoParam+0x70>)
 8005724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005728:	08005739 	.word	0x08005739
 800572c:	0800573f 	.word	0x0800573f
 8005730:	08005739 	.word	0x08005739
 8005734:	08005751 	.word	0x08005751
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	73fb      	strb	r3, [r7, #15]
      break;
 800573c:	e030      	b.n	80057a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005742:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d025      	beq.n	8005796 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800574e:	e022      	b.n	8005796 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005754:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005758:	d11f      	bne.n	800579a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800575e:	e01c      	b.n	800579a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	2b02      	cmp	r3, #2
 8005764:	d903      	bls.n	800576e <DMA_CheckFifoParam+0xb6>
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	2b03      	cmp	r3, #3
 800576a:	d003      	beq.n	8005774 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800576c:	e018      	b.n	80057a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	73fb      	strb	r3, [r7, #15]
      break;
 8005772:	e015      	b.n	80057a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005778:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00e      	beq.n	800579e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	73fb      	strb	r3, [r7, #15]
      break;
 8005784:	e00b      	b.n	800579e <DMA_CheckFifoParam+0xe6>
      break;
 8005786:	bf00      	nop
 8005788:	e00a      	b.n	80057a0 <DMA_CheckFifoParam+0xe8>
      break;
 800578a:	bf00      	nop
 800578c:	e008      	b.n	80057a0 <DMA_CheckFifoParam+0xe8>
      break;
 800578e:	bf00      	nop
 8005790:	e006      	b.n	80057a0 <DMA_CheckFifoParam+0xe8>
      break;
 8005792:	bf00      	nop
 8005794:	e004      	b.n	80057a0 <DMA_CheckFifoParam+0xe8>
      break;
 8005796:	bf00      	nop
 8005798:	e002      	b.n	80057a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800579a:	bf00      	nop
 800579c:	e000      	b.n	80057a0 <DMA_CheckFifoParam+0xe8>
      break;
 800579e:	bf00      	nop
    }
  } 
  
  return status; 
 80057a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3714      	adds	r7, #20
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr
 80057ae:	bf00      	nop

080057b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b089      	sub	sp, #36	; 0x24
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80057ba:	2300      	movs	r3, #0
 80057bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80057be:	2300      	movs	r3, #0
 80057c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80057c2:	2300      	movs	r3, #0
 80057c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057c6:	2300      	movs	r3, #0
 80057c8:	61fb      	str	r3, [r7, #28]
 80057ca:	e165      	b.n	8005a98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80057cc:	2201      	movs	r2, #1
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	fa02 f303 	lsl.w	r3, r2, r3
 80057d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	697a      	ldr	r2, [r7, #20]
 80057dc:	4013      	ands	r3, r2
 80057de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80057e0:	693a      	ldr	r2, [r7, #16]
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	f040 8154 	bne.w	8005a92 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f003 0303 	and.w	r3, r3, #3
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d005      	beq.n	8005802 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d130      	bne.n	8005864 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	005b      	lsls	r3, r3, #1
 800580c:	2203      	movs	r2, #3
 800580e:	fa02 f303 	lsl.w	r3, r2, r3
 8005812:	43db      	mvns	r3, r3
 8005814:	69ba      	ldr	r2, [r7, #24]
 8005816:	4013      	ands	r3, r2
 8005818:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	68da      	ldr	r2, [r3, #12]
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	005b      	lsls	r3, r3, #1
 8005822:	fa02 f303 	lsl.w	r3, r2, r3
 8005826:	69ba      	ldr	r2, [r7, #24]
 8005828:	4313      	orrs	r3, r2
 800582a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	69ba      	ldr	r2, [r7, #24]
 8005830:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005838:	2201      	movs	r2, #1
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	fa02 f303 	lsl.w	r3, r2, r3
 8005840:	43db      	mvns	r3, r3
 8005842:	69ba      	ldr	r2, [r7, #24]
 8005844:	4013      	ands	r3, r2
 8005846:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	091b      	lsrs	r3, r3, #4
 800584e:	f003 0201 	and.w	r2, r3, #1
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	fa02 f303 	lsl.w	r3, r2, r3
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	4313      	orrs	r3, r2
 800585c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	69ba      	ldr	r2, [r7, #24]
 8005862:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	f003 0303 	and.w	r3, r3, #3
 800586c:	2b03      	cmp	r3, #3
 800586e:	d017      	beq.n	80058a0 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	68db      	ldr	r3, [r3, #12]
 8005874:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	005b      	lsls	r3, r3, #1
 800587a:	2203      	movs	r2, #3
 800587c:	fa02 f303 	lsl.w	r3, r2, r3
 8005880:	43db      	mvns	r3, r3
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	4013      	ands	r3, r2
 8005886:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	689a      	ldr	r2, [r3, #8]
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	005b      	lsls	r3, r3, #1
 8005890:	fa02 f303 	lsl.w	r3, r2, r3
 8005894:	69ba      	ldr	r2, [r7, #24]
 8005896:	4313      	orrs	r3, r2
 8005898:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	69ba      	ldr	r2, [r7, #24]
 800589e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	f003 0303 	and.w	r3, r3, #3
 80058a8:	2b02      	cmp	r3, #2
 80058aa:	d123      	bne.n	80058f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	08da      	lsrs	r2, r3, #3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	3208      	adds	r2, #8
 80058b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80058ba:	69fb      	ldr	r3, [r7, #28]
 80058bc:	f003 0307 	and.w	r3, r3, #7
 80058c0:	009b      	lsls	r3, r3, #2
 80058c2:	220f      	movs	r2, #15
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	43db      	mvns	r3, r3
 80058ca:	69ba      	ldr	r2, [r7, #24]
 80058cc:	4013      	ands	r3, r2
 80058ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	f003 0307 	and.w	r3, r3, #7
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	69ba      	ldr	r2, [r7, #24]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	08da      	lsrs	r2, r3, #3
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	3208      	adds	r2, #8
 80058ee:	69b9      	ldr	r1, [r7, #24]
 80058f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	005b      	lsls	r3, r3, #1
 80058fe:	2203      	movs	r2, #3
 8005900:	fa02 f303 	lsl.w	r3, r2, r3
 8005904:	43db      	mvns	r3, r3
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	4013      	ands	r3, r2
 800590a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f003 0203 	and.w	r2, r3, #3
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	005b      	lsls	r3, r3, #1
 8005918:	fa02 f303 	lsl.w	r3, r2, r3
 800591c:	69ba      	ldr	r2, [r7, #24]
 800591e:	4313      	orrs	r3, r2
 8005920:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	69ba      	ldr	r2, [r7, #24]
 8005926:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005930:	2b00      	cmp	r3, #0
 8005932:	f000 80ae 	beq.w	8005a92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005936:	2300      	movs	r3, #0
 8005938:	60fb      	str	r3, [r7, #12]
 800593a:	4b5d      	ldr	r3, [pc, #372]	; (8005ab0 <HAL_GPIO_Init+0x300>)
 800593c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800593e:	4a5c      	ldr	r2, [pc, #368]	; (8005ab0 <HAL_GPIO_Init+0x300>)
 8005940:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005944:	6453      	str	r3, [r2, #68]	; 0x44
 8005946:	4b5a      	ldr	r3, [pc, #360]	; (8005ab0 <HAL_GPIO_Init+0x300>)
 8005948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800594a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800594e:	60fb      	str	r3, [r7, #12]
 8005950:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005952:	4a58      	ldr	r2, [pc, #352]	; (8005ab4 <HAL_GPIO_Init+0x304>)
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	089b      	lsrs	r3, r3, #2
 8005958:	3302      	adds	r3, #2
 800595a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800595e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	f003 0303 	and.w	r3, r3, #3
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	220f      	movs	r2, #15
 800596a:	fa02 f303 	lsl.w	r3, r2, r3
 800596e:	43db      	mvns	r3, r3
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	4013      	ands	r3, r2
 8005974:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a4f      	ldr	r2, [pc, #316]	; (8005ab8 <HAL_GPIO_Init+0x308>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d025      	beq.n	80059ca <HAL_GPIO_Init+0x21a>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a4e      	ldr	r2, [pc, #312]	; (8005abc <HAL_GPIO_Init+0x30c>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d01f      	beq.n	80059c6 <HAL_GPIO_Init+0x216>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	4a4d      	ldr	r2, [pc, #308]	; (8005ac0 <HAL_GPIO_Init+0x310>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d019      	beq.n	80059c2 <HAL_GPIO_Init+0x212>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	4a4c      	ldr	r2, [pc, #304]	; (8005ac4 <HAL_GPIO_Init+0x314>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d013      	beq.n	80059be <HAL_GPIO_Init+0x20e>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a4b      	ldr	r2, [pc, #300]	; (8005ac8 <HAL_GPIO_Init+0x318>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d00d      	beq.n	80059ba <HAL_GPIO_Init+0x20a>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a4a      	ldr	r2, [pc, #296]	; (8005acc <HAL_GPIO_Init+0x31c>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d007      	beq.n	80059b6 <HAL_GPIO_Init+0x206>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a49      	ldr	r2, [pc, #292]	; (8005ad0 <HAL_GPIO_Init+0x320>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d101      	bne.n	80059b2 <HAL_GPIO_Init+0x202>
 80059ae:	2306      	movs	r3, #6
 80059b0:	e00c      	b.n	80059cc <HAL_GPIO_Init+0x21c>
 80059b2:	2307      	movs	r3, #7
 80059b4:	e00a      	b.n	80059cc <HAL_GPIO_Init+0x21c>
 80059b6:	2305      	movs	r3, #5
 80059b8:	e008      	b.n	80059cc <HAL_GPIO_Init+0x21c>
 80059ba:	2304      	movs	r3, #4
 80059bc:	e006      	b.n	80059cc <HAL_GPIO_Init+0x21c>
 80059be:	2303      	movs	r3, #3
 80059c0:	e004      	b.n	80059cc <HAL_GPIO_Init+0x21c>
 80059c2:	2302      	movs	r3, #2
 80059c4:	e002      	b.n	80059cc <HAL_GPIO_Init+0x21c>
 80059c6:	2301      	movs	r3, #1
 80059c8:	e000      	b.n	80059cc <HAL_GPIO_Init+0x21c>
 80059ca:	2300      	movs	r3, #0
 80059cc:	69fa      	ldr	r2, [r7, #28]
 80059ce:	f002 0203 	and.w	r2, r2, #3
 80059d2:	0092      	lsls	r2, r2, #2
 80059d4:	4093      	lsls	r3, r2
 80059d6:	69ba      	ldr	r2, [r7, #24]
 80059d8:	4313      	orrs	r3, r2
 80059da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059dc:	4935      	ldr	r1, [pc, #212]	; (8005ab4 <HAL_GPIO_Init+0x304>)
 80059de:	69fb      	ldr	r3, [r7, #28]
 80059e0:	089b      	lsrs	r3, r3, #2
 80059e2:	3302      	adds	r3, #2
 80059e4:	69ba      	ldr	r2, [r7, #24]
 80059e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80059ea:	4b3a      	ldr	r3, [pc, #232]	; (8005ad4 <HAL_GPIO_Init+0x324>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059f0:	693b      	ldr	r3, [r7, #16]
 80059f2:	43db      	mvns	r3, r3
 80059f4:	69ba      	ldr	r2, [r7, #24]
 80059f6:	4013      	ands	r3, r2
 80059f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d003      	beq.n	8005a0e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005a06:	69ba      	ldr	r2, [r7, #24]
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005a0e:	4a31      	ldr	r2, [pc, #196]	; (8005ad4 <HAL_GPIO_Init+0x324>)
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005a14:	4b2f      	ldr	r3, [pc, #188]	; (8005ad4 <HAL_GPIO_Init+0x324>)
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	43db      	mvns	r3, r3
 8005a1e:	69ba      	ldr	r2, [r7, #24]
 8005a20:	4013      	ands	r3, r2
 8005a22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d003      	beq.n	8005a38 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005a30:	69ba      	ldr	r2, [r7, #24]
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005a38:	4a26      	ldr	r2, [pc, #152]	; (8005ad4 <HAL_GPIO_Init+0x324>)
 8005a3a:	69bb      	ldr	r3, [r7, #24]
 8005a3c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a3e:	4b25      	ldr	r3, [pc, #148]	; (8005ad4 <HAL_GPIO_Init+0x324>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	43db      	mvns	r3, r3
 8005a48:	69ba      	ldr	r2, [r7, #24]
 8005a4a:	4013      	ands	r3, r2
 8005a4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d003      	beq.n	8005a62 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005a5a:	69ba      	ldr	r2, [r7, #24]
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005a62:	4a1c      	ldr	r2, [pc, #112]	; (8005ad4 <HAL_GPIO_Init+0x324>)
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005a68:	4b1a      	ldr	r3, [pc, #104]	; (8005ad4 <HAL_GPIO_Init+0x324>)
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a6e:	693b      	ldr	r3, [r7, #16]
 8005a70:	43db      	mvns	r3, r3
 8005a72:	69ba      	ldr	r2, [r7, #24]
 8005a74:	4013      	ands	r3, r2
 8005a76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d003      	beq.n	8005a8c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005a84:	69ba      	ldr	r2, [r7, #24]
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005a8c:	4a11      	ldr	r2, [pc, #68]	; (8005ad4 <HAL_GPIO_Init+0x324>)
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	3301      	adds	r3, #1
 8005a96:	61fb      	str	r3, [r7, #28]
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	2b0f      	cmp	r3, #15
 8005a9c:	f67f ae96 	bls.w	80057cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005aa0:	bf00      	nop
 8005aa2:	bf00      	nop
 8005aa4:	3724      	adds	r7, #36	; 0x24
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	40023800 	.word	0x40023800
 8005ab4:	40013800 	.word	0x40013800
 8005ab8:	40020000 	.word	0x40020000
 8005abc:	40020400 	.word	0x40020400
 8005ac0:	40020800 	.word	0x40020800
 8005ac4:	40020c00 	.word	0x40020c00
 8005ac8:	40021000 	.word	0x40021000
 8005acc:	40021400 	.word	0x40021400
 8005ad0:	40021800 	.word	0x40021800
 8005ad4:	40013c00 	.word	0x40013c00

08005ad8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b083      	sub	sp, #12
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	807b      	strh	r3, [r7, #2]
 8005ae4:	4613      	mov	r3, r2
 8005ae6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005ae8:	787b      	ldrb	r3, [r7, #1]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d003      	beq.n	8005af6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005aee:	887a      	ldrh	r2, [r7, #2]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005af4:	e003      	b.n	8005afe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005af6:	887b      	ldrh	r3, [r7, #2]
 8005af8:	041a      	lsls	r2, r3, #16
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	619a      	str	r2, [r3, #24]
}
 8005afe:	bf00      	nop
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
	...

08005b0c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b086      	sub	sp, #24
 8005b10:	af02      	add	r7, sp, #8
 8005b12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005b14:	f7fe faae 	bl	8004074 <HAL_GetTick>
 8005b18:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d101      	bne.n	8005b24 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e069      	b.n	8005bf8 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d10b      	bne.n	8005b48 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f7fd fb61 	bl	8003200 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005b3e:	f241 3188 	movw	r1, #5000	; 0x1388
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f000 fd46 	bl	80065d4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	3b01      	subs	r3, #1
 8005b58:	021a      	lsls	r2, r3, #8
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b66:	9300      	str	r3, [sp, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	2120      	movs	r1, #32
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 fd71 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 8005b74:	4603      	mov	r3, r0
 8005b76:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8005b78:	7afb      	ldrb	r3, [r7, #11]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d137      	bne.n	8005bee <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005b88:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	6852      	ldr	r2, [r2, #4]
 8005b90:	0611      	lsls	r1, r2, #24
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	68d2      	ldr	r2, [r2, #12]
 8005b96:	4311      	orrs	r1, r2
 8005b98:	687a      	ldr	r2, [r7, #4]
 8005b9a:	69d2      	ldr	r2, [r2, #28]
 8005b9c:	4311      	orrs	r1, r2
 8005b9e:	687a      	ldr	r2, [r7, #4]
 8005ba0:	6a12      	ldr	r2, [r2, #32]
 8005ba2:	4311      	orrs	r1, r2
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	6812      	ldr	r2, [r2, #0]
 8005ba8:	430b      	orrs	r3, r1
 8005baa:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685a      	ldr	r2, [r3, #4]
 8005bb2:	4b13      	ldr	r3, [pc, #76]	; (8005c00 <HAL_QSPI_Init+0xf4>)
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	6912      	ldr	r2, [r2, #16]
 8005bba:	0411      	lsls	r1, r2, #16
 8005bbc:	687a      	ldr	r2, [r7, #4]
 8005bbe:	6952      	ldr	r2, [r2, #20]
 8005bc0:	4311      	orrs	r1, r2
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	6992      	ldr	r2, [r2, #24]
 8005bc6:	4311      	orrs	r1, r2
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	6812      	ldr	r2, [r2, #0]
 8005bcc:	430b      	orrs	r3, r1
 8005bce:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f042 0201 	orr.w	r2, r2, #1
 8005bde:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8005bf6:	7afb      	ldrb	r3, [r7, #11]
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3710      	adds	r7, #16
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}
 8005c00:	ffe0f8fe 	.word	0xffe0f8fe

08005c04 <HAL_QSPI_IRQHandler>:
  * @brief Handle QSPI interrupt request.
  * @param hqspi : QSPI handle
  * @retval None
  */
void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b086      	sub	sp, #24
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t *data_reg;
  uint32_t flag = READ_REG(hqspi->Instance->SR);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	617b      	str	r3, [r7, #20]
  uint32_t itsource = READ_REG(hqspi->Instance->CR);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	613b      	str	r3, [r7, #16]

  /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/
  if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U))
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f003 0304 	and.w	r3, r3, #4
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d064      	beq.n	8005cf0 <HAL_QSPI_IRQHandler+0xec>
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d05f      	beq.n	8005cf0 <HAL_QSPI_IRQHandler+0xec>
  {
    data_reg = &hqspi->Instance->DR;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	3320      	adds	r3, #32
 8005c36:	60fb      	str	r3, [r7, #12]

    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b12      	cmp	r3, #18
 8005c42:	d125      	bne.n	8005c90 <HAL_QSPI_IRQHandler+0x8c>
    {
      /* Transmission process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005c44:	e01c      	b.n	8005c80 <HAL_QSPI_IRQHandler+0x7c>
      {
        if (hqspi->TxXferCount > 0U)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00f      	beq.n	8005c6e <HAL_QSPI_IRQHandler+0x6a>
        {
          /* Fill the FIFO until the threshold is reached */
          *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c52:	781a      	ldrb	r2, [r3, #0]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	701a      	strb	r2, [r3, #0]
          hqspi->pTxBuffPtr++;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c5c:	1c5a      	adds	r2, r3, #1
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	625a      	str	r2, [r3, #36]	; 0x24
          hqspi->TxXferCount--;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c66:	1e5a      	subs	r2, r3, #1
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	62da      	str	r2, [r3, #44]	; 0x2c
 8005c6c:	e008      	b.n	8005c80 <HAL_QSPI_IRQHandler+0x7c>
        }
        else
        {
          /* No more data available for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005c7c:	601a      	str	r2, [r3, #0]
          break;
 8005c7e:	e033      	b.n	8005ce8 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f003 0304 	and.w	r3, r3, #4
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d1db      	bne.n	8005c46 <HAL_QSPI_IRQHandler+0x42>
 8005c8e:	e02b      	b.n	8005ce8 <HAL_QSPI_IRQHandler+0xe4>
        }
      }
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	2b22      	cmp	r3, #34	; 0x22
 8005c9a:	d125      	bne.n	8005ce8 <HAL_QSPI_IRQHandler+0xe4>
    {
      /* Receiving Process */
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005c9c:	e01d      	b.n	8005cda <HAL_QSPI_IRQHandler+0xd6>
      {
        if (hqspi->RxXferCount > 0U)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d010      	beq.n	8005cc8 <HAL_QSPI_IRQHandler+0xc4>
        {
          /* Read the FIFO until the threshold is reached */
          *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	7812      	ldrb	r2, [r2, #0]
 8005cae:	b2d2      	uxtb	r2, r2
 8005cb0:	701a      	strb	r2, [r3, #0]
          hqspi->pRxBuffPtr++;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb6:	1c5a      	adds	r2, r3, #1
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	631a      	str	r2, [r3, #48]	; 0x30
          hqspi->RxXferCount--;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cc0:	1e5a      	subs	r2, r3, #1
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	639a      	str	r2, [r3, #56]	; 0x38
 8005cc6:	e008      	b.n	8005cda <HAL_QSPI_IRQHandler+0xd6>
        }
        else
        {
          /* All data have been received for the transfer */
          /* Disable the QSPI FIFO Threshold Interrupt */
          __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005cd6:	601a      	str	r2, [r3, #0]
          break;
 8005cd8:	e006      	b.n	8005ce8 <HAL_QSPI_IRQHandler+0xe4>
      while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f003 0304 	and.w	r3, r3, #4
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d1da      	bne.n	8005c9e <HAL_QSPI_IRQHandler+0x9a>

    /* FIFO Threshold callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->FifoThresholdCallback(hqspi);
#else
    HAL_QSPI_FifoThresholdCallback(hqspi);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f000 fb8b 	bl	8006404 <HAL_QSPI_FifoThresholdCallback>
 8005cee:	e142      	b.n	8005f76 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Complete interrupt occurred -------------------------------*/
  else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U))
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	f003 0302 	and.w	r3, r3, #2
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	f000 80b6 	beq.w	8005e68 <HAL_QSPI_IRQHandler+0x264>
 8005cfc:	693b      	ldr	r3, [r7, #16]
 8005cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	f000 80b0 	beq.w	8005e68 <HAL_QSPI_IRQHandler+0x264>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2202      	movs	r2, #2
 8005d0e:	60da      	str	r2, [r3, #12]

    /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 8005d1e:	601a      	str	r2, [r3, #0]

    /* Transfer complete callback */
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	2b12      	cmp	r3, #18
 8005d2a:	d123      	bne.n	8005d74 <HAL_QSPI_IRQHandler+0x170>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 0304 	and.w	r3, r3, #4
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d011      	beq.n	8005d5e <HAL_QSPI_IRQHandler+0x15a>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	681a      	ldr	r2, [r3, #0]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f022 0204 	bic.w	r2, r2, #4
 8005d48:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f022 0201 	bic.w	r2, r2, #1
 8005d5c:	601a      	str	r2, [r3, #0]
      }

      /* Clear Busy bit */
      HAL_QSPI_Abort_IT(hqspi);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 fbdc 	bl	800651c <HAL_QSPI_Abort_IT>

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2201      	movs	r2, #1
 8005d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* TX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->TxCpltCallback(hqspi);
#else
      HAL_QSPI_TxCpltCallback(hqspi);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 fb3f 	bl	80063f0 <HAL_QSPI_TxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005d72:	e0fd      	b.n	8005f70 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	2b22      	cmp	r3, #34	; 0x22
 8005d7e:	d146      	bne.n	8005e0e <HAL_QSPI_IRQHandler+0x20a>
    {
      if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0304 	and.w	r3, r3, #4
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d012      	beq.n	8005db4 <HAL_QSPI_IRQHandler+0x1b0>
      {
        /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
        CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f022 0204 	bic.w	r2, r2, #4
 8005d9c:	601a      	str	r2, [r3, #0]

        /* Disable the DMA channel */
        __HAL_DMA_DISABLE(hqspi->hdma);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f022 0201 	bic.w	r2, r2, #1
 8005db0:	601a      	str	r2, [r3, #0]
 8005db2:	e021      	b.n	8005df8 <HAL_QSPI_IRQHandler+0x1f4>
      }
      else
      {
        data_reg = &hqspi->Instance->DR;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	3320      	adds	r3, #32
 8005dba:	60fb      	str	r3, [r7, #12]
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8005dbc:	e013      	b.n	8005de6 <HAL_QSPI_IRQHandler+0x1e2>
        {
          if (hqspi->RxXferCount > 0U)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d017      	beq.n	8005df6 <HAL_QSPI_IRQHandler+0x1f2>
          {
            /* Read the last data received in the FIFO until it is empty */
            *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	7812      	ldrb	r2, [r2, #0]
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	701a      	strb	r2, [r3, #0]
            hqspi->pRxBuffPtr++;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd6:	1c5a      	adds	r2, r3, #1
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	631a      	str	r2, [r3, #48]	; 0x30
            hqspi->RxXferCount--;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de0:	1e5a      	subs	r2, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	639a      	str	r2, [r3, #56]	; 0x38
        while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1e4      	bne.n	8005dbe <HAL_QSPI_IRQHandler+0x1ba>
 8005df4:	e000      	b.n	8005df8 <HAL_QSPI_IRQHandler+0x1f4>
          }
          else
          {
            /* All data have been received for the transfer */
            break;
 8005df6:	bf00      	nop
          }
        }
      }

      /* Workaround - Extra data written in the FIFO at the end of a read transfer */
      HAL_QSPI_Abort_IT(hqspi);
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 fb8f 	bl	800651c <HAL_QSPI_Abort_IT>

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* RX Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->RxCpltCallback(hqspi);
#else
      HAL_QSPI_RxCpltCallback(hqspi);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f000 fae8 	bl	80063dc <HAL_QSPI_RxCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005e0c:	e0b0      	b.n	8005f70 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_BUSY)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d107      	bne.n	8005e2a <HAL_QSPI_IRQHandler+0x226>
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Command Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->CmdCpltCallback(hqspi);
#else
      HAL_QSPI_CmdCpltCallback(hqspi);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 fad0 	bl	80063c8 <HAL_QSPI_CmdCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005e28:	e0a2      	b.n	8005f70 <HAL_QSPI_IRQHandler+0x36c>
#endif
    }
    else if(hqspi->State == HAL_QSPI_STATE_ABORT)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b08      	cmp	r3, #8
 8005e34:	f040 809c 	bne.w	8005f70 <HAL_QSPI_IRQHandler+0x36c>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	695a      	ldr	r2, [r3, #20]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8005e46:	615a      	str	r2, [r3, #20]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d103      	bne.n	8005e60 <HAL_QSPI_IRQHandler+0x25c>

        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 faab 	bl	80063b4 <HAL_QSPI_AbortCpltCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005e5e:	e087      	b.n	8005f70 <HAL_QSPI_IRQHandler+0x36c>

        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f000 fa9d 	bl	80063a0 <HAL_QSPI_ErrorCallback>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005e66:	e083      	b.n	8005f70 <HAL_QSPI_IRQHandler+0x36c>
     /* Nothing to do */
    }
  }

  /* QSPI Status Match interrupt occurred ------------------------------------*/
  else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U))
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	f003 0308 	and.w	r3, r3, #8
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d01f      	beq.n	8005eb2 <HAL_QSPI_IRQHandler+0x2ae>
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d01a      	beq.n	8005eb2 <HAL_QSPI_IRQHandler+0x2ae>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2208      	movs	r2, #8
 8005e82:	60da      	str	r2, [r3, #12]

    /* Check if the automatic poll mode stop is activated */
    if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00b      	beq.n	8005eaa <HAL_QSPI_IRQHandler+0x2a6>
    {
      /* Disable the QSPI Transfer Error and Status Match Interrupts */
      __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE));
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8005ea0:	601a      	str	r2, [r3, #0]

      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Status match callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->StatusMatchCallback(hqspi);
#else
    HAL_QSPI_StatusMatchCallback(hqspi);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 fab4 	bl	8006418 <HAL_QSPI_StatusMatchCallback>
 8005eb0:	e061      	b.n	8005f76 <HAL_QSPI_IRQHandler+0x372>
#endif
  }

  /* QSPI Transfer Error interrupt occurred ----------------------------------*/
  else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U))
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	f003 0301 	and.w	r3, r3, #1
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d047      	beq.n	8005f4c <HAL_QSPI_IRQHandler+0x348>
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d042      	beq.n	8005f4c <HAL_QSPI_IRQHandler+0x348>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	60da      	str	r2, [r3, #12]

    /* Disable all the QSPI Interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8005edc:	601a      	str	r2, [r3, #0]

    /* Set error code */
    hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ee2:	f043 0202 	orr.w	r2, r3, #2
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	645a      	str	r2, [r3, #68]	; 0x44

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 0304 	and.w	r3, r3, #4
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d021      	beq.n	8005f3c <HAL_QSPI_IRQHandler+0x338>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f022 0204 	bic.w	r2, r2, #4
 8005f06:	601a      	str	r2, [r3, #0]

      /* Disable the DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f0c:	4a1c      	ldr	r2, [pc, #112]	; (8005f80 <HAL_QSPI_IRQHandler+0x37c>)
 8005f0e:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f14:	4618      	mov	r0, r3
 8005f16:	f7ff f9bf 	bl	8005298 <HAL_DMA_Abort_IT>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d029      	beq.n	8005f74 <HAL_QSPI_IRQHandler+0x370>
      {
        /* Set error code to DMA */
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f24:	f043 0204 	orr.w	r2, r3, #4
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	645a      	str	r2, [r3, #68]	; 0x44

        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->ErrorCallback(hqspi);
#else
        HAL_QSPI_ErrorCallback(hqspi);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 fa33 	bl	80063a0 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005f3a:	e01b      	b.n	8005f74 <HAL_QSPI_IRQHandler+0x370>
      }
    }
    else
    {
      /* Change state of QSPI */
      hqspi->State = HAL_QSPI_STATE_READY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Error callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
      hqspi->ErrorCallback(hqspi);
#else
      HAL_QSPI_ErrorCallback(hqspi);
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f000 fa2b 	bl	80063a0 <HAL_QSPI_ErrorCallback>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005f4a:	e013      	b.n	8005f74 <HAL_QSPI_IRQHandler+0x370>
#endif
    }
  }

  /* QSPI Timeout interrupt occurred -----------------------------------------*/
  else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U))
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	f003 0310 	and.w	r3, r3, #16
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00f      	beq.n	8005f76 <HAL_QSPI_IRQHandler+0x372>
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d00a      	beq.n	8005f76 <HAL_QSPI_IRQHandler+0x372>
  {
    /* Clear interrupt */
    WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	2210      	movs	r2, #16
 8005f66:	60da      	str	r2, [r3, #12]

    /* Timeout callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
    hqspi->TimeOutCallback(hqspi);
#else
    HAL_QSPI_TimeOutCallback(hqspi);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f000 fa5f 	bl	800642c <HAL_QSPI_TimeOutCallback>

   else
  {
   /* Nothing to do */
  }
}
 8005f6e:	e002      	b.n	8005f76 <HAL_QSPI_IRQHandler+0x372>
    if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX)
 8005f70:	bf00      	nop
 8005f72:	e000      	b.n	8005f76 <HAL_QSPI_IRQHandler+0x372>
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8005f74:	bf00      	nop
}
 8005f76:	bf00      	nop
 8005f78:	3718      	adds	r7, #24
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	080065f1 	.word	0x080065f1

08005f84 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b088      	sub	sp, #32
 8005f88:	af02      	add	r7, sp, #8
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005f90:	f7fe f870 	bl	8004074 <HAL_GetTick>
 8005f94:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	2b01      	cmp	r3, #1
 8005fa0:	d101      	bne.n	8005fa6 <HAL_QSPI_Command+0x22>
 8005fa2:	2302      	movs	r3, #2
 8005fa4:	e048      	b.n	8006038 <HAL_QSPI_Command+0xb4>
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2201      	movs	r2, #1
 8005faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	2b01      	cmp	r3, #1
 8005fb8:	d137      	bne.n	800602a <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2202      	movs	r2, #2
 8005fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	2120      	movs	r1, #32
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f000 fb3f 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8005fdc:	7dfb      	ldrb	r3, [r7, #23]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d125      	bne.n	800602e <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	68b9      	ldr	r1, [r7, #8]
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 fb6c 	bl	80066c4 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d115      	bne.n	8006020 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	9300      	str	r3, [sp, #0]
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	2102      	movs	r1, #2
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	f000 fb29 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 8006004:	4603      	mov	r3, r0
 8006006:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8006008:	7dfb      	ldrb	r3, [r7, #23]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10f      	bne.n	800602e <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2202      	movs	r2, #2
 8006014:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2201      	movs	r2, #1
 800601a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800601e:	e006      	b.n	800602e <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006028:	e001      	b.n	800602e <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800602a:	2302      	movs	r3, #2
 800602c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8006036:	7dfb      	ldrb	r3, [r7, #23]
}
 8006038:	4618      	mov	r0, r3
 800603a:	3718      	adds	r7, #24
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b08a      	sub	sp, #40	; 0x28
 8006044:	af02      	add	r7, sp, #8
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800604c:	2300      	movs	r3, #0
 800604e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8006050:	f7fe f810 	bl	8004074 <HAL_GetTick>
 8006054:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	3320      	adds	r3, #32
 800605c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b01      	cmp	r3, #1
 8006068:	d101      	bne.n	800606e <HAL_QSPI_Transmit+0x2e>
 800606a:	2302      	movs	r3, #2
 800606c:	e07b      	b.n	8006166 <HAL_QSPI_Transmit+0x126>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2201      	movs	r2, #1
 8006072:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800607c:	b2db      	uxtb	r3, r3
 800607e:	2b01      	cmp	r3, #1
 8006080:	d16a      	bne.n	8006158 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d05b      	beq.n	8006146 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2212      	movs	r2, #18
 8006092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	1c5a      	adds	r2, r3, #1
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	691b      	ldr	r3, [r3, #16]
 80060a8:	1c5a      	adds	r2, r3, #1
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	68ba      	ldr	r2, [r7, #8]
 80060b2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	695a      	ldr	r2, [r3, #20]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80060c2:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 80060c4:	e01b      	b.n	80060fe <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	9300      	str	r3, [sp, #0]
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	2201      	movs	r2, #1
 80060ce:	2104      	movs	r1, #4
 80060d0:	68f8      	ldr	r0, [r7, #12]
 80060d2:	f000 fac0 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 80060d6:	4603      	mov	r3, r0
 80060d8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80060da:	7ffb      	ldrb	r3, [r7, #31]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d113      	bne.n	8006108 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e4:	781a      	ldrb	r2, [r3, #0]
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ee:	1c5a      	adds	r2, r3, #1
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f8:	1e5a      	subs	r2, r3, #1
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006102:	2b00      	cmp	r3, #0
 8006104:	d1df      	bne.n	80060c6 <HAL_QSPI_Transmit+0x86>
 8006106:	e000      	b.n	800610a <HAL_QSPI_Transmit+0xca>
          break;
 8006108:	bf00      	nop
      }

      if (status == HAL_OK)
 800610a:	7ffb      	ldrb	r3, [r7, #31]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d115      	bne.n	800613c <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	9300      	str	r3, [sp, #0]
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	2201      	movs	r2, #1
 8006118:	2102      	movs	r1, #2
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f000 fa9b 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 8006120:	4603      	mov	r3, r0
 8006122:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8006124:	7ffb      	ldrb	r3, [r7, #31]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d108      	bne.n	800613c <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2202      	movs	r2, #2
 8006130:	60da      	str	r2, [r3, #12]

          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f000 f984 	bl	8006440 <HAL_QSPI_Abort>
 8006138:	4603      	mov	r3, r0
 800613a:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006144:	e00a      	b.n	800615c <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800614a:	f043 0208 	orr.w	r2, r3, #8
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	77fb      	strb	r3, [r7, #31]
 8006156:	e001      	b.n	800615c <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8006158:	2302      	movs	r3, #2
 800615a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	2200      	movs	r2, #0
 8006160:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8006164:	7ffb      	ldrb	r3, [r7, #31]
}
 8006166:	4618      	mov	r0, r3
 8006168:	3720      	adds	r7, #32
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800616e:	b580      	push	{r7, lr}
 8006170:	b08a      	sub	sp, #40	; 0x28
 8006172:	af02      	add	r7, sp, #8
 8006174:	60f8      	str	r0, [r7, #12]
 8006176:	60b9      	str	r1, [r7, #8]
 8006178:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800617a:	2300      	movs	r3, #0
 800617c:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800617e:	f7fd ff79 	bl	8004074 <HAL_GetTick>
 8006182:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	3320      	adds	r3, #32
 8006192:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b01      	cmp	r3, #1
 800619e:	d101      	bne.n	80061a4 <HAL_QSPI_Receive+0x36>
 80061a0:	2302      	movs	r3, #2
 80061a2:	e082      	b.n	80062aa <HAL_QSPI_Receive+0x13c>
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2201      	movs	r2, #1
 80061a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d171      	bne.n	800629c <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d062      	beq.n	800628a <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2222      	movs	r2, #34	; 0x22
 80061c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	1c5a      	adds	r2, r3, #1
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	1c5a      	adds	r2, r3, #1
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	68ba      	ldr	r2, [r7, #8]
 80061e8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	695b      	ldr	r3, [r3, #20]
 80061f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80061fc:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	697a      	ldr	r2, [r7, #20]
 8006204:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8006206:	e01c      	b.n	8006242 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	2201      	movs	r2, #1
 8006210:	2106      	movs	r1, #6
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f000 fa1f 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 8006218:	4603      	mov	r3, r0
 800621a:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800621c:	7ffb      	ldrb	r3, [r7, #31]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d114      	bne.n	800624c <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006226:	693a      	ldr	r2, [r7, #16]
 8006228:	7812      	ldrb	r2, [r2, #0]
 800622a:	b2d2      	uxtb	r2, r2
 800622c:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006232:	1c5a      	adds	r2, r3, #1
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800623c:	1e5a      	subs	r2, r3, #1
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006246:	2b00      	cmp	r3, #0
 8006248:	d1de      	bne.n	8006208 <HAL_QSPI_Receive+0x9a>
 800624a:	e000      	b.n	800624e <HAL_QSPI_Receive+0xe0>
          break;
 800624c:	bf00      	nop
      }

      if (status == HAL_OK)
 800624e:	7ffb      	ldrb	r3, [r7, #31]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d115      	bne.n	8006280 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	9300      	str	r3, [sp, #0]
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	2201      	movs	r2, #1
 800625c:	2102      	movs	r1, #2
 800625e:	68f8      	ldr	r0, [r7, #12]
 8006260:	f000 f9f9 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 8006264:	4603      	mov	r3, r0
 8006266:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8006268:	7ffb      	ldrb	r3, [r7, #31]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d108      	bne.n	8006280 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	2202      	movs	r2, #2
 8006274:	60da      	str	r2, [r3, #12]

          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 8006276:	68f8      	ldr	r0, [r7, #12]
 8006278:	f000 f8e2 	bl	8006440 <HAL_QSPI_Abort>
 800627c:	4603      	mov	r3, r0
 800627e:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006288:	e00a      	b.n	80062a0 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800628e:	f043 0208 	orr.w	r2, r3, #8
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	77fb      	strb	r3, [r7, #31]
 800629a:	e001      	b.n	80062a0 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 800629c:	2302      	movs	r3, #2
 800629e:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 80062a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3720      	adds	r7, #32
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}

080062b2 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b088      	sub	sp, #32
 80062b6:	af02      	add	r7, sp, #8
 80062b8:	60f8      	str	r0, [r7, #12]
 80062ba:	60b9      	str	r1, [r7, #8]
 80062bc:	607a      	str	r2, [r7, #4]
 80062be:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80062c0:	f7fd fed8 	bl	8004074 <HAL_GetTick>
 80062c4:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b01      	cmp	r3, #1
 80062d0:	d101      	bne.n	80062d6 <HAL_QSPI_AutoPolling+0x24>
 80062d2:	2302      	movs	r3, #2
 80062d4:	e060      	b.n	8006398 <HAL_QSPI_AutoPolling+0xe6>
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	2201      	movs	r2, #1
 80062da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d14f      	bne.n	800638a <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2242      	movs	r2, #66	; 0x42
 80062f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	9300      	str	r3, [sp, #0]
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	2200      	movs	r2, #0
 8006300:	2120      	movs	r1, #32
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f000 f9a7 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 8006308:	4603      	mov	r3, r0
 800630a:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800630c:	7dfb      	ldrb	r3, [r7, #23]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d13d      	bne.n	800638e <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	6812      	ldr	r2, [r2, #0]
 800631a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	687a      	ldr	r2, [r7, #4]
 8006322:	6852      	ldr	r2, [r2, #4]
 8006324:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	687a      	ldr	r2, [r7, #4]
 800632c:	6892      	ldr	r2, [r2, #8]
 800632e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	431a      	orrs	r2, r3
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8006348:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	68da      	ldr	r2, [r3, #12]
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8006352:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006356:	68b9      	ldr	r1, [r7, #8]
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f000 f9b3 	bl	80066c4 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	2201      	movs	r2, #1
 8006366:	2108      	movs	r1, #8
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f000 f974 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 800636e:	4603      	mov	r3, r0
 8006370:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8006372:	7dfb      	ldrb	r3, [r7, #23]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d10a      	bne.n	800638e <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2208      	movs	r2, #8
 800637e:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006388:	e001      	b.n	800638e <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800638a:	2302      	movs	r3, #2
 800638c:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2200      	movs	r2, #0
 8006392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8006396:	7dfb      	ldrb	r3, [r7, #23]
}
 8006398:	4618      	mov	r0, r3
 800639a:	3718      	adds	r7, #24
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}

080063a0 <HAL_QSPI_ErrorCallback>:
  * @brief  Transfer Error callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b083      	sub	sp, #12
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_ErrorCallback could be implemented in the user file
   */
}
 80063a8:	bf00      	nop
 80063aa:	370c      	adds	r7, #12
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <HAL_QSPI_AbortCpltCallback>:
  * @brief  Abort completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_AbortCpltCallback could be implemented in the user file
   */
}
 80063bc:	bf00      	nop
 80063be:	370c      	adds	r7, #12
 80063c0:	46bd      	mov	sp, r7
 80063c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c6:	4770      	bx	lr

080063c8 <HAL_QSPI_CmdCpltCallback>:
  * @brief  Command completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b083      	sub	sp, #12
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_CmdCpltCallback could be implemented in the user file
   */
}
 80063d0:	bf00      	nop
 80063d2:	370c      	adds	r7, #12
 80063d4:	46bd      	mov	sp, r7
 80063d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063da:	4770      	bx	lr

080063dc <HAL_QSPI_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80063dc:	b480      	push	{r7}
 80063de:	b083      	sub	sp, #12
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_RxCpltCallback could be implemented in the user file
   */
}
 80063e4:	bf00      	nop
 80063e6:	370c      	adds	r7, #12
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr

080063f0 <HAL_QSPI_TxCpltCallback>:
  * @brief  Tx Transfer completed callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b083      	sub	sp, #12
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_QSPI_TxCpltCallback could be implemented in the user file
   */
}
 80063f8:	bf00      	nop
 80063fa:	370c      	adds	r7, #12
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <HAL_QSPI_FifoThresholdCallback>:
  * @brief  FIFO Threshold callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)
{
 8006404:	b480      	push	{r7}
 8006406:	b083      	sub	sp, #12
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file
   */
}
 800640c:	bf00      	nop
 800640e:	370c      	adds	r7, #12
 8006410:	46bd      	mov	sp, r7
 8006412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006416:	4770      	bx	lr

08006418 <HAL_QSPI_StatusMatchCallback>:
  * @brief  Status Match callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_StatusMatchCallback could be implemented in the user file
   */
}
 8006420:	bf00      	nop
 8006422:	370c      	adds	r7, #12
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr

0800642c <HAL_QSPI_TimeOutCallback>:
  * @brief  Timeout callback.
  * @param  hqspi : QSPI handle
  * @retval None
  */
__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  UNUSED(hqspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_QSPI_TimeOutCallback could be implemented in the user file
   */
}
 8006434:	bf00      	nop
 8006436:	370c      	adds	r7, #12
 8006438:	46bd      	mov	sp, r7
 800643a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643e:	4770      	bx	lr

08006440 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b086      	sub	sp, #24
 8006444:	af02      	add	r7, sp, #8
 8006446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006448:	2300      	movs	r3, #0
 800644a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800644c:	f7fd fe12 	bl	8004074 <HAL_GetTick>
 8006450:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006458:	b2db      	uxtb	r3, r3
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b00      	cmp	r3, #0
 8006460:	d056      	beq.n	8006510 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f003 0304 	and.w	r3, r3, #4
 8006474:	2b00      	cmp	r3, #0
 8006476:	d017      	beq.n	80064a8 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f022 0204 	bic.w	r2, r2, #4
 8006486:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800648c:	4618      	mov	r0, r3
 800648e:	f7fe fe93 	bl	80051b8 <HAL_DMA_Abort>
 8006492:	4603      	mov	r3, r0
 8006494:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8006496:	7bfb      	ldrb	r3, [r7, #15]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d005      	beq.n	80064a8 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064a0:	f043 0204 	orr.w	r2, r3, #4
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f042 0202 	orr.w	r2, r2, #2
 80064b6:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064bc:	9300      	str	r3, [sp, #0]
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	2201      	movs	r2, #1
 80064c2:	2102      	movs	r1, #2
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 f8c6 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 80064ca:	4603      	mov	r3, r0
 80064cc:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80064ce:	7bfb      	ldrb	r3, [r7, #15]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d10e      	bne.n	80064f2 <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	2202      	movs	r2, #2
 80064da:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064e0:	9300      	str	r3, [sp, #0]
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	2200      	movs	r2, #0
 80064e6:	2120      	movs	r1, #32
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f000 f8b4 	bl	8006656 <QSPI_WaitFlagStateUntilTimeout>
 80064ee:	4603      	mov	r3, r0
 80064f0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80064f2:	7bfb      	ldrb	r3, [r7, #15]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10b      	bne.n	8006510 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	695a      	ldr	r2, [r3, #20]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8006506:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
  }

  return status;
 8006510:	7bfb      	ldrb	r3, [r7, #15]
}
 8006512:	4618      	mov	r0, r3
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
	...

0800651c <HAL_QSPI_Abort_IT>:
* @brief  Abort the current transmission (non-blocking function)
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006524:	2300      	movs	r3, #0
 8006526:	73fb      	strb	r3, [r7, #15]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800652e:	b2db      	uxtb	r3, r3
 8006530:	f003 0302 	and.w	r3, r3, #2
 8006534:	2b00      	cmp	r3, #0
 8006536:	d046      	beq.n	80065c6 <HAL_QSPI_Abort_IT+0xaa>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_ABORT;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2208      	movs	r2, #8
 8006544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable all interrupts */
    __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE));
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8006556:	601a      	str	r2, [r3, #0]

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0304 	and.w	r3, r3, #4
 8006562:	2b00      	cmp	r3, #0
 8006564:	d01b      	beq.n	800659e <HAL_QSPI_Abort_IT+0x82>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f022 0204 	bic.w	r2, r2, #4
 8006574:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800657a:	4a15      	ldr	r2, [pc, #84]	; (80065d0 <HAL_QSPI_Abort_IT+0xb4>)
 800657c:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006582:	4618      	mov	r0, r3
 8006584:	f7fe fe88 	bl	8005298 <HAL_DMA_Abort_IT>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d01b      	beq.n	80065c6 <HAL_QSPI_Abort_IT+0xaa>
      {
        /* Change state of QSPI */
        hqspi->State = HAL_QSPI_STATE_READY;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2201      	movs	r2, #1
 8006592:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        
        /* Abort Complete callback */
#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1)
        hqspi->AbortCpltCallback(hqspi);
#else
        HAL_QSPI_AbortCpltCallback(hqspi);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f7ff ff0c 	bl	80063b4 <HAL_QSPI_AbortCpltCallback>
 800659c:	e013      	b.n	80065c6 <HAL_QSPI_Abort_IT+0xaa>
      }
    }
    else
    {
      /* Clear interrupt */
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2202      	movs	r2, #2
 80065a4:	60da      	str	r2, [r3, #12]

      /* Enable the QSPI Transfer Complete Interrupt */
      __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80065b4:	601a      	str	r2, [r3, #0]

      /* Configure QSPI: CR register with Abort request */
      SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f042 0202 	orr.w	r2, r2, #2
 80065c4:	601a      	str	r2, [r3, #0]
    }
  }
  return status;
 80065c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3710      	adds	r7, #16
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}
 80065d0:	080065f1 	.word	0x080065f1

080065d4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	683a      	ldr	r2, [r7, #0]
 80065e2:	649a      	str	r2, [r3, #72]	; 0x48
}
 80065e4:	bf00      	nop
 80065e6:	370c      	adds	r7, #12
 80065e8:	46bd      	mov	sp, r7
 80065ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ee:	4770      	bx	lr

080065f0 <QSPI_DMAAbortCplt>:
  * @brief  DMA QSPI abort complete callback.
  * @param  hdma : DMA handle
  * @retval None
  */
static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
  QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fc:	60fb      	str	r3, [r7, #12]

  hqspi->RxXferCount = 0U;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2200      	movs	r2, #0
 8006602:	639a      	str	r2, [r3, #56]	; 0x38
  hqspi->TxXferCount = 0U;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2200      	movs	r2, #0
 8006608:	62da      	str	r2, [r3, #44]	; 0x2c

  if(hqspi->State == HAL_QSPI_STATE_ABORT)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006610:	b2db      	uxtb	r3, r3
 8006612:	2b08      	cmp	r3, #8
 8006614:	d114      	bne.n	8006640 <QSPI_DMAAbortCplt+0x50>
  {
    /* DMA Abort called by QSPI abort */
    /* Clear interrupt */
    __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	2202      	movs	r2, #2
 800661c:	60da      	str	r2, [r3, #12]

    /* Enable the QSPI Transfer Complete Interrupt */
    __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681a      	ldr	r2, [r3, #0]
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800662c:	601a      	str	r2, [r3, #0]

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f042 0202 	orr.w	r2, r2, #2
 800663c:	601a      	str	r2, [r3, #0]
    hqspi->ErrorCallback(hqspi);
#else
    HAL_QSPI_ErrorCallback(hqspi);
#endif
  }
}
 800663e:	e006      	b.n	800664e <QSPI_DMAAbortCplt+0x5e>
    hqspi->State = HAL_QSPI_STATE_READY;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2201      	movs	r2, #1
 8006644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    HAL_QSPI_ErrorCallback(hqspi);
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f7ff fea9 	bl	80063a0 <HAL_QSPI_ErrorCallback>
}
 800664e:	bf00      	nop
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}

08006656 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006656:	b580      	push	{r7, lr}
 8006658:	b084      	sub	sp, #16
 800665a:	af00      	add	r7, sp, #0
 800665c:	60f8      	str	r0, [r7, #12]
 800665e:	60b9      	str	r1, [r7, #8]
 8006660:	603b      	str	r3, [r7, #0]
 8006662:	4613      	mov	r3, r2
 8006664:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8006666:	e01a      	b.n	800669e <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800666e:	d016      	beq.n	800669e <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006670:	f7fd fd00 	bl	8004074 <HAL_GetTick>
 8006674:	4602      	mov	r2, r0
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	1ad3      	subs	r3, r2, r3
 800667a:	69ba      	ldr	r2, [r7, #24]
 800667c:	429a      	cmp	r2, r3
 800667e:	d302      	bcc.n	8006686 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8006680:	69bb      	ldr	r3, [r7, #24]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d10b      	bne.n	800669e <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2204      	movs	r2, #4
 800668a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006692:	f043 0201 	orr.w	r2, r3, #1
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e00e      	b.n	80066bc <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	689a      	ldr	r2, [r3, #8]
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	4013      	ands	r3, r2
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	bf14      	ite	ne
 80066ac:	2301      	movne	r3, #1
 80066ae:	2300      	moveq	r3, #0
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	461a      	mov	r2, r3
 80066b4:	79fb      	ldrb	r3, [r7, #7]
 80066b6:	429a      	cmp	r2, r3
 80066b8:	d1d6      	bne.n	8006668 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d009      	beq.n	80066ec <QSPI_Config+0x28>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80066de:	d005      	beq.n	80066ec <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	3a01      	subs	r2, #1
 80066ea:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	699b      	ldr	r3, [r3, #24]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	f000 80b9 	beq.w	8006868 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	6a1b      	ldr	r3, [r3, #32]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d05f      	beq.n	80067be <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68ba      	ldr	r2, [r7, #8]
 8006704:	6892      	ldr	r2, [r2, #8]
 8006706:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	69db      	ldr	r3, [r3, #28]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d031      	beq.n	8006774 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006718:	431a      	orrs	r2, r3
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800671e:	431a      	orrs	r2, r3
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006724:	431a      	orrs	r2, r3
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	695b      	ldr	r3, [r3, #20]
 800672a:	049b      	lsls	r3, r3, #18
 800672c:	431a      	orrs	r2, r3
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	691b      	ldr	r3, [r3, #16]
 8006732:	431a      	orrs	r2, r3
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	6a1b      	ldr	r3, [r3, #32]
 8006738:	431a      	orrs	r2, r3
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	431a      	orrs	r2, r3
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	69db      	ldr	r3, [r3, #28]
 8006744:	431a      	orrs	r2, r3
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	431a      	orrs	r2, r3
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	ea42 0103 	orr.w	r1, r2, r3
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	687a      	ldr	r2, [r7, #4]
 800675a:	430a      	orrs	r2, r1
 800675c:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006764:	f000 812e 	beq.w	80069c4 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68ba      	ldr	r2, [r7, #8]
 800676e:	6852      	ldr	r2, [r2, #4]
 8006770:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8006772:	e127      	b.n	80069c4 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800677c:	431a      	orrs	r2, r3
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006782:	431a      	orrs	r2, r3
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006788:	431a      	orrs	r2, r3
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	695b      	ldr	r3, [r3, #20]
 800678e:	049b      	lsls	r3, r3, #18
 8006790:	431a      	orrs	r2, r3
 8006792:	68bb      	ldr	r3, [r7, #8]
 8006794:	691b      	ldr	r3, [r3, #16]
 8006796:	431a      	orrs	r2, r3
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	6a1b      	ldr	r3, [r3, #32]
 800679c:	431a      	orrs	r2, r3
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	69db      	ldr	r3, [r3, #28]
 80067a2:	431a      	orrs	r2, r3
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	699b      	ldr	r3, [r3, #24]
 80067a8:	431a      	orrs	r2, r3
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	ea42 0103 	orr.w	r1, r2, r3
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	430a      	orrs	r2, r1
 80067ba:	615a      	str	r2, [r3, #20]
}
 80067bc:	e102      	b.n	80069c4 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	69db      	ldr	r3, [r3, #28]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d02e      	beq.n	8006824 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ce:	431a      	orrs	r2, r3
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067d4:	431a      	orrs	r2, r3
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067da:	431a      	orrs	r2, r3
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	695b      	ldr	r3, [r3, #20]
 80067e0:	049b      	lsls	r3, r3, #18
 80067e2:	431a      	orrs	r2, r3
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	6a1b      	ldr	r3, [r3, #32]
 80067e8:	431a      	orrs	r2, r3
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	431a      	orrs	r2, r3
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	69db      	ldr	r3, [r3, #28]
 80067f4:	431a      	orrs	r2, r3
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	699b      	ldr	r3, [r3, #24]
 80067fa:	431a      	orrs	r2, r3
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	ea42 0103 	orr.w	r1, r2, r3
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	430a      	orrs	r2, r1
 800680c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006814:	f000 80d6 	beq.w	80069c4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	68ba      	ldr	r2, [r7, #8]
 800681e:	6852      	ldr	r2, [r2, #4]
 8006820:	619a      	str	r2, [r3, #24]
}
 8006822:	e0cf      	b.n	80069c4 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800682c:	431a      	orrs	r2, r3
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006832:	431a      	orrs	r2, r3
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006838:	431a      	orrs	r2, r3
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	049b      	lsls	r3, r3, #18
 8006840:	431a      	orrs	r2, r3
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	6a1b      	ldr	r3, [r3, #32]
 8006846:	431a      	orrs	r2, r3
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	69db      	ldr	r3, [r3, #28]
 800684c:	431a      	orrs	r2, r3
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	699b      	ldr	r3, [r3, #24]
 8006852:	431a      	orrs	r2, r3
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	ea42 0103 	orr.w	r1, r2, r3
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	687a      	ldr	r2, [r7, #4]
 8006862:	430a      	orrs	r2, r1
 8006864:	615a      	str	r2, [r3, #20]
}
 8006866:	e0ad      	b.n	80069c4 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	6a1b      	ldr	r3, [r3, #32]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d058      	beq.n	8006922 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	6892      	ldr	r2, [r2, #8]
 8006878:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800687a:	68bb      	ldr	r3, [r7, #8]
 800687c:	69db      	ldr	r3, [r3, #28]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d02d      	beq.n	80068de <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800688a:	431a      	orrs	r2, r3
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006890:	431a      	orrs	r2, r3
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006896:	431a      	orrs	r2, r3
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	695b      	ldr	r3, [r3, #20]
 800689c:	049b      	lsls	r3, r3, #18
 800689e:	431a      	orrs	r2, r3
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	431a      	orrs	r2, r3
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	6a1b      	ldr	r3, [r3, #32]
 80068aa:	431a      	orrs	r2, r3
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	431a      	orrs	r2, r3
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	69db      	ldr	r3, [r3, #28]
 80068b6:	431a      	orrs	r2, r3
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	699b      	ldr	r3, [r3, #24]
 80068bc:	ea42 0103 	orr.w	r1, r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	687a      	ldr	r2, [r7, #4]
 80068c6:	430a      	orrs	r2, r1
 80068c8:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80068d0:	d078      	beq.n	80069c4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	68ba      	ldr	r2, [r7, #8]
 80068d8:	6852      	ldr	r2, [r2, #4]
 80068da:	619a      	str	r2, [r3, #24]
}
 80068dc:	e072      	b.n	80069c4 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e6:	431a      	orrs	r2, r3
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068ec:	431a      	orrs	r2, r3
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f2:	431a      	orrs	r2, r3
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	695b      	ldr	r3, [r3, #20]
 80068f8:	049b      	lsls	r3, r3, #18
 80068fa:	431a      	orrs	r2, r3
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	691b      	ldr	r3, [r3, #16]
 8006900:	431a      	orrs	r2, r3
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	6a1b      	ldr	r3, [r3, #32]
 8006906:	431a      	orrs	r2, r3
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	69db      	ldr	r3, [r3, #28]
 800690c:	431a      	orrs	r2, r3
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	699b      	ldr	r3, [r3, #24]
 8006912:	ea42 0103 	orr.w	r1, r2, r3
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	430a      	orrs	r2, r1
 800691e:	615a      	str	r2, [r3, #20]
}
 8006920:	e050      	b.n	80069c4 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	69db      	ldr	r3, [r3, #28]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d02a      	beq.n	8006980 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006932:	431a      	orrs	r2, r3
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006938:	431a      	orrs	r2, r3
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693e:	431a      	orrs	r2, r3
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	695b      	ldr	r3, [r3, #20]
 8006944:	049b      	lsls	r3, r3, #18
 8006946:	431a      	orrs	r2, r3
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	6a1b      	ldr	r3, [r3, #32]
 800694c:	431a      	orrs	r2, r3
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	431a      	orrs	r2, r3
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	69db      	ldr	r3, [r3, #28]
 8006958:	431a      	orrs	r2, r3
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	ea42 0103 	orr.w	r1, r2, r3
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	430a      	orrs	r2, r1
 800696a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006972:	d027      	beq.n	80069c4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68ba      	ldr	r2, [r7, #8]
 800697a:	6852      	ldr	r2, [r2, #4]
 800697c:	619a      	str	r2, [r3, #24]
}
 800697e:	e021      	b.n	80069c4 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006984:	2b00      	cmp	r3, #0
 8006986:	d01d      	beq.n	80069c4 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006990:	431a      	orrs	r2, r3
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006996:	431a      	orrs	r2, r3
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800699c:	431a      	orrs	r2, r3
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	695b      	ldr	r3, [r3, #20]
 80069a2:	049b      	lsls	r3, r3, #18
 80069a4:	431a      	orrs	r2, r3
 80069a6:	68bb      	ldr	r3, [r7, #8]
 80069a8:	6a1b      	ldr	r3, [r3, #32]
 80069aa:	431a      	orrs	r2, r3
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	69db      	ldr	r3, [r3, #28]
 80069b0:	431a      	orrs	r2, r3
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	699b      	ldr	r3, [r3, #24]
 80069b6:	ea42 0103 	orr.w	r1, r2, r3
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	430a      	orrs	r2, r1
 80069c2:	615a      	str	r2, [r3, #20]
}
 80069c4:	bf00      	nop
 80069c6:	3714      	adds	r7, #20
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr

080069d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d101      	bne.n	80069e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e0cc      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80069e4:	4b68      	ldr	r3, [pc, #416]	; (8006b88 <HAL_RCC_ClockConfig+0x1b8>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 030f 	and.w	r3, r3, #15
 80069ec:	683a      	ldr	r2, [r7, #0]
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d90c      	bls.n	8006a0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069f2:	4b65      	ldr	r3, [pc, #404]	; (8006b88 <HAL_RCC_ClockConfig+0x1b8>)
 80069f4:	683a      	ldr	r2, [r7, #0]
 80069f6:	b2d2      	uxtb	r2, r2
 80069f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069fa:	4b63      	ldr	r3, [pc, #396]	; (8006b88 <HAL_RCC_ClockConfig+0x1b8>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 030f 	and.w	r3, r3, #15
 8006a02:	683a      	ldr	r2, [r7, #0]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d001      	beq.n	8006a0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e0b8      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0302 	and.w	r3, r3, #2
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d020      	beq.n	8006a5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f003 0304 	and.w	r3, r3, #4
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d005      	beq.n	8006a30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a24:	4b59      	ldr	r3, [pc, #356]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	4a58      	ldr	r2, [pc, #352]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 0308 	and.w	r3, r3, #8
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d005      	beq.n	8006a48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a3c:	4b53      	ldr	r3, [pc, #332]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	4a52      	ldr	r2, [pc, #328]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a48:	4b50      	ldr	r3, [pc, #320]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	494d      	ldr	r1, [pc, #308]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a56:	4313      	orrs	r3, r2
 8006a58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f003 0301 	and.w	r3, r3, #1
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d044      	beq.n	8006af0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d107      	bne.n	8006a7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a6e:	4b47      	ldr	r3, [pc, #284]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d119      	bne.n	8006aae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e07f      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	2b02      	cmp	r3, #2
 8006a84:	d003      	beq.n	8006a8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a8a:	2b03      	cmp	r3, #3
 8006a8c:	d107      	bne.n	8006a9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a8e:	4b3f      	ldr	r3, [pc, #252]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d109      	bne.n	8006aae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e06f      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a9e:	4b3b      	ldr	r3, [pc, #236]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f003 0302 	and.w	r3, r3, #2
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d101      	bne.n	8006aae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aaa:	2301      	movs	r3, #1
 8006aac:	e067      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006aae:	4b37      	ldr	r3, [pc, #220]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	f023 0203 	bic.w	r2, r3, #3
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	4934      	ldr	r1, [pc, #208]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006abc:	4313      	orrs	r3, r2
 8006abe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ac0:	f7fd fad8 	bl	8004074 <HAL_GetTick>
 8006ac4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ac6:	e00a      	b.n	8006ade <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ac8:	f7fd fad4 	bl	8004074 <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d901      	bls.n	8006ade <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006ada:	2303      	movs	r3, #3
 8006adc:	e04f      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ade:	4b2b      	ldr	r3, [pc, #172]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	f003 020c 	and.w	r2, r3, #12
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d1eb      	bne.n	8006ac8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006af0:	4b25      	ldr	r3, [pc, #148]	; (8006b88 <HAL_RCC_ClockConfig+0x1b8>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 030f 	and.w	r3, r3, #15
 8006af8:	683a      	ldr	r2, [r7, #0]
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d20c      	bcs.n	8006b18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006afe:	4b22      	ldr	r3, [pc, #136]	; (8006b88 <HAL_RCC_ClockConfig+0x1b8>)
 8006b00:	683a      	ldr	r2, [r7, #0]
 8006b02:	b2d2      	uxtb	r2, r2
 8006b04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b06:	4b20      	ldr	r3, [pc, #128]	; (8006b88 <HAL_RCC_ClockConfig+0x1b8>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f003 030f 	and.w	r3, r3, #15
 8006b0e:	683a      	ldr	r2, [r7, #0]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d001      	beq.n	8006b18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	e032      	b.n	8006b7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 0304 	and.w	r3, r3, #4
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d008      	beq.n	8006b36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b24:	4b19      	ldr	r3, [pc, #100]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	4916      	ldr	r1, [pc, #88]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006b32:	4313      	orrs	r3, r2
 8006b34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 0308 	and.w	r3, r3, #8
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d009      	beq.n	8006b56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b42:	4b12      	ldr	r3, [pc, #72]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	00db      	lsls	r3, r3, #3
 8006b50:	490e      	ldr	r1, [pc, #56]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006b52:	4313      	orrs	r3, r2
 8006b54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006b56:	f000 f887 	bl	8006c68 <HAL_RCC_GetSysClockFreq>
 8006b5a:	4602      	mov	r2, r0
 8006b5c:	4b0b      	ldr	r3, [pc, #44]	; (8006b8c <HAL_RCC_ClockConfig+0x1bc>)
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	091b      	lsrs	r3, r3, #4
 8006b62:	f003 030f 	and.w	r3, r3, #15
 8006b66:	490a      	ldr	r1, [pc, #40]	; (8006b90 <HAL_RCC_ClockConfig+0x1c0>)
 8006b68:	5ccb      	ldrb	r3, [r1, r3]
 8006b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8006b6e:	4a09      	ldr	r2, [pc, #36]	; (8006b94 <HAL_RCC_ClockConfig+0x1c4>)
 8006b70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006b72:	4b09      	ldr	r3, [pc, #36]	; (8006b98 <HAL_RCC_ClockConfig+0x1c8>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4618      	mov	r0, r3
 8006b78:	f7fc fbee 	bl	8003358 <HAL_InitTick>

  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3710      	adds	r7, #16
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	40023c00 	.word	0x40023c00
 8006b8c:	40023800 	.word	0x40023800
 8006b90:	0800ba70 	.word	0x0800ba70
 8006b94:	20000078 	.word	0x20000078
 8006b98:	2000007c 	.word	0x2000007c

08006b9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ba0:	4b03      	ldr	r3, [pc, #12]	; (8006bb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	20000078 	.word	0x20000078

08006bb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006bb4:	b580      	push	{r7, lr}
 8006bb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006bb8:	f7ff fff0 	bl	8006b9c <HAL_RCC_GetHCLKFreq>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	4b05      	ldr	r3, [pc, #20]	; (8006bd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	0a9b      	lsrs	r3, r3, #10
 8006bc4:	f003 0307 	and.w	r3, r3, #7
 8006bc8:	4903      	ldr	r1, [pc, #12]	; (8006bd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006bca:	5ccb      	ldrb	r3, [r1, r3]
 8006bcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	bd80      	pop	{r7, pc}
 8006bd4:	40023800 	.word	0x40023800
 8006bd8:	0800ba80 	.word	0x0800ba80

08006bdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006be0:	f7ff ffdc 	bl	8006b9c <HAL_RCC_GetHCLKFreq>
 8006be4:	4602      	mov	r2, r0
 8006be6:	4b05      	ldr	r3, [pc, #20]	; (8006bfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	0b5b      	lsrs	r3, r3, #13
 8006bec:	f003 0307 	and.w	r3, r3, #7
 8006bf0:	4903      	ldr	r1, [pc, #12]	; (8006c00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006bf2:	5ccb      	ldrb	r3, [r1, r3]
 8006bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	bd80      	pop	{r7, pc}
 8006bfc:	40023800 	.word	0x40023800
 8006c00:	0800ba80 	.word	0x0800ba80

08006c04 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	220f      	movs	r2, #15
 8006c12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006c14:	4b12      	ldr	r3, [pc, #72]	; (8006c60 <HAL_RCC_GetClockConfig+0x5c>)
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f003 0203 	and.w	r2, r3, #3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006c20:	4b0f      	ldr	r3, [pc, #60]	; (8006c60 <HAL_RCC_GetClockConfig+0x5c>)
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006c2c:	4b0c      	ldr	r3, [pc, #48]	; (8006c60 <HAL_RCC_GetClockConfig+0x5c>)
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006c38:	4b09      	ldr	r3, [pc, #36]	; (8006c60 <HAL_RCC_GetClockConfig+0x5c>)
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	08db      	lsrs	r3, r3, #3
 8006c3e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006c46:	4b07      	ldr	r3, [pc, #28]	; (8006c64 <HAL_RCC_GetClockConfig+0x60>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 020f 	and.w	r2, r3, #15
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	601a      	str	r2, [r3, #0]
}
 8006c52:	bf00      	nop
 8006c54:	370c      	adds	r7, #12
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	40023800 	.word	0x40023800
 8006c64:	40023c00 	.word	0x40023c00

08006c68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c6c:	b087      	sub	sp, #28
 8006c6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006c70:	2600      	movs	r6, #0
 8006c72:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 8006c74:	2600      	movs	r6, #0
 8006c76:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 8006c78:	2600      	movs	r6, #0
 8006c7a:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 8006c7c:	2600      	movs	r6, #0
 8006c7e:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006c80:	2600      	movs	r6, #0
 8006c82:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c84:	4ea3      	ldr	r6, [pc, #652]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006c86:	68b6      	ldr	r6, [r6, #8]
 8006c88:	f006 060c 	and.w	r6, r6, #12
 8006c8c:	2e0c      	cmp	r6, #12
 8006c8e:	f200 8137 	bhi.w	8006f00 <HAL_RCC_GetSysClockFreq+0x298>
 8006c92:	f20f 0c08 	addw	ip, pc, #8
 8006c96:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 8006c9a:	bf00      	nop
 8006c9c:	08006cd1 	.word	0x08006cd1
 8006ca0:	08006f01 	.word	0x08006f01
 8006ca4:	08006f01 	.word	0x08006f01
 8006ca8:	08006f01 	.word	0x08006f01
 8006cac:	08006cd7 	.word	0x08006cd7
 8006cb0:	08006f01 	.word	0x08006f01
 8006cb4:	08006f01 	.word	0x08006f01
 8006cb8:	08006f01 	.word	0x08006f01
 8006cbc:	08006cdd 	.word	0x08006cdd
 8006cc0:	08006f01 	.word	0x08006f01
 8006cc4:	08006f01 	.word	0x08006f01
 8006cc8:	08006f01 	.word	0x08006f01
 8006ccc:	08006df3 	.word	0x08006df3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006cd0:	4b91      	ldr	r3, [pc, #580]	; (8006f18 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8006cd2:	613b      	str	r3, [r7, #16]
       break;
 8006cd4:	e117      	b.n	8006f06 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006cd6:	4b91      	ldr	r3, [pc, #580]	; (8006f1c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006cd8:	613b      	str	r3, [r7, #16]
      break;
 8006cda:	e114      	b.n	8006f06 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cdc:	4b8d      	ldr	r3, [pc, #564]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ce4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ce6:	4b8b      	ldr	r3, [pc, #556]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d024      	beq.n	8006d3c <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cf2:	4b88      	ldr	r3, [pc, #544]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	099b      	lsrs	r3, r3, #6
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	f04f 0300 	mov.w	r3, #0
 8006cfe:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006d02:	f04f 0500 	mov.w	r5, #0
 8006d06:	ea02 0004 	and.w	r0, r2, r4
 8006d0a:	ea03 0105 	and.w	r1, r3, r5
 8006d0e:	4b83      	ldr	r3, [pc, #524]	; (8006f1c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006d10:	fb03 f201 	mul.w	r2, r3, r1
 8006d14:	2300      	movs	r3, #0
 8006d16:	fb03 f300 	mul.w	r3, r3, r0
 8006d1a:	4413      	add	r3, r2
 8006d1c:	4a7f      	ldr	r2, [pc, #508]	; (8006f1c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006d1e:	fba0 0102 	umull	r0, r1, r0, r2
 8006d22:	440b      	add	r3, r1
 8006d24:	4619      	mov	r1, r3
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	461a      	mov	r2, r3
 8006d2a:	f04f 0300 	mov.w	r3, #0
 8006d2e:	f7f9 fa6f 	bl	8000210 <__aeabi_uldivmod>
 8006d32:	4602      	mov	r2, r0
 8006d34:	460b      	mov	r3, r1
 8006d36:	4613      	mov	r3, r2
 8006d38:	617b      	str	r3, [r7, #20]
 8006d3a:	e04c      	b.n	8006dd6 <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d3c:	4b75      	ldr	r3, [pc, #468]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	099b      	lsrs	r3, r3, #6
 8006d42:	461a      	mov	r2, r3
 8006d44:	f04f 0300 	mov.w	r3, #0
 8006d48:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006d4c:	f04f 0100 	mov.w	r1, #0
 8006d50:	ea02 0800 	and.w	r8, r2, r0
 8006d54:	ea03 0901 	and.w	r9, r3, r1
 8006d58:	4640      	mov	r0, r8
 8006d5a:	4649      	mov	r1, r9
 8006d5c:	f04f 0200 	mov.w	r2, #0
 8006d60:	f04f 0300 	mov.w	r3, #0
 8006d64:	014b      	lsls	r3, r1, #5
 8006d66:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006d6a:	0142      	lsls	r2, r0, #5
 8006d6c:	4610      	mov	r0, r2
 8006d6e:	4619      	mov	r1, r3
 8006d70:	ebb0 0008 	subs.w	r0, r0, r8
 8006d74:	eb61 0109 	sbc.w	r1, r1, r9
 8006d78:	f04f 0200 	mov.w	r2, #0
 8006d7c:	f04f 0300 	mov.w	r3, #0
 8006d80:	018b      	lsls	r3, r1, #6
 8006d82:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006d86:	0182      	lsls	r2, r0, #6
 8006d88:	1a12      	subs	r2, r2, r0
 8006d8a:	eb63 0301 	sbc.w	r3, r3, r1
 8006d8e:	f04f 0000 	mov.w	r0, #0
 8006d92:	f04f 0100 	mov.w	r1, #0
 8006d96:	00d9      	lsls	r1, r3, #3
 8006d98:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006d9c:	00d0      	lsls	r0, r2, #3
 8006d9e:	4602      	mov	r2, r0
 8006da0:	460b      	mov	r3, r1
 8006da2:	eb12 0208 	adds.w	r2, r2, r8
 8006da6:	eb43 0309 	adc.w	r3, r3, r9
 8006daa:	f04f 0000 	mov.w	r0, #0
 8006dae:	f04f 0100 	mov.w	r1, #0
 8006db2:	0299      	lsls	r1, r3, #10
 8006db4:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006db8:	0290      	lsls	r0, r2, #10
 8006dba:	4602      	mov	r2, r0
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	4610      	mov	r0, r2
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	f04f 0300 	mov.w	r3, #0
 8006dca:	f7f9 fa21 	bl	8000210 <__aeabi_uldivmod>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006dd6:	4b4f      	ldr	r3, [pc, #316]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	0c1b      	lsrs	r3, r3, #16
 8006ddc:	f003 0303 	and.w	r3, r3, #3
 8006de0:	3301      	adds	r3, #1
 8006de2:	005b      	lsls	r3, r3, #1
 8006de4:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8006de6:	697a      	ldr	r2, [r7, #20]
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dee:	613b      	str	r3, [r7, #16]
      break;
 8006df0:	e089      	b.n	8006f06 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006df2:	4948      	ldr	r1, [pc, #288]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006df4:	6849      	ldr	r1, [r1, #4]
 8006df6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006dfa:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006dfc:	4945      	ldr	r1, [pc, #276]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006dfe:	6849      	ldr	r1, [r1, #4]
 8006e00:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006e04:	2900      	cmp	r1, #0
 8006e06:	d024      	beq.n	8006e52 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e08:	4942      	ldr	r1, [pc, #264]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006e0a:	6849      	ldr	r1, [r1, #4]
 8006e0c:	0989      	lsrs	r1, r1, #6
 8006e0e:	4608      	mov	r0, r1
 8006e10:	f04f 0100 	mov.w	r1, #0
 8006e14:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006e18:	f04f 0500 	mov.w	r5, #0
 8006e1c:	ea00 0204 	and.w	r2, r0, r4
 8006e20:	ea01 0305 	and.w	r3, r1, r5
 8006e24:	493d      	ldr	r1, [pc, #244]	; (8006f1c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006e26:	fb01 f003 	mul.w	r0, r1, r3
 8006e2a:	2100      	movs	r1, #0
 8006e2c:	fb01 f102 	mul.w	r1, r1, r2
 8006e30:	1844      	adds	r4, r0, r1
 8006e32:	493a      	ldr	r1, [pc, #232]	; (8006f1c <HAL_RCC_GetSysClockFreq+0x2b4>)
 8006e34:	fba2 0101 	umull	r0, r1, r2, r1
 8006e38:	1863      	adds	r3, r4, r1
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	461a      	mov	r2, r3
 8006e40:	f04f 0300 	mov.w	r3, #0
 8006e44:	f7f9 f9e4 	bl	8000210 <__aeabi_uldivmod>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	4613      	mov	r3, r2
 8006e4e:	617b      	str	r3, [r7, #20]
 8006e50:	e04a      	b.n	8006ee8 <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e52:	4b30      	ldr	r3, [pc, #192]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	099b      	lsrs	r3, r3, #6
 8006e58:	461a      	mov	r2, r3
 8006e5a:	f04f 0300 	mov.w	r3, #0
 8006e5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006e62:	f04f 0100 	mov.w	r1, #0
 8006e66:	ea02 0400 	and.w	r4, r2, r0
 8006e6a:	ea03 0501 	and.w	r5, r3, r1
 8006e6e:	4620      	mov	r0, r4
 8006e70:	4629      	mov	r1, r5
 8006e72:	f04f 0200 	mov.w	r2, #0
 8006e76:	f04f 0300 	mov.w	r3, #0
 8006e7a:	014b      	lsls	r3, r1, #5
 8006e7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006e80:	0142      	lsls	r2, r0, #5
 8006e82:	4610      	mov	r0, r2
 8006e84:	4619      	mov	r1, r3
 8006e86:	1b00      	subs	r0, r0, r4
 8006e88:	eb61 0105 	sbc.w	r1, r1, r5
 8006e8c:	f04f 0200 	mov.w	r2, #0
 8006e90:	f04f 0300 	mov.w	r3, #0
 8006e94:	018b      	lsls	r3, r1, #6
 8006e96:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006e9a:	0182      	lsls	r2, r0, #6
 8006e9c:	1a12      	subs	r2, r2, r0
 8006e9e:	eb63 0301 	sbc.w	r3, r3, r1
 8006ea2:	f04f 0000 	mov.w	r0, #0
 8006ea6:	f04f 0100 	mov.w	r1, #0
 8006eaa:	00d9      	lsls	r1, r3, #3
 8006eac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006eb0:	00d0      	lsls	r0, r2, #3
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	1912      	adds	r2, r2, r4
 8006eb8:	eb45 0303 	adc.w	r3, r5, r3
 8006ebc:	f04f 0000 	mov.w	r0, #0
 8006ec0:	f04f 0100 	mov.w	r1, #0
 8006ec4:	0299      	lsls	r1, r3, #10
 8006ec6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006eca:	0290      	lsls	r0, r2, #10
 8006ecc:	4602      	mov	r2, r0
 8006ece:	460b      	mov	r3, r1
 8006ed0:	4610      	mov	r0, r2
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	461a      	mov	r2, r3
 8006ed8:	f04f 0300 	mov.w	r3, #0
 8006edc:	f7f9 f998 	bl	8000210 <__aeabi_uldivmod>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	460b      	mov	r3, r1
 8006ee4:	4613      	mov	r3, r2
 8006ee6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006ee8:	4b0a      	ldr	r3, [pc, #40]	; (8006f14 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	0f1b      	lsrs	r3, r3, #28
 8006eee:	f003 0307 	and.w	r3, r3, #7
 8006ef2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006efc:	613b      	str	r3, [r7, #16]
      break;
 8006efe:	e002      	b.n	8006f06 <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f00:	4b05      	ldr	r3, [pc, #20]	; (8006f18 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8006f02:	613b      	str	r3, [r7, #16]
      break;
 8006f04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f06:	693b      	ldr	r3, [r7, #16]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	371c      	adds	r7, #28
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f12:	bf00      	nop
 8006f14:	40023800 	.word	0x40023800
 8006f18:	00f42400 	.word	0x00f42400
 8006f1c:	017d7840 	.word	0x017d7840

08006f20 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b086      	sub	sp, #24
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d101      	bne.n	8006f32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e28d      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	f000 8083 	beq.w	8007046 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006f40:	4b94      	ldr	r3, [pc, #592]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	f003 030c 	and.w	r3, r3, #12
 8006f48:	2b04      	cmp	r3, #4
 8006f4a:	d019      	beq.n	8006f80 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006f4c:	4b91      	ldr	r3, [pc, #580]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006f54:	2b08      	cmp	r3, #8
 8006f56:	d106      	bne.n	8006f66 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006f58:	4b8e      	ldr	r3, [pc, #568]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f64:	d00c      	beq.n	8006f80 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f66:	4b8b      	ldr	r3, [pc, #556]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006f6e:	2b0c      	cmp	r3, #12
 8006f70:	d112      	bne.n	8006f98 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f72:	4b88      	ldr	r3, [pc, #544]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006f7e:	d10b      	bne.n	8006f98 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f80:	4b84      	ldr	r3, [pc, #528]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d05b      	beq.n	8007044 <HAL_RCC_OscConfig+0x124>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d157      	bne.n	8007044 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006f94:	2301      	movs	r3, #1
 8006f96:	e25a      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fa0:	d106      	bne.n	8006fb0 <HAL_RCC_OscConfig+0x90>
 8006fa2:	4b7c      	ldr	r3, [pc, #496]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a7b      	ldr	r2, [pc, #492]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006fa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fac:	6013      	str	r3, [r2, #0]
 8006fae:	e01d      	b.n	8006fec <HAL_RCC_OscConfig+0xcc>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006fb8:	d10c      	bne.n	8006fd4 <HAL_RCC_OscConfig+0xb4>
 8006fba:	4b76      	ldr	r3, [pc, #472]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a75      	ldr	r2, [pc, #468]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006fc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006fc4:	6013      	str	r3, [r2, #0]
 8006fc6:	4b73      	ldr	r3, [pc, #460]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a72      	ldr	r2, [pc, #456]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006fcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fd0:	6013      	str	r3, [r2, #0]
 8006fd2:	e00b      	b.n	8006fec <HAL_RCC_OscConfig+0xcc>
 8006fd4:	4b6f      	ldr	r3, [pc, #444]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a6e      	ldr	r2, [pc, #440]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006fda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fde:	6013      	str	r3, [r2, #0]
 8006fe0:	4b6c      	ldr	r3, [pc, #432]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a6b      	ldr	r2, [pc, #428]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8006fe6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006fea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d013      	beq.n	800701c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ff4:	f7fd f83e 	bl	8004074 <HAL_GetTick>
 8006ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ffa:	e008      	b.n	800700e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006ffc:	f7fd f83a 	bl	8004074 <HAL_GetTick>
 8007000:	4602      	mov	r2, r0
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	1ad3      	subs	r3, r2, r3
 8007006:	2b64      	cmp	r3, #100	; 0x64
 8007008:	d901      	bls.n	800700e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800700a:	2303      	movs	r3, #3
 800700c:	e21f      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800700e:	4b61      	ldr	r3, [pc, #388]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007016:	2b00      	cmp	r3, #0
 8007018:	d0f0      	beq.n	8006ffc <HAL_RCC_OscConfig+0xdc>
 800701a:	e014      	b.n	8007046 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800701c:	f7fd f82a 	bl	8004074 <HAL_GetTick>
 8007020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007022:	e008      	b.n	8007036 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007024:	f7fd f826 	bl	8004074 <HAL_GetTick>
 8007028:	4602      	mov	r2, r0
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	2b64      	cmp	r3, #100	; 0x64
 8007030:	d901      	bls.n	8007036 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007032:	2303      	movs	r3, #3
 8007034:	e20b      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007036:	4b57      	ldr	r3, [pc, #348]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800703e:	2b00      	cmp	r3, #0
 8007040:	d1f0      	bne.n	8007024 <HAL_RCC_OscConfig+0x104>
 8007042:	e000      	b.n	8007046 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007044:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f003 0302 	and.w	r3, r3, #2
 800704e:	2b00      	cmp	r3, #0
 8007050:	d06f      	beq.n	8007132 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007052:	4b50      	ldr	r3, [pc, #320]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	f003 030c 	and.w	r3, r3, #12
 800705a:	2b00      	cmp	r3, #0
 800705c:	d017      	beq.n	800708e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800705e:	4b4d      	ldr	r3, [pc, #308]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007066:	2b08      	cmp	r3, #8
 8007068:	d105      	bne.n	8007076 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800706a:	4b4a      	ldr	r3, [pc, #296]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007072:	2b00      	cmp	r3, #0
 8007074:	d00b      	beq.n	800708e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007076:	4b47      	ldr	r3, [pc, #284]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800707e:	2b0c      	cmp	r3, #12
 8007080:	d11c      	bne.n	80070bc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007082:	4b44      	ldr	r3, [pc, #272]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800708a:	2b00      	cmp	r3, #0
 800708c:	d116      	bne.n	80070bc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800708e:	4b41      	ldr	r3, [pc, #260]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 0302 	and.w	r3, r3, #2
 8007096:	2b00      	cmp	r3, #0
 8007098:	d005      	beq.n	80070a6 <HAL_RCC_OscConfig+0x186>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d001      	beq.n	80070a6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e1d3      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070a6:	4b3b      	ldr	r3, [pc, #236]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	00db      	lsls	r3, r3, #3
 80070b4:	4937      	ldr	r1, [pc, #220]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 80070b6:	4313      	orrs	r3, r2
 80070b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80070ba:	e03a      	b.n	8007132 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d020      	beq.n	8007106 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80070c4:	4b34      	ldr	r3, [pc, #208]	; (8007198 <HAL_RCC_OscConfig+0x278>)
 80070c6:	2201      	movs	r2, #1
 80070c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070ca:	f7fc ffd3 	bl	8004074 <HAL_GetTick>
 80070ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070d0:	e008      	b.n	80070e4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80070d2:	f7fc ffcf 	bl	8004074 <HAL_GetTick>
 80070d6:	4602      	mov	r2, r0
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	1ad3      	subs	r3, r2, r3
 80070dc:	2b02      	cmp	r3, #2
 80070de:	d901      	bls.n	80070e4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80070e0:	2303      	movs	r3, #3
 80070e2:	e1b4      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070e4:	4b2b      	ldr	r3, [pc, #172]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f003 0302 	and.w	r3, r3, #2
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d0f0      	beq.n	80070d2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070f0:	4b28      	ldr	r3, [pc, #160]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	691b      	ldr	r3, [r3, #16]
 80070fc:	00db      	lsls	r3, r3, #3
 80070fe:	4925      	ldr	r1, [pc, #148]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8007100:	4313      	orrs	r3, r2
 8007102:	600b      	str	r3, [r1, #0]
 8007104:	e015      	b.n	8007132 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007106:	4b24      	ldr	r3, [pc, #144]	; (8007198 <HAL_RCC_OscConfig+0x278>)
 8007108:	2200      	movs	r2, #0
 800710a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800710c:	f7fc ffb2 	bl	8004074 <HAL_GetTick>
 8007110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007112:	e008      	b.n	8007126 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007114:	f7fc ffae 	bl	8004074 <HAL_GetTick>
 8007118:	4602      	mov	r2, r0
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	2b02      	cmp	r3, #2
 8007120:	d901      	bls.n	8007126 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007122:	2303      	movs	r3, #3
 8007124:	e193      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007126:	4b1b      	ldr	r3, [pc, #108]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f003 0302 	and.w	r3, r3, #2
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1f0      	bne.n	8007114 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f003 0308 	and.w	r3, r3, #8
 800713a:	2b00      	cmp	r3, #0
 800713c:	d036      	beq.n	80071ac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	695b      	ldr	r3, [r3, #20]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d016      	beq.n	8007174 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007146:	4b15      	ldr	r3, [pc, #84]	; (800719c <HAL_RCC_OscConfig+0x27c>)
 8007148:	2201      	movs	r2, #1
 800714a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800714c:	f7fc ff92 	bl	8004074 <HAL_GetTick>
 8007150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007152:	e008      	b.n	8007166 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007154:	f7fc ff8e 	bl	8004074 <HAL_GetTick>
 8007158:	4602      	mov	r2, r0
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	1ad3      	subs	r3, r2, r3
 800715e:	2b02      	cmp	r3, #2
 8007160:	d901      	bls.n	8007166 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007162:	2303      	movs	r3, #3
 8007164:	e173      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007166:	4b0b      	ldr	r3, [pc, #44]	; (8007194 <HAL_RCC_OscConfig+0x274>)
 8007168:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800716a:	f003 0302 	and.w	r3, r3, #2
 800716e:	2b00      	cmp	r3, #0
 8007170:	d0f0      	beq.n	8007154 <HAL_RCC_OscConfig+0x234>
 8007172:	e01b      	b.n	80071ac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007174:	4b09      	ldr	r3, [pc, #36]	; (800719c <HAL_RCC_OscConfig+0x27c>)
 8007176:	2200      	movs	r2, #0
 8007178:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800717a:	f7fc ff7b 	bl	8004074 <HAL_GetTick>
 800717e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007180:	e00e      	b.n	80071a0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007182:	f7fc ff77 	bl	8004074 <HAL_GetTick>
 8007186:	4602      	mov	r2, r0
 8007188:	693b      	ldr	r3, [r7, #16]
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	2b02      	cmp	r3, #2
 800718e:	d907      	bls.n	80071a0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e15c      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
 8007194:	40023800 	.word	0x40023800
 8007198:	42470000 	.word	0x42470000
 800719c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80071a0:	4b8a      	ldr	r3, [pc, #552]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80071a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071a4:	f003 0302 	and.w	r3, r3, #2
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d1ea      	bne.n	8007182 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 0304 	and.w	r3, r3, #4
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	f000 8097 	beq.w	80072e8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80071ba:	2300      	movs	r3, #0
 80071bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80071be:	4b83      	ldr	r3, [pc, #524]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80071c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d10f      	bne.n	80071ea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071ca:	2300      	movs	r3, #0
 80071cc:	60bb      	str	r3, [r7, #8]
 80071ce:	4b7f      	ldr	r3, [pc, #508]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80071d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d2:	4a7e      	ldr	r2, [pc, #504]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80071d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071d8:	6413      	str	r3, [r2, #64]	; 0x40
 80071da:	4b7c      	ldr	r3, [pc, #496]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80071dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071e2:	60bb      	str	r3, [r7, #8]
 80071e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071e6:	2301      	movs	r3, #1
 80071e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071ea:	4b79      	ldr	r3, [pc, #484]	; (80073d0 <HAL_RCC_OscConfig+0x4b0>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d118      	bne.n	8007228 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80071f6:	4b76      	ldr	r3, [pc, #472]	; (80073d0 <HAL_RCC_OscConfig+0x4b0>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a75      	ldr	r2, [pc, #468]	; (80073d0 <HAL_RCC_OscConfig+0x4b0>)
 80071fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007202:	f7fc ff37 	bl	8004074 <HAL_GetTick>
 8007206:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007208:	e008      	b.n	800721c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800720a:	f7fc ff33 	bl	8004074 <HAL_GetTick>
 800720e:	4602      	mov	r2, r0
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	1ad3      	subs	r3, r2, r3
 8007214:	2b02      	cmp	r3, #2
 8007216:	d901      	bls.n	800721c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007218:	2303      	movs	r3, #3
 800721a:	e118      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800721c:	4b6c      	ldr	r3, [pc, #432]	; (80073d0 <HAL_RCC_OscConfig+0x4b0>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007224:	2b00      	cmp	r3, #0
 8007226:	d0f0      	beq.n	800720a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	2b01      	cmp	r3, #1
 800722e:	d106      	bne.n	800723e <HAL_RCC_OscConfig+0x31e>
 8007230:	4b66      	ldr	r3, [pc, #408]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007234:	4a65      	ldr	r2, [pc, #404]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007236:	f043 0301 	orr.w	r3, r3, #1
 800723a:	6713      	str	r3, [r2, #112]	; 0x70
 800723c:	e01c      	b.n	8007278 <HAL_RCC_OscConfig+0x358>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	2b05      	cmp	r3, #5
 8007244:	d10c      	bne.n	8007260 <HAL_RCC_OscConfig+0x340>
 8007246:	4b61      	ldr	r3, [pc, #388]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007248:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800724a:	4a60      	ldr	r2, [pc, #384]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 800724c:	f043 0304 	orr.w	r3, r3, #4
 8007250:	6713      	str	r3, [r2, #112]	; 0x70
 8007252:	4b5e      	ldr	r3, [pc, #376]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007256:	4a5d      	ldr	r2, [pc, #372]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007258:	f043 0301 	orr.w	r3, r3, #1
 800725c:	6713      	str	r3, [r2, #112]	; 0x70
 800725e:	e00b      	b.n	8007278 <HAL_RCC_OscConfig+0x358>
 8007260:	4b5a      	ldr	r3, [pc, #360]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007262:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007264:	4a59      	ldr	r2, [pc, #356]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007266:	f023 0301 	bic.w	r3, r3, #1
 800726a:	6713      	str	r3, [r2, #112]	; 0x70
 800726c:	4b57      	ldr	r3, [pc, #348]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 800726e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007270:	4a56      	ldr	r2, [pc, #344]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007272:	f023 0304 	bic.w	r3, r3, #4
 8007276:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d015      	beq.n	80072ac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007280:	f7fc fef8 	bl	8004074 <HAL_GetTick>
 8007284:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007286:	e00a      	b.n	800729e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007288:	f7fc fef4 	bl	8004074 <HAL_GetTick>
 800728c:	4602      	mov	r2, r0
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	1ad3      	subs	r3, r2, r3
 8007292:	f241 3288 	movw	r2, #5000	; 0x1388
 8007296:	4293      	cmp	r3, r2
 8007298:	d901      	bls.n	800729e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800729a:	2303      	movs	r3, #3
 800729c:	e0d7      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800729e:	4b4b      	ldr	r3, [pc, #300]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80072a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072a2:	f003 0302 	and.w	r3, r3, #2
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d0ee      	beq.n	8007288 <HAL_RCC_OscConfig+0x368>
 80072aa:	e014      	b.n	80072d6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072ac:	f7fc fee2 	bl	8004074 <HAL_GetTick>
 80072b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072b2:	e00a      	b.n	80072ca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80072b4:	f7fc fede 	bl	8004074 <HAL_GetTick>
 80072b8:	4602      	mov	r2, r0
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	f241 3288 	movw	r2, #5000	; 0x1388
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d901      	bls.n	80072ca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80072c6:	2303      	movs	r3, #3
 80072c8:	e0c1      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072ca:	4b40      	ldr	r3, [pc, #256]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80072cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ce:	f003 0302 	and.w	r3, r3, #2
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1ee      	bne.n	80072b4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80072d6:	7dfb      	ldrb	r3, [r7, #23]
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d105      	bne.n	80072e8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072dc:	4b3b      	ldr	r3, [pc, #236]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80072de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e0:	4a3a      	ldr	r2, [pc, #232]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80072e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	699b      	ldr	r3, [r3, #24]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	f000 80ad 	beq.w	800744c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80072f2:	4b36      	ldr	r3, [pc, #216]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	f003 030c 	and.w	r3, r3, #12
 80072fa:	2b08      	cmp	r3, #8
 80072fc:	d060      	beq.n	80073c0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	2b02      	cmp	r3, #2
 8007304:	d145      	bne.n	8007392 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007306:	4b33      	ldr	r3, [pc, #204]	; (80073d4 <HAL_RCC_OscConfig+0x4b4>)
 8007308:	2200      	movs	r2, #0
 800730a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800730c:	f7fc feb2 	bl	8004074 <HAL_GetTick>
 8007310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007312:	e008      	b.n	8007326 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007314:	f7fc feae 	bl	8004074 <HAL_GetTick>
 8007318:	4602      	mov	r2, r0
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	1ad3      	subs	r3, r2, r3
 800731e:	2b02      	cmp	r3, #2
 8007320:	d901      	bls.n	8007326 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8007322:	2303      	movs	r3, #3
 8007324:	e093      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007326:	4b29      	ldr	r3, [pc, #164]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800732e:	2b00      	cmp	r3, #0
 8007330:	d1f0      	bne.n	8007314 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	69da      	ldr	r2, [r3, #28]
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6a1b      	ldr	r3, [r3, #32]
 800733a:	431a      	orrs	r2, r3
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007340:	019b      	lsls	r3, r3, #6
 8007342:	431a      	orrs	r2, r3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007348:	085b      	lsrs	r3, r3, #1
 800734a:	3b01      	subs	r3, #1
 800734c:	041b      	lsls	r3, r3, #16
 800734e:	431a      	orrs	r2, r3
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007354:	061b      	lsls	r3, r3, #24
 8007356:	431a      	orrs	r2, r3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800735c:	071b      	lsls	r3, r3, #28
 800735e:	491b      	ldr	r1, [pc, #108]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007360:	4313      	orrs	r3, r2
 8007362:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007364:	4b1b      	ldr	r3, [pc, #108]	; (80073d4 <HAL_RCC_OscConfig+0x4b4>)
 8007366:	2201      	movs	r2, #1
 8007368:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800736a:	f7fc fe83 	bl	8004074 <HAL_GetTick>
 800736e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007370:	e008      	b.n	8007384 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007372:	f7fc fe7f 	bl	8004074 <HAL_GetTick>
 8007376:	4602      	mov	r2, r0
 8007378:	693b      	ldr	r3, [r7, #16]
 800737a:	1ad3      	subs	r3, r2, r3
 800737c:	2b02      	cmp	r3, #2
 800737e:	d901      	bls.n	8007384 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007380:	2303      	movs	r3, #3
 8007382:	e064      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007384:	4b11      	ldr	r3, [pc, #68]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800738c:	2b00      	cmp	r3, #0
 800738e:	d0f0      	beq.n	8007372 <HAL_RCC_OscConfig+0x452>
 8007390:	e05c      	b.n	800744c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007392:	4b10      	ldr	r3, [pc, #64]	; (80073d4 <HAL_RCC_OscConfig+0x4b4>)
 8007394:	2200      	movs	r2, #0
 8007396:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007398:	f7fc fe6c 	bl	8004074 <HAL_GetTick>
 800739c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800739e:	e008      	b.n	80073b2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073a0:	f7fc fe68 	bl	8004074 <HAL_GetTick>
 80073a4:	4602      	mov	r2, r0
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	2b02      	cmp	r3, #2
 80073ac:	d901      	bls.n	80073b2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e04d      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073b2:	4b06      	ldr	r3, [pc, #24]	; (80073cc <HAL_RCC_OscConfig+0x4ac>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d1f0      	bne.n	80073a0 <HAL_RCC_OscConfig+0x480>
 80073be:	e045      	b.n	800744c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	d107      	bne.n	80073d8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	e040      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
 80073cc:	40023800 	.word	0x40023800
 80073d0:	40007000 	.word	0x40007000
 80073d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80073d8:	4b1f      	ldr	r3, [pc, #124]	; (8007458 <HAL_RCC_OscConfig+0x538>)
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	699b      	ldr	r3, [r3, #24]
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d030      	beq.n	8007448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d129      	bne.n	8007448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073fe:	429a      	cmp	r2, r3
 8007400:	d122      	bne.n	8007448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007402:	68fa      	ldr	r2, [r7, #12]
 8007404:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007408:	4013      	ands	r3, r2
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800740e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007410:	4293      	cmp	r3, r2
 8007412:	d119      	bne.n	8007448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800741e:	085b      	lsrs	r3, r3, #1
 8007420:	3b01      	subs	r3, #1
 8007422:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007424:	429a      	cmp	r2, r3
 8007426:	d10f      	bne.n	8007448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007432:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007434:	429a      	cmp	r2, r3
 8007436:	d107      	bne.n	8007448 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007442:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007444:	429a      	cmp	r2, r3
 8007446:	d001      	beq.n	800744c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e000      	b.n	800744e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3718      	adds	r7, #24
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	40023800 	.word	0x40023800

0800745c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b082      	sub	sp, #8
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d101      	bne.n	800746e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e041      	b.n	80074f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007474:	b2db      	uxtb	r3, r3
 8007476:	2b00      	cmp	r3, #0
 8007478:	d106      	bne.n	8007488 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7fc fa10 	bl	80038a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2202      	movs	r2, #2
 800748c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	3304      	adds	r3, #4
 8007498:	4619      	mov	r1, r3
 800749a:	4610      	mov	r0, r2
 800749c:	f000 fbaa 	bl	8007bf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2201      	movs	r2, #1
 80074a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2201      	movs	r2, #1
 80074b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3708      	adds	r7, #8
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
	...

080074fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80074fc:	b480      	push	{r7}
 80074fe:	b085      	sub	sp, #20
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800750a:	b2db      	uxtb	r3, r3
 800750c:	2b01      	cmp	r3, #1
 800750e:	d001      	beq.n	8007514 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	e04e      	b.n	80075b2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2202      	movs	r2, #2
 8007518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	68da      	ldr	r2, [r3, #12]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f042 0201 	orr.w	r2, r2, #1
 800752a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a23      	ldr	r2, [pc, #140]	; (80075c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d022      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800753e:	d01d      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a1f      	ldr	r2, [pc, #124]	; (80075c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d018      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a1e      	ldr	r2, [pc, #120]	; (80075c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d013      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a1c      	ldr	r2, [pc, #112]	; (80075cc <HAL_TIM_Base_Start_IT+0xd0>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d00e      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a1b      	ldr	r2, [pc, #108]	; (80075d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d009      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a19      	ldr	r2, [pc, #100]	; (80075d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d004      	beq.n	800757c <HAL_TIM_Base_Start_IT+0x80>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a18      	ldr	r2, [pc, #96]	; (80075d8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d111      	bne.n	80075a0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	f003 0307 	and.w	r3, r3, #7
 8007586:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2b06      	cmp	r3, #6
 800758c:	d010      	beq.n	80075b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f042 0201 	orr.w	r2, r2, #1
 800759c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800759e:	e007      	b.n	80075b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f042 0201 	orr.w	r2, r2, #1
 80075ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80075b0:	2300      	movs	r3, #0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3714      	adds	r7, #20
 80075b6:	46bd      	mov	sp, r7
 80075b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	40010000 	.word	0x40010000
 80075c4:	40000400 	.word	0x40000400
 80075c8:	40000800 	.word	0x40000800
 80075cc:	40000c00 	.word	0x40000c00
 80075d0:	40010400 	.word	0x40010400
 80075d4:	40014000 	.word	0x40014000
 80075d8:	40001800 	.word	0x40001800

080075dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b082      	sub	sp, #8
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d101      	bne.n	80075ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e041      	b.n	8007672 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d106      	bne.n	8007608 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 f839 	bl	800767a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2202      	movs	r2, #2
 800760c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	3304      	adds	r3, #4
 8007618:	4619      	mov	r1, r3
 800761a:	4610      	mov	r0, r2
 800761c:	f000 faea 	bl	8007bf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2201      	movs	r2, #1
 800762c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2201      	movs	r2, #1
 8007634:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2201      	movs	r2, #1
 800763c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2201      	movs	r2, #1
 8007644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2201      	movs	r2, #1
 8007654:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2201      	movs	r2, #1
 800765c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2201      	movs	r2, #1
 8007664:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2201      	movs	r2, #1
 800766c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007670:	2300      	movs	r3, #0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3708      	adds	r7, #8
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}

0800767a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800767a:	b480      	push	{r7}
 800767c:	b083      	sub	sp, #12
 800767e:	af00      	add	r7, sp, #0
 8007680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007682:	bf00      	nop
 8007684:	370c      	adds	r7, #12
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr

0800768e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800768e:	b580      	push	{r7, lr}
 8007690:	b082      	sub	sp, #8
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	691b      	ldr	r3, [r3, #16]
 800769c:	f003 0302 	and.w	r3, r3, #2
 80076a0:	2b02      	cmp	r3, #2
 80076a2:	d122      	bne.n	80076ea <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68db      	ldr	r3, [r3, #12]
 80076aa:	f003 0302 	and.w	r3, r3, #2
 80076ae:	2b02      	cmp	r3, #2
 80076b0:	d11b      	bne.n	80076ea <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f06f 0202 	mvn.w	r2, #2
 80076ba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	699b      	ldr	r3, [r3, #24]
 80076c8:	f003 0303 	and.w	r3, r3, #3
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d003      	beq.n	80076d8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f000 fa71 	bl	8007bb8 <HAL_TIM_IC_CaptureCallback>
 80076d6:	e005      	b.n	80076e4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f000 fa63 	bl	8007ba4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 fa74 	bl	8007bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	691b      	ldr	r3, [r3, #16]
 80076f0:	f003 0304 	and.w	r3, r3, #4
 80076f4:	2b04      	cmp	r3, #4
 80076f6:	d122      	bne.n	800773e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	68db      	ldr	r3, [r3, #12]
 80076fe:	f003 0304 	and.w	r3, r3, #4
 8007702:	2b04      	cmp	r3, #4
 8007704:	d11b      	bne.n	800773e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f06f 0204 	mvn.w	r2, #4
 800770e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2202      	movs	r2, #2
 8007714:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	699b      	ldr	r3, [r3, #24]
 800771c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007720:	2b00      	cmp	r3, #0
 8007722:	d003      	beq.n	800772c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007724:	6878      	ldr	r0, [r7, #4]
 8007726:	f000 fa47 	bl	8007bb8 <HAL_TIM_IC_CaptureCallback>
 800772a:	e005      	b.n	8007738 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 fa39 	bl	8007ba4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 fa4a 	bl	8007bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	691b      	ldr	r3, [r3, #16]
 8007744:	f003 0308 	and.w	r3, r3, #8
 8007748:	2b08      	cmp	r3, #8
 800774a:	d122      	bne.n	8007792 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	f003 0308 	and.w	r3, r3, #8
 8007756:	2b08      	cmp	r3, #8
 8007758:	d11b      	bne.n	8007792 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f06f 0208 	mvn.w	r2, #8
 8007762:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2204      	movs	r2, #4
 8007768:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	69db      	ldr	r3, [r3, #28]
 8007770:	f003 0303 	and.w	r3, r3, #3
 8007774:	2b00      	cmp	r3, #0
 8007776:	d003      	beq.n	8007780 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fa1d 	bl	8007bb8 <HAL_TIM_IC_CaptureCallback>
 800777e:	e005      	b.n	800778c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 fa0f 	bl	8007ba4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 fa20 	bl	8007bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2200      	movs	r2, #0
 8007790:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	691b      	ldr	r3, [r3, #16]
 8007798:	f003 0310 	and.w	r3, r3, #16
 800779c:	2b10      	cmp	r3, #16
 800779e:	d122      	bne.n	80077e6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	f003 0310 	and.w	r3, r3, #16
 80077aa:	2b10      	cmp	r3, #16
 80077ac:	d11b      	bne.n	80077e6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f06f 0210 	mvn.w	r2, #16
 80077b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2208      	movs	r2, #8
 80077bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	69db      	ldr	r3, [r3, #28]
 80077c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d003      	beq.n	80077d4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 f9f3 	bl	8007bb8 <HAL_TIM_IC_CaptureCallback>
 80077d2:	e005      	b.n	80077e0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 f9e5 	bl	8007ba4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 f9f6 	bl	8007bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2200      	movs	r2, #0
 80077e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	f003 0301 	and.w	r3, r3, #1
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d10e      	bne.n	8007812 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68db      	ldr	r3, [r3, #12]
 80077fa:	f003 0301 	and.w	r3, r3, #1
 80077fe:	2b01      	cmp	r3, #1
 8007800:	d107      	bne.n	8007812 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	f06f 0201 	mvn.w	r2, #1
 800780a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f7fb fcb1 	bl	8003174 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	691b      	ldr	r3, [r3, #16]
 8007818:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800781c:	2b80      	cmp	r3, #128	; 0x80
 800781e:	d10e      	bne.n	800783e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800782a:	2b80      	cmp	r3, #128	; 0x80
 800782c:	d107      	bne.n	800783e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 fe57 	bl	80084ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	691b      	ldr	r3, [r3, #16]
 8007844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007848:	2b40      	cmp	r3, #64	; 0x40
 800784a:	d10e      	bne.n	800786a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007856:	2b40      	cmp	r3, #64	; 0x40
 8007858:	d107      	bne.n	800786a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f9bb 	bl	8007be0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	691b      	ldr	r3, [r3, #16]
 8007870:	f003 0320 	and.w	r3, r3, #32
 8007874:	2b20      	cmp	r3, #32
 8007876:	d10e      	bne.n	8007896 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	68db      	ldr	r3, [r3, #12]
 800787e:	f003 0320 	and.w	r3, r3, #32
 8007882:	2b20      	cmp	r3, #32
 8007884:	d107      	bne.n	8007896 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f06f 0220 	mvn.w	r2, #32
 800788e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f000 fe21 	bl	80084d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007896:	bf00      	nop
 8007898:	3708      	adds	r7, #8
 800789a:	46bd      	mov	sp, r7
 800789c:	bd80      	pop	{r7, pc}
	...

080078a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078b2:	2b01      	cmp	r3, #1
 80078b4:	d101      	bne.n	80078ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80078b6:	2302      	movs	r3, #2
 80078b8:	e0ac      	b.n	8007a14 <HAL_TIM_PWM_ConfigChannel+0x174>
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2201      	movs	r2, #1
 80078be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2b0c      	cmp	r3, #12
 80078c6:	f200 809f 	bhi.w	8007a08 <HAL_TIM_PWM_ConfigChannel+0x168>
 80078ca:	a201      	add	r2, pc, #4	; (adr r2, 80078d0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80078cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078d0:	08007905 	.word	0x08007905
 80078d4:	08007a09 	.word	0x08007a09
 80078d8:	08007a09 	.word	0x08007a09
 80078dc:	08007a09 	.word	0x08007a09
 80078e0:	08007945 	.word	0x08007945
 80078e4:	08007a09 	.word	0x08007a09
 80078e8:	08007a09 	.word	0x08007a09
 80078ec:	08007a09 	.word	0x08007a09
 80078f0:	08007987 	.word	0x08007987
 80078f4:	08007a09 	.word	0x08007a09
 80078f8:	08007a09 	.word	0x08007a09
 80078fc:	08007a09 	.word	0x08007a09
 8007900:	080079c7 	.word	0x080079c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	68b9      	ldr	r1, [r7, #8]
 800790a:	4618      	mov	r0, r3
 800790c:	f000 fa12 	bl	8007d34 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	699a      	ldr	r2, [r3, #24]
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f042 0208 	orr.w	r2, r2, #8
 800791e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	699a      	ldr	r2, [r3, #24]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f022 0204 	bic.w	r2, r2, #4
 800792e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	6999      	ldr	r1, [r3, #24]
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	691a      	ldr	r2, [r3, #16]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	430a      	orrs	r2, r1
 8007940:	619a      	str	r2, [r3, #24]
      break;
 8007942:	e062      	b.n	8007a0a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68b9      	ldr	r1, [r7, #8]
 800794a:	4618      	mov	r0, r3
 800794c:	f000 fa62 	bl	8007e14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	699a      	ldr	r2, [r3, #24]
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800795e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	699a      	ldr	r2, [r3, #24]
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800796e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	6999      	ldr	r1, [r3, #24]
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	691b      	ldr	r3, [r3, #16]
 800797a:	021a      	lsls	r2, r3, #8
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	430a      	orrs	r2, r1
 8007982:	619a      	str	r2, [r3, #24]
      break;
 8007984:	e041      	b.n	8007a0a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	68b9      	ldr	r1, [r7, #8]
 800798c:	4618      	mov	r0, r3
 800798e:	f000 fab7 	bl	8007f00 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	69da      	ldr	r2, [r3, #28]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f042 0208 	orr.w	r2, r2, #8
 80079a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	69da      	ldr	r2, [r3, #28]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f022 0204 	bic.w	r2, r2, #4
 80079b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	69d9      	ldr	r1, [r3, #28]
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	691a      	ldr	r2, [r3, #16]
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	430a      	orrs	r2, r1
 80079c2:	61da      	str	r2, [r3, #28]
      break;
 80079c4:	e021      	b.n	8007a0a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68b9      	ldr	r1, [r7, #8]
 80079cc:	4618      	mov	r0, r3
 80079ce:	f000 fb0b 	bl	8007fe8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	69da      	ldr	r2, [r3, #28]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80079e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	69da      	ldr	r2, [r3, #28]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	69d9      	ldr	r1, [r3, #28]
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	021a      	lsls	r2, r3, #8
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	61da      	str	r2, [r3, #28]
      break;
 8007a06:	e000      	b.n	8007a0a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007a08:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a12:	2300      	movs	r3, #0
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3710      	adds	r7, #16
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d101      	bne.n	8007a34 <HAL_TIM_ConfigClockSource+0x18>
 8007a30:	2302      	movs	r3, #2
 8007a32:	e0b3      	b.n	8007b9c <HAL_TIM_ConfigClockSource+0x180>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2201      	movs	r2, #1
 8007a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2202      	movs	r2, #2
 8007a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	689b      	ldr	r3, [r3, #8]
 8007a4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007a52:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a5a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a6c:	d03e      	beq.n	8007aec <HAL_TIM_ConfigClockSource+0xd0>
 8007a6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a72:	f200 8087 	bhi.w	8007b84 <HAL_TIM_ConfigClockSource+0x168>
 8007a76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a7a:	f000 8085 	beq.w	8007b88 <HAL_TIM_ConfigClockSource+0x16c>
 8007a7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a82:	d87f      	bhi.n	8007b84 <HAL_TIM_ConfigClockSource+0x168>
 8007a84:	2b70      	cmp	r3, #112	; 0x70
 8007a86:	d01a      	beq.n	8007abe <HAL_TIM_ConfigClockSource+0xa2>
 8007a88:	2b70      	cmp	r3, #112	; 0x70
 8007a8a:	d87b      	bhi.n	8007b84 <HAL_TIM_ConfigClockSource+0x168>
 8007a8c:	2b60      	cmp	r3, #96	; 0x60
 8007a8e:	d050      	beq.n	8007b32 <HAL_TIM_ConfigClockSource+0x116>
 8007a90:	2b60      	cmp	r3, #96	; 0x60
 8007a92:	d877      	bhi.n	8007b84 <HAL_TIM_ConfigClockSource+0x168>
 8007a94:	2b50      	cmp	r3, #80	; 0x50
 8007a96:	d03c      	beq.n	8007b12 <HAL_TIM_ConfigClockSource+0xf6>
 8007a98:	2b50      	cmp	r3, #80	; 0x50
 8007a9a:	d873      	bhi.n	8007b84 <HAL_TIM_ConfigClockSource+0x168>
 8007a9c:	2b40      	cmp	r3, #64	; 0x40
 8007a9e:	d058      	beq.n	8007b52 <HAL_TIM_ConfigClockSource+0x136>
 8007aa0:	2b40      	cmp	r3, #64	; 0x40
 8007aa2:	d86f      	bhi.n	8007b84 <HAL_TIM_ConfigClockSource+0x168>
 8007aa4:	2b30      	cmp	r3, #48	; 0x30
 8007aa6:	d064      	beq.n	8007b72 <HAL_TIM_ConfigClockSource+0x156>
 8007aa8:	2b30      	cmp	r3, #48	; 0x30
 8007aaa:	d86b      	bhi.n	8007b84 <HAL_TIM_ConfigClockSource+0x168>
 8007aac:	2b20      	cmp	r3, #32
 8007aae:	d060      	beq.n	8007b72 <HAL_TIM_ConfigClockSource+0x156>
 8007ab0:	2b20      	cmp	r3, #32
 8007ab2:	d867      	bhi.n	8007b84 <HAL_TIM_ConfigClockSource+0x168>
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d05c      	beq.n	8007b72 <HAL_TIM_ConfigClockSource+0x156>
 8007ab8:	2b10      	cmp	r3, #16
 8007aba:	d05a      	beq.n	8007b72 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007abc:	e062      	b.n	8007b84 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	6818      	ldr	r0, [r3, #0]
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	6899      	ldr	r1, [r3, #8]
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	685a      	ldr	r2, [r3, #4]
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	f000 fb5b 	bl	8008188 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	689b      	ldr	r3, [r3, #8]
 8007ad8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ae0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	609a      	str	r2, [r3, #8]
      break;
 8007aea:	e04e      	b.n	8007b8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6818      	ldr	r0, [r3, #0]
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	6899      	ldr	r1, [r3, #8]
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	685a      	ldr	r2, [r3, #4]
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	f000 fb44 	bl	8008188 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	689a      	ldr	r2, [r3, #8]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b0e:	609a      	str	r2, [r3, #8]
      break;
 8007b10:	e03b      	b.n	8007b8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6818      	ldr	r0, [r3, #0]
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	6859      	ldr	r1, [r3, #4]
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	f000 fab8 	bl	8008094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	2150      	movs	r1, #80	; 0x50
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f000 fb11 	bl	8008152 <TIM_ITRx_SetConfig>
      break;
 8007b30:	e02b      	b.n	8007b8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6818      	ldr	r0, [r3, #0]
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	6859      	ldr	r1, [r3, #4]
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	461a      	mov	r2, r3
 8007b40:	f000 fad7 	bl	80080f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	2160      	movs	r1, #96	; 0x60
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f000 fb01 	bl	8008152 <TIM_ITRx_SetConfig>
      break;
 8007b50:	e01b      	b.n	8007b8a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6818      	ldr	r0, [r3, #0]
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	6859      	ldr	r1, [r3, #4]
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	461a      	mov	r2, r3
 8007b60:	f000 fa98 	bl	8008094 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	2140      	movs	r1, #64	; 0x40
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f000 faf1 	bl	8008152 <TIM_ITRx_SetConfig>
      break;
 8007b70:	e00b      	b.n	8007b8a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	4610      	mov	r0, r2
 8007b7e:	f000 fae8 	bl	8008152 <TIM_ITRx_SetConfig>
        break;
 8007b82:	e002      	b.n	8007b8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007b84:	bf00      	nop
 8007b86:	e000      	b.n	8007b8a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007b88:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007b9a:	2300      	movs	r3, #0
}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3710      	adds	r7, #16
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007bac:	bf00      	nop
 8007bae:	370c      	adds	r7, #12
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb6:	4770      	bx	lr

08007bb8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b083      	sub	sp, #12
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007bc0:	bf00      	nop
 8007bc2:	370c      	adds	r7, #12
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bca:	4770      	bx	lr

08007bcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	b083      	sub	sp, #12
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007bd4:	bf00      	nop
 8007bd6:	370c      	adds	r7, #12
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr

08007be0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007be0:	b480      	push	{r7}
 8007be2:	b083      	sub	sp, #12
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007be8:	bf00      	nop
 8007bea:	370c      	adds	r7, #12
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	4a40      	ldr	r2, [pc, #256]	; (8007d08 <TIM_Base_SetConfig+0x114>)
 8007c08:	4293      	cmp	r3, r2
 8007c0a:	d013      	beq.n	8007c34 <TIM_Base_SetConfig+0x40>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c12:	d00f      	beq.n	8007c34 <TIM_Base_SetConfig+0x40>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	4a3d      	ldr	r2, [pc, #244]	; (8007d0c <TIM_Base_SetConfig+0x118>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d00b      	beq.n	8007c34 <TIM_Base_SetConfig+0x40>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4a3c      	ldr	r2, [pc, #240]	; (8007d10 <TIM_Base_SetConfig+0x11c>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d007      	beq.n	8007c34 <TIM_Base_SetConfig+0x40>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	4a3b      	ldr	r2, [pc, #236]	; (8007d14 <TIM_Base_SetConfig+0x120>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d003      	beq.n	8007c34 <TIM_Base_SetConfig+0x40>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	4a3a      	ldr	r2, [pc, #232]	; (8007d18 <TIM_Base_SetConfig+0x124>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d108      	bne.n	8007c46 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	68fa      	ldr	r2, [r7, #12]
 8007c42:	4313      	orrs	r3, r2
 8007c44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	4a2f      	ldr	r2, [pc, #188]	; (8007d08 <TIM_Base_SetConfig+0x114>)
 8007c4a:	4293      	cmp	r3, r2
 8007c4c:	d02b      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c54:	d027      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	4a2c      	ldr	r2, [pc, #176]	; (8007d0c <TIM_Base_SetConfig+0x118>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d023      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a2b      	ldr	r2, [pc, #172]	; (8007d10 <TIM_Base_SetConfig+0x11c>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d01f      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	4a2a      	ldr	r2, [pc, #168]	; (8007d14 <TIM_Base_SetConfig+0x120>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d01b      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4a29      	ldr	r2, [pc, #164]	; (8007d18 <TIM_Base_SetConfig+0x124>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d017      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	4a28      	ldr	r2, [pc, #160]	; (8007d1c <TIM_Base_SetConfig+0x128>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d013      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	4a27      	ldr	r2, [pc, #156]	; (8007d20 <TIM_Base_SetConfig+0x12c>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d00f      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	4a26      	ldr	r2, [pc, #152]	; (8007d24 <TIM_Base_SetConfig+0x130>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d00b      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	4a25      	ldr	r2, [pc, #148]	; (8007d28 <TIM_Base_SetConfig+0x134>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d007      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	4a24      	ldr	r2, [pc, #144]	; (8007d2c <TIM_Base_SetConfig+0x138>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d003      	beq.n	8007ca6 <TIM_Base_SetConfig+0xb2>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	4a23      	ldr	r2, [pc, #140]	; (8007d30 <TIM_Base_SetConfig+0x13c>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d108      	bne.n	8007cb8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	68fa      	ldr	r2, [r7, #12]
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	695b      	ldr	r3, [r3, #20]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	68fa      	ldr	r2, [r7, #12]
 8007cca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	689a      	ldr	r2, [r3, #8]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	4a0a      	ldr	r2, [pc, #40]	; (8007d08 <TIM_Base_SetConfig+0x114>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d003      	beq.n	8007cec <TIM_Base_SetConfig+0xf8>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	4a0c      	ldr	r2, [pc, #48]	; (8007d18 <TIM_Base_SetConfig+0x124>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d103      	bne.n	8007cf4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	691a      	ldr	r2, [r3, #16]
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	615a      	str	r2, [r3, #20]
}
 8007cfa:	bf00      	nop
 8007cfc:	3714      	adds	r7, #20
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	40010000 	.word	0x40010000
 8007d0c:	40000400 	.word	0x40000400
 8007d10:	40000800 	.word	0x40000800
 8007d14:	40000c00 	.word	0x40000c00
 8007d18:	40010400 	.word	0x40010400
 8007d1c:	40014000 	.word	0x40014000
 8007d20:	40014400 	.word	0x40014400
 8007d24:	40014800 	.word	0x40014800
 8007d28:	40001800 	.word	0x40001800
 8007d2c:	40001c00 	.word	0x40001c00
 8007d30:	40002000 	.word	0x40002000

08007d34 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b087      	sub	sp, #28
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6a1b      	ldr	r3, [r3, #32]
 8007d42:	f023 0201 	bic.w	r2, r3, #1
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6a1b      	ldr	r3, [r3, #32]
 8007d4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	699b      	ldr	r3, [r3, #24]
 8007d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f023 0303 	bic.w	r3, r3, #3
 8007d6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	68fa      	ldr	r2, [r7, #12]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	f023 0302 	bic.w	r3, r3, #2
 8007d7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	697a      	ldr	r2, [r7, #20]
 8007d84:	4313      	orrs	r3, r2
 8007d86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a20      	ldr	r2, [pc, #128]	; (8007e0c <TIM_OC1_SetConfig+0xd8>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d003      	beq.n	8007d98 <TIM_OC1_SetConfig+0x64>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a1f      	ldr	r2, [pc, #124]	; (8007e10 <TIM_OC1_SetConfig+0xdc>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d10c      	bne.n	8007db2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	f023 0308 	bic.w	r3, r3, #8
 8007d9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	68db      	ldr	r3, [r3, #12]
 8007da4:	697a      	ldr	r2, [r7, #20]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	f023 0304 	bic.w	r3, r3, #4
 8007db0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	4a15      	ldr	r2, [pc, #84]	; (8007e0c <TIM_OC1_SetConfig+0xd8>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d003      	beq.n	8007dc2 <TIM_OC1_SetConfig+0x8e>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	4a14      	ldr	r2, [pc, #80]	; (8007e10 <TIM_OC1_SetConfig+0xdc>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d111      	bne.n	8007de6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007dc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007dd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	695b      	ldr	r3, [r3, #20]
 8007dd6:	693a      	ldr	r2, [r7, #16]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	699b      	ldr	r3, [r3, #24]
 8007de0:	693a      	ldr	r2, [r7, #16]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	693a      	ldr	r2, [r7, #16]
 8007dea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	68fa      	ldr	r2, [r7, #12]
 8007df0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	685a      	ldr	r2, [r3, #4]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	697a      	ldr	r2, [r7, #20]
 8007dfe:	621a      	str	r2, [r3, #32]
}
 8007e00:	bf00      	nop
 8007e02:	371c      	adds	r7, #28
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr
 8007e0c:	40010000 	.word	0x40010000
 8007e10:	40010400 	.word	0x40010400

08007e14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b087      	sub	sp, #28
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6a1b      	ldr	r3, [r3, #32]
 8007e22:	f023 0210 	bic.w	r2, r3, #16
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6a1b      	ldr	r3, [r3, #32]
 8007e2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	699b      	ldr	r3, [r3, #24]
 8007e3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	021b      	lsls	r3, r3, #8
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	f023 0320 	bic.w	r3, r3, #32
 8007e5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	011b      	lsls	r3, r3, #4
 8007e66:	697a      	ldr	r2, [r7, #20]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a22      	ldr	r2, [pc, #136]	; (8007ef8 <TIM_OC2_SetConfig+0xe4>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d003      	beq.n	8007e7c <TIM_OC2_SetConfig+0x68>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a21      	ldr	r2, [pc, #132]	; (8007efc <TIM_OC2_SetConfig+0xe8>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d10d      	bne.n	8007e98 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007e7c:	697b      	ldr	r3, [r7, #20]
 8007e7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	011b      	lsls	r3, r3, #4
 8007e8a:	697a      	ldr	r2, [r7, #20]
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007e90:	697b      	ldr	r3, [r7, #20]
 8007e92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e96:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a17      	ldr	r2, [pc, #92]	; (8007ef8 <TIM_OC2_SetConfig+0xe4>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d003      	beq.n	8007ea8 <TIM_OC2_SetConfig+0x94>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4a16      	ldr	r2, [pc, #88]	; (8007efc <TIM_OC2_SetConfig+0xe8>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d113      	bne.n	8007ed0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007eae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007eb6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	695b      	ldr	r3, [r3, #20]
 8007ebc:	009b      	lsls	r3, r3, #2
 8007ebe:	693a      	ldr	r2, [r7, #16]
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	699b      	ldr	r3, [r3, #24]
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	693a      	ldr	r2, [r7, #16]
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	693a      	ldr	r2, [r7, #16]
 8007ed4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	68fa      	ldr	r2, [r7, #12]
 8007eda:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	685a      	ldr	r2, [r3, #4]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	697a      	ldr	r2, [r7, #20]
 8007ee8:	621a      	str	r2, [r3, #32]
}
 8007eea:	bf00      	nop
 8007eec:	371c      	adds	r7, #28
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop
 8007ef8:	40010000 	.word	0x40010000
 8007efc:	40010400 	.word	0x40010400

08007f00 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b087      	sub	sp, #28
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6a1b      	ldr	r3, [r3, #32]
 8007f0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6a1b      	ldr	r3, [r3, #32]
 8007f1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	69db      	ldr	r3, [r3, #28]
 8007f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f023 0303 	bic.w	r3, r3, #3
 8007f36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	68fa      	ldr	r2, [r7, #12]
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	021b      	lsls	r3, r3, #8
 8007f50:	697a      	ldr	r2, [r7, #20]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	4a21      	ldr	r2, [pc, #132]	; (8007fe0 <TIM_OC3_SetConfig+0xe0>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d003      	beq.n	8007f66 <TIM_OC3_SetConfig+0x66>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	4a20      	ldr	r2, [pc, #128]	; (8007fe4 <TIM_OC3_SetConfig+0xe4>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d10d      	bne.n	8007f82 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007f66:	697b      	ldr	r3, [r7, #20]
 8007f68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007f6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	68db      	ldr	r3, [r3, #12]
 8007f72:	021b      	lsls	r3, r3, #8
 8007f74:	697a      	ldr	r2, [r7, #20]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007f80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4a16      	ldr	r2, [pc, #88]	; (8007fe0 <TIM_OC3_SetConfig+0xe0>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d003      	beq.n	8007f92 <TIM_OC3_SetConfig+0x92>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	4a15      	ldr	r2, [pc, #84]	; (8007fe4 <TIM_OC3_SetConfig+0xe4>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d113      	bne.n	8007fba <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007f98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007fa0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	695b      	ldr	r3, [r3, #20]
 8007fa6:	011b      	lsls	r3, r3, #4
 8007fa8:	693a      	ldr	r2, [r7, #16]
 8007faa:	4313      	orrs	r3, r2
 8007fac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	699b      	ldr	r3, [r3, #24]
 8007fb2:	011b      	lsls	r3, r3, #4
 8007fb4:	693a      	ldr	r2, [r7, #16]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	693a      	ldr	r2, [r7, #16]
 8007fbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	68fa      	ldr	r2, [r7, #12]
 8007fc4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	685a      	ldr	r2, [r3, #4]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	697a      	ldr	r2, [r7, #20]
 8007fd2:	621a      	str	r2, [r3, #32]
}
 8007fd4:	bf00      	nop
 8007fd6:	371c      	adds	r7, #28
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr
 8007fe0:	40010000 	.word	0x40010000
 8007fe4:	40010400 	.word	0x40010400

08007fe8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b087      	sub	sp, #28
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6a1b      	ldr	r3, [r3, #32]
 8007ff6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6a1b      	ldr	r3, [r3, #32]
 8008002:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	69db      	ldr	r3, [r3, #28]
 800800e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800801e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	021b      	lsls	r3, r3, #8
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	4313      	orrs	r3, r2
 800802a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008032:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	031b      	lsls	r3, r3, #12
 800803a:	693a      	ldr	r2, [r7, #16]
 800803c:	4313      	orrs	r3, r2
 800803e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	4a12      	ldr	r2, [pc, #72]	; (800808c <TIM_OC4_SetConfig+0xa4>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d003      	beq.n	8008050 <TIM_OC4_SetConfig+0x68>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	4a11      	ldr	r2, [pc, #68]	; (8008090 <TIM_OC4_SetConfig+0xa8>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d109      	bne.n	8008064 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008056:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	695b      	ldr	r3, [r3, #20]
 800805c:	019b      	lsls	r3, r3, #6
 800805e:	697a      	ldr	r2, [r7, #20]
 8008060:	4313      	orrs	r3, r2
 8008062:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	697a      	ldr	r2, [r7, #20]
 8008068:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	68fa      	ldr	r2, [r7, #12]
 800806e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	685a      	ldr	r2, [r3, #4]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	693a      	ldr	r2, [r7, #16]
 800807c:	621a      	str	r2, [r3, #32]
}
 800807e:	bf00      	nop
 8008080:	371c      	adds	r7, #28
 8008082:	46bd      	mov	sp, r7
 8008084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008088:	4770      	bx	lr
 800808a:	bf00      	nop
 800808c:	40010000 	.word	0x40010000
 8008090:	40010400 	.word	0x40010400

08008094 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008094:	b480      	push	{r7}
 8008096:	b087      	sub	sp, #28
 8008098:	af00      	add	r7, sp, #0
 800809a:	60f8      	str	r0, [r7, #12]
 800809c:	60b9      	str	r1, [r7, #8]
 800809e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6a1b      	ldr	r3, [r3, #32]
 80080a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	6a1b      	ldr	r3, [r3, #32]
 80080aa:	f023 0201 	bic.w	r2, r3, #1
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	699b      	ldr	r3, [r3, #24]
 80080b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	011b      	lsls	r3, r3, #4
 80080c4:	693a      	ldr	r2, [r7, #16]
 80080c6:	4313      	orrs	r3, r2
 80080c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	f023 030a 	bic.w	r3, r3, #10
 80080d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80080d2:	697a      	ldr	r2, [r7, #20]
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	4313      	orrs	r3, r2
 80080d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	693a      	ldr	r2, [r7, #16]
 80080de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	697a      	ldr	r2, [r7, #20]
 80080e4:	621a      	str	r2, [r3, #32]
}
 80080e6:	bf00      	nop
 80080e8:	371c      	adds	r7, #28
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080f2:	b480      	push	{r7}
 80080f4:	b087      	sub	sp, #28
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	60f8      	str	r0, [r7, #12]
 80080fa:	60b9      	str	r1, [r7, #8]
 80080fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6a1b      	ldr	r3, [r3, #32]
 8008102:	f023 0210 	bic.w	r2, r3, #16
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	699b      	ldr	r3, [r3, #24]
 800810e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6a1b      	ldr	r3, [r3, #32]
 8008114:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800811c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	031b      	lsls	r3, r3, #12
 8008122:	697a      	ldr	r2, [r7, #20]
 8008124:	4313      	orrs	r3, r2
 8008126:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008128:	693b      	ldr	r3, [r7, #16]
 800812a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800812e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	011b      	lsls	r3, r3, #4
 8008134:	693a      	ldr	r2, [r7, #16]
 8008136:	4313      	orrs	r3, r2
 8008138:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	697a      	ldr	r2, [r7, #20]
 800813e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	693a      	ldr	r2, [r7, #16]
 8008144:	621a      	str	r2, [r3, #32]
}
 8008146:	bf00      	nop
 8008148:	371c      	adds	r7, #28
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr

08008152 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008152:	b480      	push	{r7}
 8008154:	b085      	sub	sp, #20
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
 800815a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008168:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800816a:	683a      	ldr	r2, [r7, #0]
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	4313      	orrs	r3, r2
 8008170:	f043 0307 	orr.w	r3, r3, #7
 8008174:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	68fa      	ldr	r2, [r7, #12]
 800817a:	609a      	str	r2, [r3, #8]
}
 800817c:	bf00      	nop
 800817e:	3714      	adds	r7, #20
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008188:	b480      	push	{r7}
 800818a:	b087      	sub	sp, #28
 800818c:	af00      	add	r7, sp, #0
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	60b9      	str	r1, [r7, #8]
 8008192:	607a      	str	r2, [r7, #4]
 8008194:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	021a      	lsls	r2, r3, #8
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	431a      	orrs	r2, r3
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	697a      	ldr	r2, [r7, #20]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	697a      	ldr	r2, [r7, #20]
 80081ba:	609a      	str	r2, [r3, #8]
}
 80081bc:	bf00      	nop
 80081be:	371c      	adds	r7, #28
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b084      	sub	sp, #16
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d109      	bne.n	80081ec <HAL_TIMEx_PWMN_Start+0x24>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	2b01      	cmp	r3, #1
 80081e2:	bf14      	ite	ne
 80081e4:	2301      	movne	r3, #1
 80081e6:	2300      	moveq	r3, #0
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	e022      	b.n	8008232 <HAL_TIMEx_PWMN_Start+0x6a>
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	2b04      	cmp	r3, #4
 80081f0:	d109      	bne.n	8008206 <HAL_TIMEx_PWMN_Start+0x3e>
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80081f8:	b2db      	uxtb	r3, r3
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	bf14      	ite	ne
 80081fe:	2301      	movne	r3, #1
 8008200:	2300      	moveq	r3, #0
 8008202:	b2db      	uxtb	r3, r3
 8008204:	e015      	b.n	8008232 <HAL_TIMEx_PWMN_Start+0x6a>
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	2b08      	cmp	r3, #8
 800820a:	d109      	bne.n	8008220 <HAL_TIMEx_PWMN_Start+0x58>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008212:	b2db      	uxtb	r3, r3
 8008214:	2b01      	cmp	r3, #1
 8008216:	bf14      	ite	ne
 8008218:	2301      	movne	r3, #1
 800821a:	2300      	moveq	r3, #0
 800821c:	b2db      	uxtb	r3, r3
 800821e:	e008      	b.n	8008232 <HAL_TIMEx_PWMN_Start+0x6a>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008226:	b2db      	uxtb	r3, r3
 8008228:	2b01      	cmp	r3, #1
 800822a:	bf14      	ite	ne
 800822c:	2301      	movne	r3, #1
 800822e:	2300      	moveq	r3, #0
 8008230:	b2db      	uxtb	r3, r3
 8008232:	2b00      	cmp	r3, #0
 8008234:	d001      	beq.n	800823a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8008236:	2301      	movs	r3, #1
 8008238:	e06d      	b.n	8008316 <HAL_TIMEx_PWMN_Start+0x14e>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d104      	bne.n	800824a <HAL_TIMEx_PWMN_Start+0x82>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2202      	movs	r2, #2
 8008244:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008248:	e013      	b.n	8008272 <HAL_TIMEx_PWMN_Start+0xaa>
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	2b04      	cmp	r3, #4
 800824e:	d104      	bne.n	800825a <HAL_TIMEx_PWMN_Start+0x92>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2202      	movs	r2, #2
 8008254:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008258:	e00b      	b.n	8008272 <HAL_TIMEx_PWMN_Start+0xaa>
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	2b08      	cmp	r3, #8
 800825e:	d104      	bne.n	800826a <HAL_TIMEx_PWMN_Start+0xa2>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2202      	movs	r2, #2
 8008264:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008268:	e003      	b.n	8008272 <HAL_TIMEx_PWMN_Start+0xaa>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2202      	movs	r2, #2
 800826e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2204      	movs	r2, #4
 8008278:	6839      	ldr	r1, [r7, #0]
 800827a:	4618      	mov	r0, r3
 800827c:	f000 f940 	bl	8008500 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800828e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4a22      	ldr	r2, [pc, #136]	; (8008320 <HAL_TIMEx_PWMN_Start+0x158>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d022      	beq.n	80082e0 <HAL_TIMEx_PWMN_Start+0x118>
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80082a2:	d01d      	beq.n	80082e0 <HAL_TIMEx_PWMN_Start+0x118>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	4a1e      	ldr	r2, [pc, #120]	; (8008324 <HAL_TIMEx_PWMN_Start+0x15c>)
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d018      	beq.n	80082e0 <HAL_TIMEx_PWMN_Start+0x118>
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	4a1d      	ldr	r2, [pc, #116]	; (8008328 <HAL_TIMEx_PWMN_Start+0x160>)
 80082b4:	4293      	cmp	r3, r2
 80082b6:	d013      	beq.n	80082e0 <HAL_TIMEx_PWMN_Start+0x118>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a1b      	ldr	r2, [pc, #108]	; (800832c <HAL_TIMEx_PWMN_Start+0x164>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d00e      	beq.n	80082e0 <HAL_TIMEx_PWMN_Start+0x118>
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4a1a      	ldr	r2, [pc, #104]	; (8008330 <HAL_TIMEx_PWMN_Start+0x168>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d009      	beq.n	80082e0 <HAL_TIMEx_PWMN_Start+0x118>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a18      	ldr	r2, [pc, #96]	; (8008334 <HAL_TIMEx_PWMN_Start+0x16c>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d004      	beq.n	80082e0 <HAL_TIMEx_PWMN_Start+0x118>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a17      	ldr	r2, [pc, #92]	; (8008338 <HAL_TIMEx_PWMN_Start+0x170>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d111      	bne.n	8008304 <HAL_TIMEx_PWMN_Start+0x13c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	f003 0307 	and.w	r3, r3, #7
 80082ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2b06      	cmp	r3, #6
 80082f0:	d010      	beq.n	8008314 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f042 0201 	orr.w	r2, r2, #1
 8008300:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008302:	e007      	b.n	8008314 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	681a      	ldr	r2, [r3, #0]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f042 0201 	orr.w	r2, r2, #1
 8008312:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008314:	2300      	movs	r3, #0
}
 8008316:	4618      	mov	r0, r3
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	40010000 	.word	0x40010000
 8008324:	40000400 	.word	0x40000400
 8008328:	40000800 	.word	0x40000800
 800832c:	40000c00 	.word	0x40000c00
 8008330:	40010400 	.word	0x40010400
 8008334:	40014000 	.word	0x40014000
 8008338:	40001800 	.word	0x40001800

0800833c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800834c:	2b01      	cmp	r3, #1
 800834e:	d101      	bne.n	8008354 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008350:	2302      	movs	r3, #2
 8008352:	e05a      	b.n	800840a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2202      	movs	r2, #2
 8008360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	689b      	ldr	r3, [r3, #8]
 8008372:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800837a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	4313      	orrs	r3, r2
 8008384:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	68fa      	ldr	r2, [r7, #12]
 800838c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4a21      	ldr	r2, [pc, #132]	; (8008418 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008394:	4293      	cmp	r3, r2
 8008396:	d022      	beq.n	80083de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083a0:	d01d      	beq.n	80083de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4a1d      	ldr	r2, [pc, #116]	; (800841c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d018      	beq.n	80083de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a1b      	ldr	r2, [pc, #108]	; (8008420 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d013      	beq.n	80083de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a1a      	ldr	r2, [pc, #104]	; (8008424 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d00e      	beq.n	80083de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a18      	ldr	r2, [pc, #96]	; (8008428 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d009      	beq.n	80083de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a17      	ldr	r2, [pc, #92]	; (800842c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d004      	beq.n	80083de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a15      	ldr	r2, [pc, #84]	; (8008430 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d10c      	bne.n	80083f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	68ba      	ldr	r2, [r7, #8]
 80083ec:	4313      	orrs	r3, r2
 80083ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	68ba      	ldr	r2, [r7, #8]
 80083f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2200      	movs	r2, #0
 8008404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008408:	2300      	movs	r3, #0
}
 800840a:	4618      	mov	r0, r3
 800840c:	3714      	adds	r7, #20
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr
 8008416:	bf00      	nop
 8008418:	40010000 	.word	0x40010000
 800841c:	40000400 	.word	0x40000400
 8008420:	40000800 	.word	0x40000800
 8008424:	40000c00 	.word	0x40000c00
 8008428:	40010400 	.word	0x40010400
 800842c:	40014000 	.word	0x40014000
 8008430:	40001800 	.word	0x40001800

08008434 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
 800843c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800843e:	2300      	movs	r3, #0
 8008440:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008448:	2b01      	cmp	r3, #1
 800844a:	d101      	bne.n	8008450 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800844c:	2302      	movs	r3, #2
 800844e:	e03d      	b.n	80084cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	68db      	ldr	r3, [r3, #12]
 8008462:	4313      	orrs	r3, r2
 8008464:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	4313      	orrs	r3, r2
 8008472:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	4313      	orrs	r3, r2
 8008480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4313      	orrs	r3, r2
 800848e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	691b      	ldr	r3, [r3, #16]
 800849a:	4313      	orrs	r3, r2
 800849c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	695b      	ldr	r3, [r3, #20]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	69db      	ldr	r3, [r3, #28]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	68fa      	ldr	r2, [r7, #12]
 80084c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3714      	adds	r7, #20
 80084d0:	46bd      	mov	sp, r7
 80084d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d6:	4770      	bx	lr

080084d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80084d8:	b480      	push	{r7}
 80084da:	b083      	sub	sp, #12
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80084e0:	bf00      	nop
 80084e2:	370c      	adds	r7, #12
 80084e4:	46bd      	mov	sp, r7
 80084e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ea:	4770      	bx	lr

080084ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80084f4:	bf00      	nop
 80084f6:	370c      	adds	r7, #12
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008500:	b480      	push	{r7}
 8008502:	b087      	sub	sp, #28
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800850c:	68bb      	ldr	r3, [r7, #8]
 800850e:	f003 031f 	and.w	r3, r3, #31
 8008512:	2204      	movs	r2, #4
 8008514:	fa02 f303 	lsl.w	r3, r2, r3
 8008518:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6a1a      	ldr	r2, [r3, #32]
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	43db      	mvns	r3, r3
 8008522:	401a      	ands	r2, r3
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	6a1a      	ldr	r2, [r3, #32]
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	f003 031f 	and.w	r3, r3, #31
 8008532:	6879      	ldr	r1, [r7, #4]
 8008534:	fa01 f303 	lsl.w	r3, r1, r3
 8008538:	431a      	orrs	r2, r3
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	621a      	str	r2, [r3, #32]
}
 800853e:	bf00      	nop
 8008540:	371c      	adds	r7, #28
 8008542:	46bd      	mov	sp, r7
 8008544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008548:	4770      	bx	lr

0800854a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800854a:	b580      	push	{r7, lr}
 800854c:	b082      	sub	sp, #8
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d101      	bne.n	800855c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008558:	2301      	movs	r3, #1
 800855a:	e03f      	b.n	80085dc <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008562:	b2db      	uxtb	r3, r3
 8008564:	2b00      	cmp	r3, #0
 8008566:	d106      	bne.n	8008576 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2200      	movs	r2, #0
 800856c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f7fb faf9 	bl	8003b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2224      	movs	r2, #36	; 0x24
 800857a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	68da      	ldr	r2, [r3, #12]
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800858c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 fd92 	bl	80090b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	691a      	ldr	r2, [r3, #16]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085a2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	695a      	ldr	r2, [r3, #20]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085b2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68da      	ldr	r2, [r3, #12]
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085c2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2200      	movs	r2, #0
 80085c8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2220      	movs	r2, #32
 80085ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2220      	movs	r2, #32
 80085d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3708      	adds	r7, #8
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <HAL_HalfDuplex_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d101      	bne.n	80085f6 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80085f2:	2301      	movs	r3, #1
 80085f4:	e047      	b.n	8008686 <HAL_HalfDuplex_Init+0xa2>
  /* Check the parameters */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d106      	bne.n	8008610 <HAL_HalfDuplex_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2200      	movs	r2, #0
 8008606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	f7fb faac 	bl	8003b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2224      	movs	r2, #36	; 0x24
 8008614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68da      	ldr	r2, [r3, #12]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008626:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f000 fd45 	bl	80090b8 <UART_SetConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	691a      	ldr	r2, [r3, #16]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800863c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	695a      	ldr	r2, [r3, #20]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800864c:	615a      	str	r2, [r3, #20]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	695a      	ldr	r2, [r3, #20]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f042 0208 	orr.w	r2, r2, #8
 800865c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	68da      	ldr	r2, [r3, #12]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800866c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state*/
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2220      	movs	r2, #32
 8008678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2220      	movs	r2, #32
 8008680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3708      	adds	r7, #8
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
	...

08008690 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b086      	sub	sp, #24
 8008694:	af00      	add	r7, sp, #0
 8008696:	60f8      	str	r0, [r7, #12]
 8008698:	60b9      	str	r1, [r7, #8]
 800869a:	4613      	mov	r3, r2
 800869c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	2b20      	cmp	r3, #32
 80086a8:	d153      	bne.n	8008752 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80086aa:	68bb      	ldr	r3, [r7, #8]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d002      	beq.n	80086b6 <HAL_UART_Transmit_DMA+0x26>
 80086b0:	88fb      	ldrh	r3, [r7, #6]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d101      	bne.n	80086ba <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80086b6:	2301      	movs	r3, #1
 80086b8:	e04c      	b.n	8008754 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d101      	bne.n	80086c8 <HAL_UART_Transmit_DMA+0x38>
 80086c4:	2302      	movs	r3, #2
 80086c6:	e045      	b.n	8008754 <HAL_UART_Transmit_DMA+0xc4>
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80086d0:	68ba      	ldr	r2, [r7, #8]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	88fa      	ldrh	r2, [r7, #6]
 80086da:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	88fa      	ldrh	r2, [r7, #6]
 80086e0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2221      	movs	r2, #33	; 0x21
 80086ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086f4:	4a19      	ldr	r2, [pc, #100]	; (800875c <HAL_UART_Transmit_DMA+0xcc>)
 80086f6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086fc:	4a18      	ldr	r2, [pc, #96]	; (8008760 <HAL_UART_Transmit_DMA+0xd0>)
 80086fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008704:	4a17      	ldr	r2, [pc, #92]	; (8008764 <HAL_UART_Transmit_DMA+0xd4>)
 8008706:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800870c:	2200      	movs	r2, #0
 800870e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8008710:	f107 0308 	add.w	r3, r7, #8
 8008714:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	6819      	ldr	r1, [r3, #0]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	3304      	adds	r3, #4
 8008724:	461a      	mov	r2, r3
 8008726:	88fb      	ldrh	r3, [r7, #6]
 8008728:	f7fc fcee 	bl	8005108 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008734:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2200      	movs	r2, #0
 800873a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	695a      	ldr	r2, [r3, #20]
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800874c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800874e:	2300      	movs	r3, #0
 8008750:	e000      	b.n	8008754 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8008752:	2302      	movs	r3, #2
  }
}
 8008754:	4618      	mov	r0, r3
 8008756:	3718      	adds	r7, #24
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}
 800875c:	08008b75 	.word	0x08008b75
 8008760:	08008bc7 	.word	0x08008bc7
 8008764:	08008caf 	.word	0x08008caf

08008768 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b084      	sub	sp, #16
 800876c:	af00      	add	r7, sp, #0
 800876e:	60f8      	str	r0, [r7, #12]
 8008770:	60b9      	str	r1, [r7, #8]
 8008772:	4613      	mov	r3, r2
 8008774:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800877c:	b2db      	uxtb	r3, r3
 800877e:	2b20      	cmp	r3, #32
 8008780:	d11d      	bne.n	80087be <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d002      	beq.n	800878e <HAL_UART_Receive_DMA+0x26>
 8008788:	88fb      	ldrh	r3, [r7, #6]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d101      	bne.n	8008792 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800878e:	2301      	movs	r3, #1
 8008790:	e016      	b.n	80087c0 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008798:	2b01      	cmp	r3, #1
 800879a:	d101      	bne.n	80087a0 <HAL_UART_Receive_DMA+0x38>
 800879c:	2302      	movs	r3, #2
 800879e:	e00f      	b.n	80087c0 <HAL_UART_Receive_DMA+0x58>
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2200      	movs	r2, #0
 80087ac:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 80087ae:	88fb      	ldrh	r3, [r7, #6]
 80087b0:	461a      	mov	r2, r3
 80087b2:	68b9      	ldr	r1, [r7, #8]
 80087b4:	68f8      	ldr	r0, [r7, #12]
 80087b6:	f000 fac5 	bl	8008d44 <UART_Start_Receive_DMA>
 80087ba:	4603      	mov	r3, r0
 80087bc:	e000      	b.n	80087c0 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80087be:	2302      	movs	r3, #2
  }
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3710      	adds	r7, #16
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bd80      	pop	{r7, pc}

080087c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b08a      	sub	sp, #40	; 0x28
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	68db      	ldr	r3, [r3, #12]
 80087de:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	695b      	ldr	r3, [r3, #20]
 80087e6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80087e8:	2300      	movs	r3, #0
 80087ea:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80087ec:	2300      	movs	r3, #0
 80087ee:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80087f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087f2:	f003 030f 	and.w	r3, r3, #15
 80087f6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d10d      	bne.n	800881a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80087fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008800:	f003 0320 	and.w	r3, r3, #32
 8008804:	2b00      	cmp	r3, #0
 8008806:	d008      	beq.n	800881a <HAL_UART_IRQHandler+0x52>
 8008808:	6a3b      	ldr	r3, [r7, #32]
 800880a:	f003 0320 	and.w	r3, r3, #32
 800880e:	2b00      	cmp	r3, #0
 8008810:	d003      	beq.n	800881a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 fbb9 	bl	8008f8a <UART_Receive_IT>
      return;
 8008818:	e17c      	b.n	8008b14 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800881a:	69bb      	ldr	r3, [r7, #24]
 800881c:	2b00      	cmp	r3, #0
 800881e:	f000 80b1 	beq.w	8008984 <HAL_UART_IRQHandler+0x1bc>
 8008822:	69fb      	ldr	r3, [r7, #28]
 8008824:	f003 0301 	and.w	r3, r3, #1
 8008828:	2b00      	cmp	r3, #0
 800882a:	d105      	bne.n	8008838 <HAL_UART_IRQHandler+0x70>
 800882c:	6a3b      	ldr	r3, [r7, #32]
 800882e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008832:	2b00      	cmp	r3, #0
 8008834:	f000 80a6 	beq.w	8008984 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	2b00      	cmp	r3, #0
 8008840:	d00a      	beq.n	8008858 <HAL_UART_IRQHandler+0x90>
 8008842:	6a3b      	ldr	r3, [r7, #32]
 8008844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008848:	2b00      	cmp	r3, #0
 800884a:	d005      	beq.n	8008858 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008850:	f043 0201 	orr.w	r2, r3, #1
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885a:	f003 0304 	and.w	r3, r3, #4
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00a      	beq.n	8008878 <HAL_UART_IRQHandler+0xb0>
 8008862:	69fb      	ldr	r3, [r7, #28]
 8008864:	f003 0301 	and.w	r3, r3, #1
 8008868:	2b00      	cmp	r3, #0
 800886a:	d005      	beq.n	8008878 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008870:	f043 0202 	orr.w	r2, r3, #2
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800887a:	f003 0302 	and.w	r3, r3, #2
 800887e:	2b00      	cmp	r3, #0
 8008880:	d00a      	beq.n	8008898 <HAL_UART_IRQHandler+0xd0>
 8008882:	69fb      	ldr	r3, [r7, #28]
 8008884:	f003 0301 	and.w	r3, r3, #1
 8008888:	2b00      	cmp	r3, #0
 800888a:	d005      	beq.n	8008898 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008890:	f043 0204 	orr.w	r2, r3, #4
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800889a:	f003 0308 	and.w	r3, r3, #8
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d00f      	beq.n	80088c2 <HAL_UART_IRQHandler+0xfa>
 80088a2:	6a3b      	ldr	r3, [r7, #32]
 80088a4:	f003 0320 	and.w	r3, r3, #32
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d104      	bne.n	80088b6 <HAL_UART_IRQHandler+0xee>
 80088ac:	69fb      	ldr	r3, [r7, #28]
 80088ae:	f003 0301 	and.w	r3, r3, #1
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d005      	beq.n	80088c2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ba:	f043 0208 	orr.w	r2, r3, #8
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	f000 811f 	beq.w	8008b0a <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80088cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ce:	f003 0320 	and.w	r3, r3, #32
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d007      	beq.n	80088e6 <HAL_UART_IRQHandler+0x11e>
 80088d6:	6a3b      	ldr	r3, [r7, #32]
 80088d8:	f003 0320 	and.w	r3, r3, #32
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d002      	beq.n	80088e6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f000 fb52 	bl	8008f8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	695b      	ldr	r3, [r3, #20]
 80088ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088f0:	2b40      	cmp	r3, #64	; 0x40
 80088f2:	bf0c      	ite	eq
 80088f4:	2301      	moveq	r3, #1
 80088f6:	2300      	movne	r3, #0
 80088f8:	b2db      	uxtb	r3, r3
 80088fa:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008900:	f003 0308 	and.w	r3, r3, #8
 8008904:	2b00      	cmp	r3, #0
 8008906:	d102      	bne.n	800890e <HAL_UART_IRQHandler+0x146>
 8008908:	697b      	ldr	r3, [r7, #20]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d031      	beq.n	8008972 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f000 fa92 	bl	8008e38 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	695b      	ldr	r3, [r3, #20]
 800891a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800891e:	2b40      	cmp	r3, #64	; 0x40
 8008920:	d123      	bne.n	800896a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	695a      	ldr	r2, [r3, #20]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008930:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008936:	2b00      	cmp	r3, #0
 8008938:	d013      	beq.n	8008962 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800893e:	4a77      	ldr	r2, [pc, #476]	; (8008b1c <HAL_UART_IRQHandler+0x354>)
 8008940:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008946:	4618      	mov	r0, r3
 8008948:	f7fc fca6 	bl	8005298 <HAL_DMA_Abort_IT>
 800894c:	4603      	mov	r3, r0
 800894e:	2b00      	cmp	r3, #0
 8008950:	d016      	beq.n	8008980 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008956:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008958:	687a      	ldr	r2, [r7, #4]
 800895a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800895c:	4610      	mov	r0, r2
 800895e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008960:	e00e      	b.n	8008980 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f7f9 ff36 	bl	80027d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008968:	e00a      	b.n	8008980 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f7f9 ff32 	bl	80027d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008970:	e006      	b.n	8008980 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f7f9 ff2e 	bl	80027d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800897e:	e0c4      	b.n	8008b0a <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008980:	bf00      	nop
    return;
 8008982:	e0c2      	b.n	8008b0a <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008988:	2b01      	cmp	r3, #1
 800898a:	f040 80a2 	bne.w	8008ad2 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800898e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008990:	f003 0310 	and.w	r3, r3, #16
 8008994:	2b00      	cmp	r3, #0
 8008996:	f000 809c 	beq.w	8008ad2 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800899a:	6a3b      	ldr	r3, [r7, #32]
 800899c:	f003 0310 	and.w	r3, r3, #16
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f000 8096 	beq.w	8008ad2 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80089a6:	2300      	movs	r3, #0
 80089a8:	60fb      	str	r3, [r7, #12]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	60fb      	str	r3, [r7, #12]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	60fb      	str	r3, [r7, #12]
 80089ba:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	695b      	ldr	r3, [r3, #20]
 80089c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089c6:	2b40      	cmp	r3, #64	; 0x40
 80089c8:	d14f      	bne.n	8008a6a <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80089d4:	8a3b      	ldrh	r3, [r7, #16]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	f000 8099 	beq.w	8008b0e <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80089e0:	8a3a      	ldrh	r2, [r7, #16]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	f080 8093 	bcs.w	8008b0e <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	8a3a      	ldrh	r2, [r7, #16]
 80089ec:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089f2:	69db      	ldr	r3, [r3, #28]
 80089f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089f8:	d02b      	beq.n	8008a52 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	68da      	ldr	r2, [r3, #12]
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008a08:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	695a      	ldr	r2, [r3, #20]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f022 0201 	bic.w	r2, r2, #1
 8008a18:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	695a      	ldr	r2, [r3, #20]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a28:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2220      	movs	r2, #32
 8008a2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2200      	movs	r2, #0
 8008a36:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	68da      	ldr	r2, [r3, #12]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f022 0210 	bic.w	r2, r2, #16
 8008a46:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7fc fbb3 	bl	80051b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a5a:	b29b      	uxth	r3, r3
 8008a5c:	1ad3      	subs	r3, r2, r3
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	4619      	mov	r1, r3
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f000 f87a 	bl	8008b5c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008a68:	e051      	b.n	8008b0e <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	1ad3      	subs	r3, r2, r3
 8008a76:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d047      	beq.n	8008b12 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 8008a82:	8a7b      	ldrh	r3, [r7, #18]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d044      	beq.n	8008b12 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	68da      	ldr	r2, [r3, #12]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008a96:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	695a      	ldr	r2, [r3, #20]
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f022 0201 	bic.w	r2, r2, #1
 8008aa6:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2220      	movs	r2, #32
 8008aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68da      	ldr	r2, [r3, #12]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f022 0210 	bic.w	r2, r2, #16
 8008ac4:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ac6:	8a7b      	ldrh	r3, [r7, #18]
 8008ac8:	4619      	mov	r1, r3
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 f846 	bl	8008b5c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008ad0:	e01f      	b.n	8008b12 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ad4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d008      	beq.n	8008aee <HAL_UART_IRQHandler+0x326>
 8008adc:	6a3b      	ldr	r3, [r7, #32]
 8008ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d003      	beq.n	8008aee <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 f9e7 	bl	8008eba <UART_Transmit_IT>
    return;
 8008aec:	e012      	b.n	8008b14 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d00d      	beq.n	8008b14 <HAL_UART_IRQHandler+0x34c>
 8008af8:	6a3b      	ldr	r3, [r7, #32]
 8008afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d008      	beq.n	8008b14 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 fa29 	bl	8008f5a <UART_EndTransmit_IT>
    return;
 8008b08:	e004      	b.n	8008b14 <HAL_UART_IRQHandler+0x34c>
    return;
 8008b0a:	bf00      	nop
 8008b0c:	e002      	b.n	8008b14 <HAL_UART_IRQHandler+0x34c>
      return;
 8008b0e:	bf00      	nop
 8008b10:	e000      	b.n	8008b14 <HAL_UART_IRQHandler+0x34c>
      return;
 8008b12:	bf00      	nop
  }
}
 8008b14:	3728      	adds	r7, #40	; 0x28
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	08008e93 	.word	0x08008e93

08008b20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b083      	sub	sp, #12
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b28:	bf00      	nop
 8008b2a:	370c      	adds	r7, #12
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr

08008b34 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008b3c:	bf00      	nop
 8008b3e:	370c      	adds	r7, #12
 8008b40:	46bd      	mov	sp, r7
 8008b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b46:	4770      	bx	lr

08008b48 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b083      	sub	sp, #12
 8008b4c:	af00      	add	r7, sp, #0
 8008b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008b50:	bf00      	nop
 8008b52:	370c      	adds	r7, #12
 8008b54:	46bd      	mov	sp, r7
 8008b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5a:	4770      	bx	lr

08008b5c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b083      	sub	sp, #12
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
 8008b64:	460b      	mov	r3, r1
 8008b66:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008b68:	bf00      	nop
 8008b6a:	370c      	adds	r7, #12
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b084      	sub	sp, #16
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b80:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d113      	bne.n	8008bb8 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2200      	movs	r2, #0
 8008b94:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	695a      	ldr	r2, [r3, #20]
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008ba4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68da      	ldr	r2, [r3, #12]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bb4:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008bb6:	e002      	b.n	8008bbe <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8008bb8:	68f8      	ldr	r0, [r7, #12]
 8008bba:	f7ff ffb1 	bl	8008b20 <HAL_UART_TxCpltCallback>
}
 8008bbe:	bf00      	nop
 8008bc0:	3710      	adds	r7, #16
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}

08008bc6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008bc6:	b580      	push	{r7, lr}
 8008bc8:	b084      	sub	sp, #16
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bd2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008bd4:	68f8      	ldr	r0, [r7, #12]
 8008bd6:	f7ff ffad 	bl	8008b34 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bda:	bf00      	nop
 8008bdc:	3710      	adds	r7, #16
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b084      	sub	sp, #16
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bee:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d12a      	bne.n	8008c54 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2200      	movs	r2, #0
 8008c02:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68da      	ldr	r2, [r3, #12]
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008c12:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	695a      	ldr	r2, [r3, #20]
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f022 0201 	bic.w	r2, r2, #1
 8008c22:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	695a      	ldr	r2, [r3, #20]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c32:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2220      	movs	r2, #32
 8008c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d107      	bne.n	8008c54 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	68da      	ldr	r2, [r3, #12]
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f022 0210 	bic.w	r2, r2, #16
 8008c52:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c58:	2b01      	cmp	r3, #1
 8008c5a:	d106      	bne.n	8008c6a <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008c60:	4619      	mov	r1, r3
 8008c62:	68f8      	ldr	r0, [r7, #12]
 8008c64:	f7ff ff7a 	bl	8008b5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008c68:	e002      	b.n	8008c70 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8008c6a:	68f8      	ldr	r0, [r7, #12]
 8008c6c:	f7f9 fd66 	bl	800273c <HAL_UART_RxCpltCallback>
}
 8008c70:	bf00      	nop
 8008c72:	3710      	adds	r7, #16
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b084      	sub	sp, #16
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c84:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d108      	bne.n	8008ca0 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008c92:	085b      	lsrs	r3, r3, #1
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	4619      	mov	r1, r3
 8008c98:	68f8      	ldr	r0, [r7, #12]
 8008c9a:	f7ff ff5f 	bl	8008b5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008c9e:	e002      	b.n	8008ca6 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008ca0:	68f8      	ldr	r0, [r7, #12]
 8008ca2:	f7ff ff51 	bl	8008b48 <HAL_UART_RxHalfCpltCallback>
}
 8008ca6:	bf00      	nop
 8008ca8:	3710      	adds	r7, #16
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b084      	sub	sp, #16
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cbe:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	695b      	ldr	r3, [r3, #20]
 8008cc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cca:	2b80      	cmp	r3, #128	; 0x80
 8008ccc:	bf0c      	ite	eq
 8008cce:	2301      	moveq	r3, #1
 8008cd0:	2300      	movne	r3, #0
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cdc:	b2db      	uxtb	r3, r3
 8008cde:	2b21      	cmp	r3, #33	; 0x21
 8008ce0:	d108      	bne.n	8008cf4 <UART_DMAError+0x46>
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d005      	beq.n	8008cf4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	2200      	movs	r2, #0
 8008cec:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008cee:	68b8      	ldr	r0, [r7, #8]
 8008cf0:	f000 f88c 	bl	8008e0c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008cf4:	68bb      	ldr	r3, [r7, #8]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	695b      	ldr	r3, [r3, #20]
 8008cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cfe:	2b40      	cmp	r3, #64	; 0x40
 8008d00:	bf0c      	ite	eq
 8008d02:	2301      	moveq	r3, #1
 8008d04:	2300      	movne	r3, #0
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d10:	b2db      	uxtb	r3, r3
 8008d12:	2b22      	cmp	r3, #34	; 0x22
 8008d14:	d108      	bne.n	8008d28 <UART_DMAError+0x7a>
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d005      	beq.n	8008d28 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	2200      	movs	r2, #0
 8008d20:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008d22:	68b8      	ldr	r0, [r7, #8]
 8008d24:	f000 f888 	bl	8008e38 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d2c:	f043 0210 	orr.w	r2, r3, #16
 8008d30:	68bb      	ldr	r3, [r7, #8]
 8008d32:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d34:	68b8      	ldr	r0, [r7, #8]
 8008d36:	f7f9 fd4d 	bl	80027d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d3a:	bf00      	nop
 8008d3c:	3710      	adds	r7, #16
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
	...

08008d44 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b086      	sub	sp, #24
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	60f8      	str	r0, [r7, #12]
 8008d4c:	60b9      	str	r1, [r7, #8]
 8008d4e:	4613      	mov	r3, r2
 8008d50:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008d52:	68ba      	ldr	r2, [r7, #8]
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	88fa      	ldrh	r2, [r7, #6]
 8008d5c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2200      	movs	r2, #0
 8008d62:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2222      	movs	r2, #34	; 0x22
 8008d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d70:	4a23      	ldr	r2, [pc, #140]	; (8008e00 <UART_Start_Receive_DMA+0xbc>)
 8008d72:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d78:	4a22      	ldr	r2, [pc, #136]	; (8008e04 <UART_Start_Receive_DMA+0xc0>)
 8008d7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d80:	4a21      	ldr	r2, [pc, #132]	; (8008e08 <UART_Start_Receive_DMA+0xc4>)
 8008d82:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d88:	2200      	movs	r2, #0
 8008d8a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008d8c:	f107 0308 	add.w	r3, r7, #8
 8008d90:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	3304      	adds	r3, #4
 8008d9c:	4619      	mov	r1, r3
 8008d9e:	697b      	ldr	r3, [r7, #20]
 8008da0:	681a      	ldr	r2, [r3, #0]
 8008da2:	88fb      	ldrh	r3, [r7, #6]
 8008da4:	f7fc f9b0 	bl	8005108 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008da8:	2300      	movs	r3, #0
 8008daa:	613b      	str	r3, [r7, #16]
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	613b      	str	r3, [r7, #16]
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	613b      	str	r3, [r7, #16]
 8008dbc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	68da      	ldr	r2, [r3, #12]
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008dd4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	695a      	ldr	r2, [r3, #20]
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f042 0201 	orr.w	r2, r2, #1
 8008de4:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	695a      	ldr	r2, [r3, #20]
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008df4:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8008df6:	2300      	movs	r3, #0
}
 8008df8:	4618      	mov	r0, r3
 8008dfa:	3718      	adds	r7, #24
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	bd80      	pop	{r7, pc}
 8008e00:	08008be3 	.word	0x08008be3
 8008e04:	08008c79 	.word	0x08008c79
 8008e08:	08008caf 	.word	0x08008caf

08008e0c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	68da      	ldr	r2, [r3, #12]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008e22:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2220      	movs	r2, #32
 8008e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008e2c:	bf00      	nop
 8008e2e:	370c      	adds	r7, #12
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr

08008e38 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	b083      	sub	sp, #12
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	68da      	ldr	r2, [r3, #12]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008e4e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	695a      	ldr	r2, [r3, #20]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f022 0201 	bic.w	r2, r2, #1
 8008e5e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d107      	bne.n	8008e78 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	68da      	ldr	r2, [r3, #12]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f022 0210 	bic.w	r2, r2, #16
 8008e76:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2220      	movs	r2, #32
 8008e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008e86:	bf00      	nop
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr

08008e92 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b084      	sub	sp, #16
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008eac:	68f8      	ldr	r0, [r7, #12]
 8008eae:	f7f9 fc91 	bl	80027d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008eb2:	bf00      	nop
 8008eb4:	3710      	adds	r7, #16
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}

08008eba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008eba:	b480      	push	{r7}
 8008ebc:	b085      	sub	sp, #20
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ec8:	b2db      	uxtb	r3, r3
 8008eca:	2b21      	cmp	r3, #33	; 0x21
 8008ecc:	d13e      	bne.n	8008f4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	689b      	ldr	r3, [r3, #8]
 8008ed2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ed6:	d114      	bne.n	8008f02 <UART_Transmit_IT+0x48>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	691b      	ldr	r3, [r3, #16]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d110      	bne.n	8008f02 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6a1b      	ldr	r3, [r3, #32]
 8008ee4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	881b      	ldrh	r3, [r3, #0]
 8008eea:	461a      	mov	r2, r3
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ef4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6a1b      	ldr	r3, [r3, #32]
 8008efa:	1c9a      	adds	r2, r3, #2
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	621a      	str	r2, [r3, #32]
 8008f00:	e008      	b.n	8008f14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6a1b      	ldr	r3, [r3, #32]
 8008f06:	1c59      	adds	r1, r3, #1
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	6211      	str	r1, [r2, #32]
 8008f0c:	781a      	ldrb	r2, [r3, #0]
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	3b01      	subs	r3, #1
 8008f1c:	b29b      	uxth	r3, r3
 8008f1e:	687a      	ldr	r2, [r7, #4]
 8008f20:	4619      	mov	r1, r3
 8008f22:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d10f      	bne.n	8008f48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	68da      	ldr	r2, [r3, #12]
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	68da      	ldr	r2, [r3, #12]
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	e000      	b.n	8008f4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008f4c:	2302      	movs	r3, #2
  }
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3714      	adds	r7, #20
 8008f52:	46bd      	mov	sp, r7
 8008f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f58:	4770      	bx	lr

08008f5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b082      	sub	sp, #8
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68da      	ldr	r2, [r3, #12]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2220      	movs	r2, #32
 8008f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f7ff fdd0 	bl	8008b20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008f80:	2300      	movs	r3, #0
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3708      	adds	r7, #8
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}

08008f8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008f8a:	b580      	push	{r7, lr}
 8008f8c:	b084      	sub	sp, #16
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008f98:	b2db      	uxtb	r3, r3
 8008f9a:	2b22      	cmp	r3, #34	; 0x22
 8008f9c:	f040 8087 	bne.w	80090ae <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	689b      	ldr	r3, [r3, #8]
 8008fa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fa8:	d117      	bne.n	8008fda <UART_Receive_IT+0x50>
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	691b      	ldr	r3, [r3, #16]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d113      	bne.n	8008fda <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fba:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	b29b      	uxth	r3, r3
 8008fc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fc8:	b29a      	uxth	r2, r3
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fd2:	1c9a      	adds	r2, r3, #2
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	629a      	str	r2, [r3, #40]	; 0x28
 8008fd8:	e026      	b.n	8009028 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fde:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fec:	d007      	beq.n	8008ffe <UART_Receive_IT+0x74>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	689b      	ldr	r3, [r3, #8]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d10a      	bne.n	800900c <UART_Receive_IT+0x82>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	691b      	ldr	r3, [r3, #16]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d106      	bne.n	800900c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	b2da      	uxtb	r2, r3
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	701a      	strb	r2, [r3, #0]
 800900a:	e008      	b.n	800901e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	b2db      	uxtb	r3, r3
 8009014:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009018:	b2da      	uxtb	r2, r3
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009022:	1c5a      	adds	r2, r3, #1
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800902c:	b29b      	uxth	r3, r3
 800902e:	3b01      	subs	r3, #1
 8009030:	b29b      	uxth	r3, r3
 8009032:	687a      	ldr	r2, [r7, #4]
 8009034:	4619      	mov	r1, r3
 8009036:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009038:	2b00      	cmp	r3, #0
 800903a:	d136      	bne.n	80090aa <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	68da      	ldr	r2, [r3, #12]
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f022 0220 	bic.w	r2, r2, #32
 800904a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	68da      	ldr	r2, [r3, #12]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800905a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	695a      	ldr	r2, [r3, #20]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f022 0201 	bic.w	r2, r2, #1
 800906a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2220      	movs	r2, #32
 8009070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009078:	2b01      	cmp	r3, #1
 800907a:	d10e      	bne.n	800909a <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	68da      	ldr	r2, [r3, #12]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f022 0210 	bic.w	r2, r2, #16
 800908a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009090:	4619      	mov	r1, r3
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f7ff fd62 	bl	8008b5c <HAL_UARTEx_RxEventCallback>
 8009098:	e002      	b.n	80090a0 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f7f9 fb4e 	bl	800273c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 80090a6:	2300      	movs	r3, #0
 80090a8:	e002      	b.n	80090b0 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 80090aa:	2300      	movs	r3, #0
 80090ac:	e000      	b.n	80090b0 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 80090ae:	2302      	movs	r3, #2
  }
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3710      	adds	r7, #16
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80090b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090bc:	b09f      	sub	sp, #124	; 0x7c
 80090be:	af00      	add	r7, sp, #0
 80090c0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80090c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80090cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090ce:	68d9      	ldr	r1, [r3, #12]
 80090d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090d2:	681a      	ldr	r2, [r3, #0]
 80090d4:	ea40 0301 	orr.w	r3, r0, r1
 80090d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80090da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090dc:	689a      	ldr	r2, [r3, #8]
 80090de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090e0:	691b      	ldr	r3, [r3, #16]
 80090e2:	431a      	orrs	r2, r3
 80090e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090e6:	695b      	ldr	r3, [r3, #20]
 80090e8:	431a      	orrs	r2, r3
 80090ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090ec:	69db      	ldr	r3, [r3, #28]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80090f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	68db      	ldr	r3, [r3, #12]
 80090f8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80090fc:	f021 010c 	bic.w	r1, r1, #12
 8009100:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009102:	681a      	ldr	r2, [r3, #0]
 8009104:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009106:	430b      	orrs	r3, r1
 8009108:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800910a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	695b      	ldr	r3, [r3, #20]
 8009110:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009114:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009116:	6999      	ldr	r1, [r3, #24]
 8009118:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	ea40 0301 	orr.w	r3, r0, r1
 8009120:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009122:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	4bc5      	ldr	r3, [pc, #788]	; (800943c <UART_SetConfig+0x384>)
 8009128:	429a      	cmp	r2, r3
 800912a:	d004      	beq.n	8009136 <UART_SetConfig+0x7e>
 800912c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800912e:	681a      	ldr	r2, [r3, #0]
 8009130:	4bc3      	ldr	r3, [pc, #780]	; (8009440 <UART_SetConfig+0x388>)
 8009132:	429a      	cmp	r2, r3
 8009134:	d103      	bne.n	800913e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009136:	f7fd fd51 	bl	8006bdc <HAL_RCC_GetPCLK2Freq>
 800913a:	6778      	str	r0, [r7, #116]	; 0x74
 800913c:	e002      	b.n	8009144 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800913e:	f7fd fd39 	bl	8006bb4 <HAL_RCC_GetPCLK1Freq>
 8009142:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009146:	69db      	ldr	r3, [r3, #28]
 8009148:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800914c:	f040 80b6 	bne.w	80092bc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009150:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009152:	461c      	mov	r4, r3
 8009154:	f04f 0500 	mov.w	r5, #0
 8009158:	4622      	mov	r2, r4
 800915a:	462b      	mov	r3, r5
 800915c:	1891      	adds	r1, r2, r2
 800915e:	6439      	str	r1, [r7, #64]	; 0x40
 8009160:	415b      	adcs	r3, r3
 8009162:	647b      	str	r3, [r7, #68]	; 0x44
 8009164:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009168:	1912      	adds	r2, r2, r4
 800916a:	eb45 0303 	adc.w	r3, r5, r3
 800916e:	f04f 0000 	mov.w	r0, #0
 8009172:	f04f 0100 	mov.w	r1, #0
 8009176:	00d9      	lsls	r1, r3, #3
 8009178:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800917c:	00d0      	lsls	r0, r2, #3
 800917e:	4602      	mov	r2, r0
 8009180:	460b      	mov	r3, r1
 8009182:	1911      	adds	r1, r2, r4
 8009184:	6639      	str	r1, [r7, #96]	; 0x60
 8009186:	416b      	adcs	r3, r5
 8009188:	667b      	str	r3, [r7, #100]	; 0x64
 800918a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	461a      	mov	r2, r3
 8009190:	f04f 0300 	mov.w	r3, #0
 8009194:	1891      	adds	r1, r2, r2
 8009196:	63b9      	str	r1, [r7, #56]	; 0x38
 8009198:	415b      	adcs	r3, r3
 800919a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800919c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80091a0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80091a4:	f7f7 f834 	bl	8000210 <__aeabi_uldivmod>
 80091a8:	4602      	mov	r2, r0
 80091aa:	460b      	mov	r3, r1
 80091ac:	4ba5      	ldr	r3, [pc, #660]	; (8009444 <UART_SetConfig+0x38c>)
 80091ae:	fba3 2302 	umull	r2, r3, r3, r2
 80091b2:	095b      	lsrs	r3, r3, #5
 80091b4:	011e      	lsls	r6, r3, #4
 80091b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091b8:	461c      	mov	r4, r3
 80091ba:	f04f 0500 	mov.w	r5, #0
 80091be:	4622      	mov	r2, r4
 80091c0:	462b      	mov	r3, r5
 80091c2:	1891      	adds	r1, r2, r2
 80091c4:	6339      	str	r1, [r7, #48]	; 0x30
 80091c6:	415b      	adcs	r3, r3
 80091c8:	637b      	str	r3, [r7, #52]	; 0x34
 80091ca:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80091ce:	1912      	adds	r2, r2, r4
 80091d0:	eb45 0303 	adc.w	r3, r5, r3
 80091d4:	f04f 0000 	mov.w	r0, #0
 80091d8:	f04f 0100 	mov.w	r1, #0
 80091dc:	00d9      	lsls	r1, r3, #3
 80091de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80091e2:	00d0      	lsls	r0, r2, #3
 80091e4:	4602      	mov	r2, r0
 80091e6:	460b      	mov	r3, r1
 80091e8:	1911      	adds	r1, r2, r4
 80091ea:	65b9      	str	r1, [r7, #88]	; 0x58
 80091ec:	416b      	adcs	r3, r5
 80091ee:	65fb      	str	r3, [r7, #92]	; 0x5c
 80091f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091f2:	685b      	ldr	r3, [r3, #4]
 80091f4:	461a      	mov	r2, r3
 80091f6:	f04f 0300 	mov.w	r3, #0
 80091fa:	1891      	adds	r1, r2, r2
 80091fc:	62b9      	str	r1, [r7, #40]	; 0x28
 80091fe:	415b      	adcs	r3, r3
 8009200:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009202:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009206:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800920a:	f7f7 f801 	bl	8000210 <__aeabi_uldivmod>
 800920e:	4602      	mov	r2, r0
 8009210:	460b      	mov	r3, r1
 8009212:	4b8c      	ldr	r3, [pc, #560]	; (8009444 <UART_SetConfig+0x38c>)
 8009214:	fba3 1302 	umull	r1, r3, r3, r2
 8009218:	095b      	lsrs	r3, r3, #5
 800921a:	2164      	movs	r1, #100	; 0x64
 800921c:	fb01 f303 	mul.w	r3, r1, r3
 8009220:	1ad3      	subs	r3, r2, r3
 8009222:	00db      	lsls	r3, r3, #3
 8009224:	3332      	adds	r3, #50	; 0x32
 8009226:	4a87      	ldr	r2, [pc, #540]	; (8009444 <UART_SetConfig+0x38c>)
 8009228:	fba2 2303 	umull	r2, r3, r2, r3
 800922c:	095b      	lsrs	r3, r3, #5
 800922e:	005b      	lsls	r3, r3, #1
 8009230:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009234:	441e      	add	r6, r3
 8009236:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009238:	4618      	mov	r0, r3
 800923a:	f04f 0100 	mov.w	r1, #0
 800923e:	4602      	mov	r2, r0
 8009240:	460b      	mov	r3, r1
 8009242:	1894      	adds	r4, r2, r2
 8009244:	623c      	str	r4, [r7, #32]
 8009246:	415b      	adcs	r3, r3
 8009248:	627b      	str	r3, [r7, #36]	; 0x24
 800924a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800924e:	1812      	adds	r2, r2, r0
 8009250:	eb41 0303 	adc.w	r3, r1, r3
 8009254:	f04f 0400 	mov.w	r4, #0
 8009258:	f04f 0500 	mov.w	r5, #0
 800925c:	00dd      	lsls	r5, r3, #3
 800925e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009262:	00d4      	lsls	r4, r2, #3
 8009264:	4622      	mov	r2, r4
 8009266:	462b      	mov	r3, r5
 8009268:	1814      	adds	r4, r2, r0
 800926a:	653c      	str	r4, [r7, #80]	; 0x50
 800926c:	414b      	adcs	r3, r1
 800926e:	657b      	str	r3, [r7, #84]	; 0x54
 8009270:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	461a      	mov	r2, r3
 8009276:	f04f 0300 	mov.w	r3, #0
 800927a:	1891      	adds	r1, r2, r2
 800927c:	61b9      	str	r1, [r7, #24]
 800927e:	415b      	adcs	r3, r3
 8009280:	61fb      	str	r3, [r7, #28]
 8009282:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009286:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800928a:	f7f6 ffc1 	bl	8000210 <__aeabi_uldivmod>
 800928e:	4602      	mov	r2, r0
 8009290:	460b      	mov	r3, r1
 8009292:	4b6c      	ldr	r3, [pc, #432]	; (8009444 <UART_SetConfig+0x38c>)
 8009294:	fba3 1302 	umull	r1, r3, r3, r2
 8009298:	095b      	lsrs	r3, r3, #5
 800929a:	2164      	movs	r1, #100	; 0x64
 800929c:	fb01 f303 	mul.w	r3, r1, r3
 80092a0:	1ad3      	subs	r3, r2, r3
 80092a2:	00db      	lsls	r3, r3, #3
 80092a4:	3332      	adds	r3, #50	; 0x32
 80092a6:	4a67      	ldr	r2, [pc, #412]	; (8009444 <UART_SetConfig+0x38c>)
 80092a8:	fba2 2303 	umull	r2, r3, r2, r3
 80092ac:	095b      	lsrs	r3, r3, #5
 80092ae:	f003 0207 	and.w	r2, r3, #7
 80092b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	4432      	add	r2, r6
 80092b8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80092ba:	e0b9      	b.n	8009430 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80092bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80092be:	461c      	mov	r4, r3
 80092c0:	f04f 0500 	mov.w	r5, #0
 80092c4:	4622      	mov	r2, r4
 80092c6:	462b      	mov	r3, r5
 80092c8:	1891      	adds	r1, r2, r2
 80092ca:	6139      	str	r1, [r7, #16]
 80092cc:	415b      	adcs	r3, r3
 80092ce:	617b      	str	r3, [r7, #20]
 80092d0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80092d4:	1912      	adds	r2, r2, r4
 80092d6:	eb45 0303 	adc.w	r3, r5, r3
 80092da:	f04f 0000 	mov.w	r0, #0
 80092de:	f04f 0100 	mov.w	r1, #0
 80092e2:	00d9      	lsls	r1, r3, #3
 80092e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80092e8:	00d0      	lsls	r0, r2, #3
 80092ea:	4602      	mov	r2, r0
 80092ec:	460b      	mov	r3, r1
 80092ee:	eb12 0804 	adds.w	r8, r2, r4
 80092f2:	eb43 0905 	adc.w	r9, r3, r5
 80092f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	4618      	mov	r0, r3
 80092fc:	f04f 0100 	mov.w	r1, #0
 8009300:	f04f 0200 	mov.w	r2, #0
 8009304:	f04f 0300 	mov.w	r3, #0
 8009308:	008b      	lsls	r3, r1, #2
 800930a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800930e:	0082      	lsls	r2, r0, #2
 8009310:	4640      	mov	r0, r8
 8009312:	4649      	mov	r1, r9
 8009314:	f7f6 ff7c 	bl	8000210 <__aeabi_uldivmod>
 8009318:	4602      	mov	r2, r0
 800931a:	460b      	mov	r3, r1
 800931c:	4b49      	ldr	r3, [pc, #292]	; (8009444 <UART_SetConfig+0x38c>)
 800931e:	fba3 2302 	umull	r2, r3, r3, r2
 8009322:	095b      	lsrs	r3, r3, #5
 8009324:	011e      	lsls	r6, r3, #4
 8009326:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009328:	4618      	mov	r0, r3
 800932a:	f04f 0100 	mov.w	r1, #0
 800932e:	4602      	mov	r2, r0
 8009330:	460b      	mov	r3, r1
 8009332:	1894      	adds	r4, r2, r2
 8009334:	60bc      	str	r4, [r7, #8]
 8009336:	415b      	adcs	r3, r3
 8009338:	60fb      	str	r3, [r7, #12]
 800933a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800933e:	1812      	adds	r2, r2, r0
 8009340:	eb41 0303 	adc.w	r3, r1, r3
 8009344:	f04f 0400 	mov.w	r4, #0
 8009348:	f04f 0500 	mov.w	r5, #0
 800934c:	00dd      	lsls	r5, r3, #3
 800934e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009352:	00d4      	lsls	r4, r2, #3
 8009354:	4622      	mov	r2, r4
 8009356:	462b      	mov	r3, r5
 8009358:	1814      	adds	r4, r2, r0
 800935a:	64bc      	str	r4, [r7, #72]	; 0x48
 800935c:	414b      	adcs	r3, r1
 800935e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009362:	685b      	ldr	r3, [r3, #4]
 8009364:	4618      	mov	r0, r3
 8009366:	f04f 0100 	mov.w	r1, #0
 800936a:	f04f 0200 	mov.w	r2, #0
 800936e:	f04f 0300 	mov.w	r3, #0
 8009372:	008b      	lsls	r3, r1, #2
 8009374:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009378:	0082      	lsls	r2, r0, #2
 800937a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800937e:	f7f6 ff47 	bl	8000210 <__aeabi_uldivmod>
 8009382:	4602      	mov	r2, r0
 8009384:	460b      	mov	r3, r1
 8009386:	4b2f      	ldr	r3, [pc, #188]	; (8009444 <UART_SetConfig+0x38c>)
 8009388:	fba3 1302 	umull	r1, r3, r3, r2
 800938c:	095b      	lsrs	r3, r3, #5
 800938e:	2164      	movs	r1, #100	; 0x64
 8009390:	fb01 f303 	mul.w	r3, r1, r3
 8009394:	1ad3      	subs	r3, r2, r3
 8009396:	011b      	lsls	r3, r3, #4
 8009398:	3332      	adds	r3, #50	; 0x32
 800939a:	4a2a      	ldr	r2, [pc, #168]	; (8009444 <UART_SetConfig+0x38c>)
 800939c:	fba2 2303 	umull	r2, r3, r2, r3
 80093a0:	095b      	lsrs	r3, r3, #5
 80093a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80093a6:	441e      	add	r6, r3
 80093a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80093aa:	4618      	mov	r0, r3
 80093ac:	f04f 0100 	mov.w	r1, #0
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	1894      	adds	r4, r2, r2
 80093b6:	603c      	str	r4, [r7, #0]
 80093b8:	415b      	adcs	r3, r3
 80093ba:	607b      	str	r3, [r7, #4]
 80093bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093c0:	1812      	adds	r2, r2, r0
 80093c2:	eb41 0303 	adc.w	r3, r1, r3
 80093c6:	f04f 0400 	mov.w	r4, #0
 80093ca:	f04f 0500 	mov.w	r5, #0
 80093ce:	00dd      	lsls	r5, r3, #3
 80093d0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80093d4:	00d4      	lsls	r4, r2, #3
 80093d6:	4622      	mov	r2, r4
 80093d8:	462b      	mov	r3, r5
 80093da:	eb12 0a00 	adds.w	sl, r2, r0
 80093de:	eb43 0b01 	adc.w	fp, r3, r1
 80093e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80093e4:	685b      	ldr	r3, [r3, #4]
 80093e6:	4618      	mov	r0, r3
 80093e8:	f04f 0100 	mov.w	r1, #0
 80093ec:	f04f 0200 	mov.w	r2, #0
 80093f0:	f04f 0300 	mov.w	r3, #0
 80093f4:	008b      	lsls	r3, r1, #2
 80093f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80093fa:	0082      	lsls	r2, r0, #2
 80093fc:	4650      	mov	r0, sl
 80093fe:	4659      	mov	r1, fp
 8009400:	f7f6 ff06 	bl	8000210 <__aeabi_uldivmod>
 8009404:	4602      	mov	r2, r0
 8009406:	460b      	mov	r3, r1
 8009408:	4b0e      	ldr	r3, [pc, #56]	; (8009444 <UART_SetConfig+0x38c>)
 800940a:	fba3 1302 	umull	r1, r3, r3, r2
 800940e:	095b      	lsrs	r3, r3, #5
 8009410:	2164      	movs	r1, #100	; 0x64
 8009412:	fb01 f303 	mul.w	r3, r1, r3
 8009416:	1ad3      	subs	r3, r2, r3
 8009418:	011b      	lsls	r3, r3, #4
 800941a:	3332      	adds	r3, #50	; 0x32
 800941c:	4a09      	ldr	r2, [pc, #36]	; (8009444 <UART_SetConfig+0x38c>)
 800941e:	fba2 2303 	umull	r2, r3, r2, r3
 8009422:	095b      	lsrs	r3, r3, #5
 8009424:	f003 020f 	and.w	r2, r3, #15
 8009428:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4432      	add	r2, r6
 800942e:	609a      	str	r2, [r3, #8]
}
 8009430:	bf00      	nop
 8009432:	377c      	adds	r7, #124	; 0x7c
 8009434:	46bd      	mov	sp, r7
 8009436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800943a:	bf00      	nop
 800943c:	40011000 	.word	0x40011000
 8009440:	40011400 	.word	0x40011400
 8009444:	51eb851f 	.word	0x51eb851f

08009448 <__read_flags>:


/*
 * Reads the flag status register and returns the value of the 8-bits register
 */
uint8_t __read_flags() {
 8009448:	b580      	push	{r7, lr}
 800944a:	b090      	sub	sp, #64	; 0x40
 800944c:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 800944e:	f107 0308 	add.w	r3, r7, #8
 8009452:	4618      	mov	r0, r3
 8009454:	f000 f988 	bl	8009768 <get_default_command>
	with_data(&cmd, 1);
 8009458:	f107 0308 	add.w	r3, r7, #8
 800945c:	2101      	movs	r1, #1
 800945e:	4618      	mov	r0, r3
 8009460:	f000 f9b8 	bl	80097d4 <with_data>

	if(!qspi_run(&cmd, READ_FLAG_STATUS_REGISTER)) {
 8009464:	f107 0308 	add.w	r3, r7, #8
 8009468:	2170      	movs	r1, #112	; 0x70
 800946a:	4618      	mov	r0, r3
 800946c:	f000 f9c4 	bl	80097f8 <qspi_run>

	}

	uint8_t flags;

	if(!qspi_receive(&flags)) {
 8009470:	1dfb      	adds	r3, r7, #7
 8009472:	4618      	mov	r0, r3
 8009474:	f000 fa28 	bl	80098c8 <qspi_receive>

	}

	return flags;
 8009478:	79fb      	ldrb	r3, [r7, #7]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3740      	adds	r7, #64	; 0x40
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}

08009482 <__write_enable_latch>:

/*
 * Enables the write latch.
 * This function must be called before each PROGRAM or ERASE operation.
 */
bool __write_enable_latch() {
 8009482:	b5b0      	push	{r4, r5, r7, lr}
 8009484:	b09c      	sub	sp, #112	; 0x70
 8009486:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 8009488:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800948c:	4618      	mov	r0, r3
 800948e:	f000 f96b 	bl	8009768 <get_default_command>

	if(qspi_run(&cmd, WRITE_ENABLE_LATCH)) {
 8009492:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009496:	2106      	movs	r1, #6
 8009498:	4618      	mov	r0, r3
 800949a:	f000 f9ad 	bl	80097f8 <qspi_run>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d022      	beq.n	80094ea <__write_enable_latch+0x68>
		cmd = get_default_command();
 80094a4:	463b      	mov	r3, r7
 80094a6:	4618      	mov	r0, r3
 80094a8:	f000 f95e 	bl	8009768 <get_default_command>
 80094ac:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80094b0:	463d      	mov	r5, r7
 80094b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80094b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80094b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80094b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80094ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80094bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80094be:	e895 0003 	ldmia.w	r5, {r0, r1}
 80094c2:	e884 0003 	stmia.w	r4, {r0, r1}

		with_data(&cmd, 1);
 80094c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80094ca:	2101      	movs	r1, #1
 80094cc:	4618      	mov	r0, r3
 80094ce:	f000 f981 	bl	80097d4 <with_data>

		if(qspi_poll(&cmd, READ_STATUS_REGISTER, 1, true)) {
 80094d2:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80094d6:	2301      	movs	r3, #1
 80094d8:	2201      	movs	r2, #1
 80094da:	2105      	movs	r1, #5
 80094dc:	f000 f9a8 	bl	8009830 <qspi_poll>
 80094e0:	4603      	mov	r3, r0
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d001      	beq.n	80094ea <__write_enable_latch+0x68>
			return true;
 80094e6:	2301      	movs	r3, #1
 80094e8:	e000      	b.n	80094ec <__write_enable_latch+0x6a>
		}
	}

	return false;
 80094ea:	2300      	movs	r3, #0
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3770      	adds	r7, #112	; 0x70
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bdb0      	pop	{r4, r5, r7, pc}

080094f4 <__write_disable_latch>:

/*
 * Call this function to prevent data corruption when a hardware fault (e.g. protection fault) occurs.
 * Please refer to the documentation for details.
 */
bool __write_disable_latch() {
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b08e      	sub	sp, #56	; 0x38
 80094f8:	af00      	add	r7, sp, #0
	Command cmd = get_default_command();
 80094fa:	463b      	mov	r3, r7
 80094fc:	4618      	mov	r0, r3
 80094fe:	f000 f933 	bl	8009768 <get_default_command>
	return qspi_run(&cmd, WRITE_ENABLE_LATCH);
 8009502:	463b      	mov	r3, r7
 8009504:	2106      	movs	r1, #6
 8009506:	4618      	mov	r0, r3
 8009508:	f000 f976 	bl	80097f8 <qspi_run>
 800950c:	4603      	mov	r3, r0
}
 800950e:	4618      	mov	r0, r3
 8009510:	3738      	adds	r7, #56	; 0x38
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}

08009516 <flash_init>:

/*
 * Initialises the flash driver
 */
void flash_init() {
 8009516:	b580      	push	{r7, lr}
 8009518:	b090      	sub	sp, #64	; 0x40
 800951a:	af00      	add	r7, sp, #0
	uint8_t configuration = 0b00011011; // 1 Dummy cycle
 800951c:	231b      	movs	r3, #27
 800951e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	Command cmd = get_default_command();
 8009522:	1d3b      	adds	r3, r7, #4
 8009524:	4618      	mov	r0, r3
 8009526:	f000 f91f 	bl	8009768 <get_default_command>
	with_data(&cmd, 1);
 800952a:	1d3b      	adds	r3, r7, #4
 800952c:	2101      	movs	r1, #1
 800952e:	4618      	mov	r0, r3
 8009530:	f000 f950 	bl	80097d4 <with_data>

	__write_enable_latch();
 8009534:	f7ff ffa5 	bl	8009482 <__write_enable_latch>

	if(!qspi_run(&cmd, 0x81)) { // Write volatile configuration register
 8009538:	1d3b      	adds	r3, r7, #4
 800953a:	2181      	movs	r1, #129	; 0x81
 800953c:	4618      	mov	r0, r3
 800953e:	f000 f95b 	bl	80097f8 <qspi_run>

	}

	if(!qspi_transmit(&configuration)) {
 8009542:	f107 033f 	add.w	r3, r7, #63	; 0x3f
 8009546:	4618      	mov	r0, r3
 8009548:	f000 f9a8 	bl	800989c <qspi_transmit>

	}

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 800954c:	1d38      	adds	r0, r7, #4
 800954e:	2301      	movs	r3, #1
 8009550:	2207      	movs	r2, #7
 8009552:	2170      	movs	r1, #112	; 0x70
 8009554:	f000 f96c 	bl	8009830 <qspi_poll>

	}
}
 8009558:	bf00      	nop
 800955a:	3740      	adds	r7, #64	; 0x40
 800955c:	46bd      	mov	sp, r7
 800955e:	bd80      	pop	{r7, pc}

08009560 <flash_read>:
 * Test providers:
 * 	 - read_ut.c
 *
 */

void flash_read(uint32_t address, uint8_t* buffer, uint32_t length) {
 8009560:	b580      	push	{r7, lr}
 8009562:	b084      	sub	sp, #16
 8009564:	af00      	add	r7, sp, #0
 8009566:	60f8      	str	r0, [r7, #12]
 8009568:	60b9      	str	r1, [r7, #8]
 800956a:	607a      	str	r2, [r7, #4]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 800956c:	bf00      	nop
 800956e:	4b12      	ldr	r3, [pc, #72]	; (80095b8 <flash_read+0x58>)
 8009570:	689b      	ldr	r3, [r3, #8]
 8009572:	f003 0320 	and.w	r3, r3, #32
 8009576:	2b00      	cmp	r3, #0
 8009578:	d1f9      	bne.n	800956e <flash_read+0xe>
	QUADSPI->CCR = (uint32_t) (FREAD_SINGLE) | (0b00000001 << 24) | (0b00000100 << 16) | (0b00100101 << 8);
 800957a:	4b0f      	ldr	r3, [pc, #60]	; (80095b8 <flash_read+0x58>)
 800957c:	4a0f      	ldr	r2, [pc, #60]	; (80095bc <flash_read+0x5c>)
 800957e:	615a      	str	r2, [r3, #20]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8009580:	bf00      	nop
 8009582:	4b0d      	ldr	r3, [pc, #52]	; (80095b8 <flash_read+0x58>)
 8009584:	689b      	ldr	r3, [r3, #8]
 8009586:	f003 0320 	and.w	r3, r3, #32
 800958a:	2b00      	cmp	r3, #0
 800958c:	d1f9      	bne.n	8009582 <flash_read+0x22>
	QUADSPI->AR = address;
 800958e:	4a0a      	ldr	r2, [pc, #40]	; (80095b8 <flash_read+0x58>)
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	6193      	str	r3, [r2, #24]
	while(QUADSPI->SR & QUADSPI_SR_BUSY);
 8009594:	bf00      	nop
 8009596:	4b08      	ldr	r3, [pc, #32]	; (80095b8 <flash_read+0x58>)
 8009598:	689b      	ldr	r3, [r3, #8]
 800959a:	f003 0320 	and.w	r3, r3, #32
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d1f9      	bne.n	8009596 <flash_read+0x36>
	QUADSPI->DLR = length;
 80095a2:	4a05      	ldr	r2, [pc, #20]	; (80095b8 <flash_read+0x58>)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6113      	str	r3, [r2, #16]

	if(!qspi_receive(buffer)) {
 80095a8:	68b8      	ldr	r0, [r7, #8]
 80095aa:	f000 f98d 	bl	80098c8 <qspi_receive>

	}
}
 80095ae:	bf00      	nop
 80095b0:	3710      	adds	r7, #16
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	a0001000 	.word	0xa0001000
 80095bc:	0104250b 	.word	0x0104250b

080095c0 <__flash_write_page>:
 * Test providers:
 * 	 - write_ut.c
 *
 */

void __flash_write_page(uint32_t address, uint8_t* buffer, uint32_t length) {
 80095c0:	b5b0      	push	{r4, r5, r7, lr}
 80095c2:	b0a2      	sub	sp, #136	; 0x88
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6478      	str	r0, [r7, #68]	; 0x44
 80095c8:	6439      	str	r1, [r7, #64]	; 0x40
 80095ca:	63fa      	str	r2, [r7, #60]	; 0x3c
	__write_enable_latch();
 80095cc:	f7ff ff59 	bl	8009482 <__write_enable_latch>

	Command cmd = get_default_command();
 80095d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80095d4:	4618      	mov	r0, r3
 80095d6:	f000 f8c7 	bl	8009768 <get_default_command>

	with_address(&cmd, address);
 80095da:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80095de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80095e0:	4618      	mov	r0, r3
 80095e2:	f000 f8e1 	bl	80097a8 <with_address>
	with_data(&cmd, length);
 80095e6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80095ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80095ec:	4618      	mov	r0, r3
 80095ee:	f000 f8f1 	bl	80097d4 <with_data>

	if(!qspi_run(&cmd, WRITE_SINGLE)) {
 80095f2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80095f6:	2102      	movs	r1, #2
 80095f8:	4618      	mov	r0, r3
 80095fa:	f000 f8fd 	bl	80097f8 <qspi_run>

	}

	if(!qspi_transmit(buffer)) {
 80095fe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009600:	f000 f94c 	bl	800989c <qspi_transmit>

	/*
	 * Checks if the controller is ready to proceed to the next command
	 */

	cmd = get_default_command();
 8009604:	463b      	mov	r3, r7
 8009606:	4618      	mov	r0, r3
 8009608:	f000 f8ae 	bl	8009768 <get_default_command>
 800960c:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8009610:	463d      	mov	r5, r7
 8009612:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009614:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009616:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009618:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800961a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800961c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800961e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009622:	e884 0003 	stmia.w	r4, {r0, r1}
	with_data(&cmd, 1);
 8009626:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800962a:	2101      	movs	r1, #1
 800962c:	4618      	mov	r0, r3
 800962e:	f000 f8d1 	bl	80097d4 <with_data>

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8009632:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8009636:	2301      	movs	r3, #1
 8009638:	2207      	movs	r2, #7
 800963a:	2170      	movs	r1, #112	; 0x70
 800963c:	f000 f8f8 	bl	8009830 <qspi_poll>

	}

	uint8_t flags = __read_flags();
 8009640:	f7ff ff02 	bl	8009448 <__read_flags>
 8009644:	4603      	mov	r3, r0
 8009646:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

	// Checks if the protection fault flag is set
	if(flags & (1 << 4)) {
 800964a:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800964e:	f003 0310 	and.w	r3, r3, #16
 8009652:	2b00      	cmp	r3, #0
 8009654:	d001      	beq.n	800965a <__flash_write_page+0x9a>
		__write_disable_latch(); // Manually reset the latch
 8009656:	f7ff ff4d 	bl	80094f4 <__write_disable_latch>


	}
}
 800965a:	bf00      	nop
 800965c:	3788      	adds	r7, #136	; 0x88
 800965e:	46bd      	mov	sp, r7
 8009660:	bdb0      	pop	{r4, r5, r7, pc}

08009662 <flash_write>:

void flash_write(uint32_t address, uint8_t* buffer, uint32_t length) {
 8009662:	b580      	push	{r7, lr}
 8009664:	b086      	sub	sp, #24
 8009666:	af00      	add	r7, sp, #0
 8009668:	60f8      	str	r0, [r7, #12]
 800966a:	60b9      	str	r1, [r7, #8]
 800966c:	607a      	str	r2, [r7, #4]
	uint32_t internal_address = address % PAGE_SIZE;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	b2db      	uxtb	r3, r3
 8009672:	617b      	str	r3, [r7, #20]

	while(internal_address + length > PAGE_SIZE) {
 8009674:	e016      	b.n	80096a4 <flash_write+0x42>
		uint32_t write_length = PAGE_SIZE - internal_address;
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800967c:	613b      	str	r3, [r7, #16]

		__flash_write_page(address, buffer, write_length);
 800967e:	693a      	ldr	r2, [r7, #16]
 8009680:	68b9      	ldr	r1, [r7, #8]
 8009682:	68f8      	ldr	r0, [r7, #12]
 8009684:	f7ff ff9c 	bl	80095c0 <__flash_write_page>
		buffer += write_length;
 8009688:	68ba      	ldr	r2, [r7, #8]
 800968a:	693b      	ldr	r3, [r7, #16]
 800968c:	4413      	add	r3, r2
 800968e:	60bb      	str	r3, [r7, #8]
		address += write_length;
 8009690:	68fa      	ldr	r2, [r7, #12]
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	4413      	add	r3, r2
 8009696:	60fb      	str	r3, [r7, #12]
		length -= write_length;
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	1ad3      	subs	r3, r2, r3
 800969e:	607b      	str	r3, [r7, #4]

		internal_address = 0;
 80096a0:	2300      	movs	r3, #0
 80096a2:	617b      	str	r3, [r7, #20]
	while(internal_address + length > PAGE_SIZE) {
 80096a4:	697a      	ldr	r2, [r7, #20]
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	4413      	add	r3, r2
 80096aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096ae:	d8e2      	bhi.n	8009676 <flash_write+0x14>
	}

	__flash_write_page(address, buffer, length);
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	68b9      	ldr	r1, [r7, #8]
 80096b4:	68f8      	ldr	r0, [r7, #12]
 80096b6:	f7ff ff83 	bl	80095c0 <__flash_write_page>
}
 80096ba:	bf00      	nop
 80096bc:	3718      	adds	r7, #24
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}

080096c2 <__flash_erase>:


   }
}

void __flash_erase(uint32_t instruction, uint32_t address) {
 80096c2:	b5b0      	push	{r4, r5, r7, lr}
 80096c4:	b0a0      	sub	sp, #128	; 0x80
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	63f8      	str	r0, [r7, #60]	; 0x3c
 80096ca:	63b9      	str	r1, [r7, #56]	; 0x38

	__write_enable_latch();
 80096cc:	f7ff fed9 	bl	8009482 <__write_enable_latch>


	Command cmd = get_default_command();
 80096d0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80096d4:	4618      	mov	r0, r3
 80096d6:	f000 f847 	bl	8009768 <get_default_command>
	with_address(&cmd, address);
 80096da:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80096de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80096e0:	4618      	mov	r0, r3
 80096e2:	f000 f861 	bl	80097a8 <with_address>


	if(!qspi_run(&cmd, instruction)) {
 80096e6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80096ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80096ec:	4618      	mov	r0, r3
 80096ee:	f000 f883 	bl	80097f8 <qspi_run>
	}

	/*
	 * Checks if the controller is ready to proceed to the next command
	 */
	cmd = get_default_command();
 80096f2:	463b      	mov	r3, r7
 80096f4:	4618      	mov	r0, r3
 80096f6:	f000 f837 	bl	8009768 <get_default_command>
 80096fa:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80096fe:	463d      	mov	r5, r7
 8009700:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009702:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009704:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009706:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009708:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800970a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800970c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8009710:	e884 0003 	stmia.w	r4, {r0, r1}
	with_data(&cmd, 1);
 8009714:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8009718:	2101      	movs	r1, #1
 800971a:	4618      	mov	r0, r3
 800971c:	f000 f85a 	bl	80097d4 <with_data>

	if(!qspi_poll(&cmd, READ_FLAG_STATUS_REGISTER, 7, true)) {
 8009720:	f107 0044 	add.w	r0, r7, #68	; 0x44
 8009724:	2301      	movs	r3, #1
 8009726:	2207      	movs	r2, #7
 8009728:	2170      	movs	r1, #112	; 0x70
 800972a:	f000 f881 	bl	8009830 <qspi_poll>
	}

	/*
	 * Checks if the protection fault flag is set
	 */
	uint8_t flags = __read_flags();
 800972e:	f7ff fe8b 	bl	8009448 <__read_flags>
 8009732:	4603      	mov	r3, r0
 8009734:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f

	if(flags & (1 << 5)) {
 8009738:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800973c:	f003 0320 	and.w	r3, r3, #32
 8009740:	2b00      	cmp	r3, #0
 8009742:	d001      	beq.n	8009748 <__flash_erase+0x86>
		__write_disable_latch(); // Manually reset the latch
 8009744:	f7ff fed6 	bl	80094f4 <__write_disable_latch>


	}
}
 8009748:	bf00      	nop
 800974a:	3780      	adds	r7, #128	; 0x80
 800974c:	46bd      	mov	sp, r7
 800974e:	bdb0      	pop	{r4, r5, r7, pc}

08009750 <flash_erase_subsector>:

/*
 * Erases the whole sub-sector represented by the provided address.
 * The address may be any of those within the sub-sector.
 */
void flash_erase_subsector(uint32_t address) {
 8009750:	b580      	push	{r7, lr}
 8009752:	b082      	sub	sp, #8
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
	__flash_erase(ERASE_SUBSECTOR, address);
 8009758:	6879      	ldr	r1, [r7, #4]
 800975a:	2020      	movs	r0, #32
 800975c:	f7ff ffb1 	bl	80096c2 <__flash_erase>
}
 8009760:	bf00      	nop
 8009762:	3708      	adds	r7, #8
 8009764:	46bd      	mov	sp, r7
 8009766:	bd80      	pop	{r7, pc}

08009768 <get_default_command>:
#include "io_driver.h"




Command get_default_command() {
 8009768:	b5b0      	push	{r4, r5, r7, lr}
 800976a:	b090      	sub	sp, #64	; 0x40
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
	Command command = {
 8009770:	f107 0308 	add.w	r3, r7, #8
 8009774:	2238      	movs	r2, #56	; 0x38
 8009776:	2100      	movs	r1, #0
 8009778:	4618      	mov	r0, r3
 800977a:	f002 f937 	bl	800b9ec <memset>
 800977e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009782:	623b      	str	r3, [r7, #32]
			.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY,
			.SIOOMode = QSPI_SIOO_INST_EVERY_CMD
		}
	};

	return command;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	461d      	mov	r5, r3
 8009788:	f107 0408 	add.w	r4, r7, #8
 800978c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800978e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009790:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009792:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009794:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009796:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009798:	e894 0003 	ldmia.w	r4, {r0, r1}
 800979c:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	3740      	adds	r7, #64	; 0x40
 80097a4:	46bd      	mov	sp, r7
 80097a6:	bdb0      	pop	{r4, r5, r7, pc}

080097a8 <with_address>:

/*
 * The two following functions enable the programmer to build a QSPI command very easily.
 */
void with_address(Command* cmd, uint32_t address) {
 80097a8:	b480      	push	{r7}
 80097aa:	b083      	sub	sp, #12
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.AddressMode = QSPI_ADDRESS_1_LINE;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80097b8:	61da      	str	r2, [r3, #28]
	cmd->qspi_command.AddressSize = QSPI_ADDRESS_24_BITS;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80097c0:	60da      	str	r2, [r3, #12]
	cmd->qspi_command.Address = address;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	683a      	ldr	r2, [r7, #0]
 80097c6:	605a      	str	r2, [r3, #4]
}
 80097c8:	bf00      	nop
 80097ca:	370c      	adds	r7, #12
 80097cc:	46bd      	mov	sp, r7
 80097ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d2:	4770      	bx	lr

080097d4 <with_data>:

void with_data(Command* cmd, uint32_t length) {
 80097d4:	b480      	push	{r7}
 80097d6:	b083      	sub	sp, #12
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
 80097dc:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.DataMode = QSPI_DATA_1_LINE;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80097e4:	625a      	str	r2, [r3, #36]	; 0x24
	cmd->qspi_command.NbData = length;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	683a      	ldr	r2, [r7, #0]
 80097ea:	629a      	str	r2, [r3, #40]	; 0x28
}
 80097ec:	bf00      	nop
 80097ee:	370c      	adds	r7, #12
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <qspi_run>:


/*
 * Higher-level abstraction layer for the QSPI interface.
 */
bool qspi_run(Command* cmd, uint32_t instruction) {
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	6078      	str	r0, [r7, #4]
 8009800:	6039      	str	r1, [r7, #0]
	cmd->qspi_command.Instruction = instruction;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	683a      	ldr	r2, [r7, #0]
 8009806:	601a      	str	r2, [r3, #0]
	return HAL_QSPI_Command(&hqspi, &(cmd->qspi_command), IO_TIMEOUT) == HAL_OK;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800980e:	4619      	mov	r1, r3
 8009810:	4806      	ldr	r0, [pc, #24]	; (800982c <qspi_run+0x34>)
 8009812:	f7fc fbb7 	bl	8005f84 <HAL_QSPI_Command>
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	bf0c      	ite	eq
 800981c:	2301      	moveq	r3, #1
 800981e:	2300      	movne	r3, #0
 8009820:	b2db      	uxtb	r3, r3
}
 8009822:	4618      	mov	r0, r3
 8009824:	3708      	adds	r7, #8
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	20007b84 	.word	0x20007b84

08009830 <qspi_poll>:

bool qspi_poll(Command* cmd, uint32_t instruction, uint8_t bit, bool value) {
 8009830:	b580      	push	{r7, lr}
 8009832:	b08a      	sub	sp, #40	; 0x28
 8009834:	af00      	add	r7, sp, #0
 8009836:	60f8      	str	r0, [r7, #12]
 8009838:	60b9      	str	r1, [r7, #8]
 800983a:	4611      	mov	r1, r2
 800983c:	461a      	mov	r2, r3
 800983e:	460b      	mov	r3, r1
 8009840:	71fb      	strb	r3, [r7, #7]
 8009842:	4613      	mov	r3, r2
 8009844:	71bb      	strb	r3, [r7, #6]
	QSPI_AutoPollingTypeDef poller;

	poller.MatchMode = QSPI_MATCH_MODE_AND;
 8009846:	2300      	movs	r3, #0
 8009848:	623b      	str	r3, [r7, #32]
	poller.StatusBytesSize = 1;
 800984a:	2301      	movs	r3, #1
 800984c:	61fb      	str	r3, [r7, #28]
	poller.Interval = 0x10;
 800984e:	2310      	movs	r3, #16
 8009850:	61bb      	str	r3, [r7, #24]
	poller.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8009852:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009856:	627b      	str	r3, [r7, #36]	; 0x24
	poller.Match = value << bit;
 8009858:	79ba      	ldrb	r2, [r7, #6]
 800985a:	79fb      	ldrb	r3, [r7, #7]
 800985c:	fa02 f303 	lsl.w	r3, r2, r3
 8009860:	613b      	str	r3, [r7, #16]
	poller.Mask = 1 << bit;
 8009862:	79fb      	ldrb	r3, [r7, #7]
 8009864:	2201      	movs	r2, #1
 8009866:	fa02 f303 	lsl.w	r3, r2, r3
 800986a:	617b      	str	r3, [r7, #20]

	cmd->qspi_command.Instruction = instruction;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	68ba      	ldr	r2, [r7, #8]
 8009870:	601a      	str	r2, [r3, #0]

	return HAL_QSPI_AutoPolling(&hqspi, &(cmd->qspi_command), &poller, IO_TIMEOUT) == HAL_OK;
 8009872:	68f9      	ldr	r1, [r7, #12]
 8009874:	f107 0210 	add.w	r2, r7, #16
 8009878:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800987c:	4806      	ldr	r0, [pc, #24]	; (8009898 <qspi_poll+0x68>)
 800987e:	f7fc fd18 	bl	80062b2 <HAL_QSPI_AutoPolling>
 8009882:	4603      	mov	r3, r0
 8009884:	2b00      	cmp	r3, #0
 8009886:	bf0c      	ite	eq
 8009888:	2301      	moveq	r3, #1
 800988a:	2300      	movne	r3, #0
 800988c:	b2db      	uxtb	r3, r3
}
 800988e:	4618      	mov	r0, r3
 8009890:	3728      	adds	r7, #40	; 0x28
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}
 8009896:	bf00      	nop
 8009898:	20007b84 	.word	0x20007b84

0800989c <qspi_transmit>:

bool qspi_transmit(uint8_t* buffer) {
 800989c:	b580      	push	{r7, lr}
 800989e:	b082      	sub	sp, #8
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
	return HAL_QSPI_Transmit(&hqspi, buffer, IO_TIMEOUT) == HAL_OK;
 80098a4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80098a8:	6879      	ldr	r1, [r7, #4]
 80098aa:	4806      	ldr	r0, [pc, #24]	; (80098c4 <qspi_transmit+0x28>)
 80098ac:	f7fc fbc8 	bl	8006040 <HAL_QSPI_Transmit>
 80098b0:	4603      	mov	r3, r0
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	bf0c      	ite	eq
 80098b6:	2301      	moveq	r3, #1
 80098b8:	2300      	movne	r3, #0
 80098ba:	b2db      	uxtb	r3, r3
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3708      	adds	r7, #8
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	20007b84 	.word	0x20007b84

080098c8 <qspi_receive>:

bool qspi_receive(uint8_t* buffer) {
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b082      	sub	sp, #8
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
	return HAL_QSPI_Receive(&hqspi, buffer, IO_TIMEOUT) == HAL_OK;
 80098d0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80098d4:	6879      	ldr	r1, [r7, #4]
 80098d6:	4806      	ldr	r0, [pc, #24]	; (80098f0 <qspi_receive+0x28>)
 80098d8:	f7fc fc49 	bl	800616e <HAL_QSPI_Receive>
 80098dc:	4603      	mov	r3, r0
 80098de:	2b00      	cmp	r3, #0
 80098e0:	bf0c      	ite	eq
 80098e2:	2301      	moveq	r3, #1
 80098e4:	2300      	movne	r3, #0
 80098e6:	b2db      	uxtb	r3, r3
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3708      	adds	r7, #8
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}
 80098f0:	20007b84 	.word	0x20007b84

080098f4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b085      	sub	sp, #20
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	4603      	mov	r3, r0
 80098fc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80098fe:	2300      	movs	r3, #0
 8009900:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009902:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009906:	2b84      	cmp	r3, #132	; 0x84
 8009908:	d005      	beq.n	8009916 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800990a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	4413      	add	r3, r2
 8009912:	3303      	adds	r3, #3
 8009914:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009916:	68fb      	ldr	r3, [r7, #12]
}
 8009918:	4618      	mov	r0, r3
 800991a:	3714      	adds	r7, #20
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr

08009924 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009928:	f000 ffba 	bl	800a8a0 <vTaskStartScheduler>
  
  return osOK;
 800992c:	2300      	movs	r3, #0
}
 800992e:	4618      	mov	r0, r3
 8009930:	bd80      	pop	{r7, pc}

08009932 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009932:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009934:	b089      	sub	sp, #36	; 0x24
 8009936:	af04      	add	r7, sp, #16
 8009938:	6078      	str	r0, [r7, #4]
 800993a:	6039      	str	r1, [r7, #0]
      return NULL;
    } 
  }
#elif( configSUPPORT_STATIC_ALLOCATION == 1 )

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	685c      	ldr	r4, [r3, #4]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681d      	ldr	r5, [r3, #0]
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	691e      	ldr	r6, [r3, #16]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800994e:	4618      	mov	r0, r3
 8009950:	f7ff ffd0 	bl	80098f4 <makeFreeRtosPriority>
 8009954:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	695b      	ldr	r3, [r3, #20]
 800995a:	687a      	ldr	r2, [r7, #4]
 800995c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800995e:	9202      	str	r2, [sp, #8]
 8009960:	9301      	str	r3, [sp, #4]
 8009962:	9100      	str	r1, [sp, #0]
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	4632      	mov	r2, r6
 8009968:	4629      	mov	r1, r5
 800996a:	4620      	mov	r0, r4
 800996c:	f000 fd98 	bl	800a4a0 <xTaskCreateStatic>
 8009970:	60f8      	str	r0, [r7, #12]
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009972:	68fb      	ldr	r3, [r7, #12]
}
 8009974:	4618      	mov	r0, r3
 8009976:	3714      	adds	r7, #20
 8009978:	46bd      	mov	sp, r7
 800997a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800997c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b084      	sub	sp, #16
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d001      	beq.n	8009992 <osDelay+0x16>
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	e000      	b.n	8009994 <osDelay+0x18>
 8009992:	2301      	movs	r3, #1
 8009994:	4618      	mov	r0, r3
 8009996:	f000 ff4f 	bl	800a838 <vTaskDelay>
  
  return osOK;
 800999a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800999c:	4618      	mov	r0, r3
 800999e:	3710      	adds	r7, #16
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80099a4:	b480      	push	{r7}
 80099a6:	b083      	sub	sp, #12
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f103 0208 	add.w	r2, r3, #8
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80099bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f103 0208 	add.w	r2, r3, #8
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f103 0208 	add.w	r2, r3, #8
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2200      	movs	r2, #0
 80099d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80099d8:	bf00      	nop
 80099da:	370c      	adds	r7, #12
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr

080099e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80099e4:	b480      	push	{r7}
 80099e6:	b083      	sub	sp, #12
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2200      	movs	r2, #0
 80099f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80099f2:	bf00      	nop
 80099f4:	370c      	adds	r7, #12
 80099f6:	46bd      	mov	sp, r7
 80099f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fc:	4770      	bx	lr

080099fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80099fe:	b480      	push	{r7}
 8009a00:	b085      	sub	sp, #20
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
 8009a06:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	68fa      	ldr	r2, [r7, #12]
 8009a12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	689a      	ldr	r2, [r3, #8]
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	683a      	ldr	r2, [r7, #0]
 8009a22:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	683a      	ldr	r2, [r7, #0]
 8009a28:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009a2a:	683b      	ldr	r3, [r7, #0]
 8009a2c:	687a      	ldr	r2, [r7, #4]
 8009a2e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	1c5a      	adds	r2, r3, #1
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	601a      	str	r2, [r3, #0]
}
 8009a3a:	bf00      	nop
 8009a3c:	3714      	adds	r7, #20
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr

08009a46 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009a46:	b480      	push	{r7}
 8009a48:	b085      	sub	sp, #20
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	6078      	str	r0, [r7, #4]
 8009a4e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a5c:	d103      	bne.n	8009a66 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	691b      	ldr	r3, [r3, #16]
 8009a62:	60fb      	str	r3, [r7, #12]
 8009a64:	e00c      	b.n	8009a80 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	3308      	adds	r3, #8
 8009a6a:	60fb      	str	r3, [r7, #12]
 8009a6c:	e002      	b.n	8009a74 <vListInsert+0x2e>
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	60fb      	str	r3, [r7, #12]
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	68ba      	ldr	r2, [r7, #8]
 8009a7c:	429a      	cmp	r2, r3
 8009a7e:	d2f6      	bcs.n	8009a6e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	685a      	ldr	r2, [r3, #4]
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	683a      	ldr	r2, [r7, #0]
 8009a8e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	68fa      	ldr	r2, [r7, #12]
 8009a94:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	683a      	ldr	r2, [r7, #0]
 8009a9a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	687a      	ldr	r2, [r7, #4]
 8009aa0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	1c5a      	adds	r2, r3, #1
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	601a      	str	r2, [r3, #0]
}
 8009aac:	bf00      	nop
 8009aae:	3714      	adds	r7, #20
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab6:	4770      	bx	lr

08009ab8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b085      	sub	sp, #20
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	691b      	ldr	r3, [r3, #16]
 8009ac4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	685b      	ldr	r3, [r3, #4]
 8009aca:	687a      	ldr	r2, [r7, #4]
 8009acc:	6892      	ldr	r2, [r2, #8]
 8009ace:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	689b      	ldr	r3, [r3, #8]
 8009ad4:	687a      	ldr	r2, [r7, #4]
 8009ad6:	6852      	ldr	r2, [r2, #4]
 8009ad8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	685b      	ldr	r3, [r3, #4]
 8009ade:	687a      	ldr	r2, [r7, #4]
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d103      	bne.n	8009aec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	689a      	ldr	r2, [r3, #8]
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2200      	movs	r2, #0
 8009af0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	1e5a      	subs	r2, r3, #1
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3714      	adds	r7, #20
 8009b04:	46bd      	mov	sp, r7
 8009b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0a:	4770      	bx	lr

08009b0c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b084      	sub	sp, #16
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
 8009b14:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d10a      	bne.n	8009b36 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b24:	f383 8811 	msr	BASEPRI, r3
 8009b28:	f3bf 8f6f 	isb	sy
 8009b2c:	f3bf 8f4f 	dsb	sy
 8009b30:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009b32:	bf00      	nop
 8009b34:	e7fe      	b.n	8009b34 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009b36:	f001 fe05 	bl	800b744 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681a      	ldr	r2, [r3, #0]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b42:	68f9      	ldr	r1, [r7, #12]
 8009b44:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009b46:	fb01 f303 	mul.w	r3, r1, r3
 8009b4a:	441a      	add	r2, r3
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2200      	movs	r2, #0
 8009b54:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681a      	ldr	r2, [r3, #0]
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681a      	ldr	r2, [r3, #0]
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b66:	3b01      	subs	r3, #1
 8009b68:	68f9      	ldr	r1, [r7, #12]
 8009b6a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009b6c:	fb01 f303 	mul.w	r3, r1, r3
 8009b70:	441a      	add	r2, r3
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	22ff      	movs	r2, #255	; 0xff
 8009b7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	22ff      	movs	r2, #255	; 0xff
 8009b82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d114      	bne.n	8009bb6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	691b      	ldr	r3, [r3, #16]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d01a      	beq.n	8009bca <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	3310      	adds	r3, #16
 8009b98:	4618      	mov	r0, r3
 8009b9a:	f001 f8ef 	bl	800ad7c <xTaskRemoveFromEventList>
 8009b9e:	4603      	mov	r3, r0
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d012      	beq.n	8009bca <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009ba4:	4b0c      	ldr	r3, [pc, #48]	; (8009bd8 <xQueueGenericReset+0xcc>)
 8009ba6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009baa:	601a      	str	r2, [r3, #0]
 8009bac:	f3bf 8f4f 	dsb	sy
 8009bb0:	f3bf 8f6f 	isb	sy
 8009bb4:	e009      	b.n	8009bca <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	3310      	adds	r3, #16
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7ff fef2 	bl	80099a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	3324      	adds	r3, #36	; 0x24
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f7ff feed 	bl	80099a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009bca:	f001 fdeb 	bl	800b7a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009bce:	2301      	movs	r3, #1
}
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	3710      	adds	r7, #16
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}
 8009bd8:	e000ed04 	.word	0xe000ed04

08009bdc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b08e      	sub	sp, #56	; 0x38
 8009be0:	af02      	add	r7, sp, #8
 8009be2:	60f8      	str	r0, [r7, #12]
 8009be4:	60b9      	str	r1, [r7, #8]
 8009be6:	607a      	str	r2, [r7, #4]
 8009be8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d10a      	bne.n	8009c06 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bf4:	f383 8811 	msr	BASEPRI, r3
 8009bf8:	f3bf 8f6f 	isb	sy
 8009bfc:	f3bf 8f4f 	dsb	sy
 8009c00:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009c02:	bf00      	nop
 8009c04:	e7fe      	b.n	8009c04 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d10a      	bne.n	8009c22 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c10:	f383 8811 	msr	BASEPRI, r3
 8009c14:	f3bf 8f6f 	isb	sy
 8009c18:	f3bf 8f4f 	dsb	sy
 8009c1c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009c1e:	bf00      	nop
 8009c20:	e7fe      	b.n	8009c20 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d002      	beq.n	8009c2e <xQueueGenericCreateStatic+0x52>
 8009c28:	68bb      	ldr	r3, [r7, #8]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d001      	beq.n	8009c32 <xQueueGenericCreateStatic+0x56>
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e000      	b.n	8009c34 <xQueueGenericCreateStatic+0x58>
 8009c32:	2300      	movs	r3, #0
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d10a      	bne.n	8009c4e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8009c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c3c:	f383 8811 	msr	BASEPRI, r3
 8009c40:	f3bf 8f6f 	isb	sy
 8009c44:	f3bf 8f4f 	dsb	sy
 8009c48:	623b      	str	r3, [r7, #32]
}
 8009c4a:	bf00      	nop
 8009c4c:	e7fe      	b.n	8009c4c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d102      	bne.n	8009c5a <xQueueGenericCreateStatic+0x7e>
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d101      	bne.n	8009c5e <xQueueGenericCreateStatic+0x82>
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	e000      	b.n	8009c60 <xQueueGenericCreateStatic+0x84>
 8009c5e:	2300      	movs	r3, #0
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d10a      	bne.n	8009c7a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8009c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c68:	f383 8811 	msr	BASEPRI, r3
 8009c6c:	f3bf 8f6f 	isb	sy
 8009c70:	f3bf 8f4f 	dsb	sy
 8009c74:	61fb      	str	r3, [r7, #28]
}
 8009c76:	bf00      	nop
 8009c78:	e7fe      	b.n	8009c78 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009c7a:	2348      	movs	r3, #72	; 0x48
 8009c7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009c7e:	697b      	ldr	r3, [r7, #20]
 8009c80:	2b48      	cmp	r3, #72	; 0x48
 8009c82:	d00a      	beq.n	8009c9a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c88:	f383 8811 	msr	BASEPRI, r3
 8009c8c:	f3bf 8f6f 	isb	sy
 8009c90:	f3bf 8f4f 	dsb	sy
 8009c94:	61bb      	str	r3, [r7, #24]
}
 8009c96:	bf00      	nop
 8009c98:	e7fe      	b.n	8009c98 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009c9a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d009      	beq.n	8009cba <xQueueGenericCreateStatic+0xde>
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009ca6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cac:	9300      	str	r3, [sp, #0]
 8009cae:	4613      	mov	r3, r2
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	68b9      	ldr	r1, [r7, #8]
 8009cb4:	68f8      	ldr	r0, [r7, #12]
 8009cb6:	f000 f805 	bl	8009cc4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3730      	adds	r7, #48	; 0x30
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	60f8      	str	r0, [r7, #12]
 8009ccc:	60b9      	str	r1, [r7, #8]
 8009cce:	607a      	str	r2, [r7, #4]
 8009cd0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009cd2:	68bb      	ldr	r3, [r7, #8]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d103      	bne.n	8009ce0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009cd8:	69bb      	ldr	r3, [r7, #24]
 8009cda:	69ba      	ldr	r2, [r7, #24]
 8009cdc:	601a      	str	r2, [r3, #0]
 8009cde:	e002      	b.n	8009ce6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009ce0:	69bb      	ldr	r3, [r7, #24]
 8009ce2:	687a      	ldr	r2, [r7, #4]
 8009ce4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009ce6:	69bb      	ldr	r3, [r7, #24]
 8009ce8:	68fa      	ldr	r2, [r7, #12]
 8009cea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009cec:	69bb      	ldr	r3, [r7, #24]
 8009cee:	68ba      	ldr	r2, [r7, #8]
 8009cf0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009cf2:	2101      	movs	r1, #1
 8009cf4:	69b8      	ldr	r0, [r7, #24]
 8009cf6:	f7ff ff09 	bl	8009b0c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009cfa:	bf00      	nop
 8009cfc:	3710      	adds	r7, #16
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}

08009d02 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8009d02:	b580      	push	{r7, lr}
 8009d04:	b082      	sub	sp, #8
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00e      	beq.n	8009d2e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2200      	movs	r2, #0
 8009d14:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8009d22:	2300      	movs	r3, #0
 8009d24:	2200      	movs	r2, #0
 8009d26:	2100      	movs	r1, #0
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f000 f81f 	bl	8009d6c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8009d2e:	bf00      	nop
 8009d30:	3708      	adds	r7, #8
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}

08009d36 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b088      	sub	sp, #32
 8009d3a:	af02      	add	r7, sp, #8
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	6039      	str	r1, [r7, #0]
 8009d40:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8009d42:	2301      	movs	r3, #1
 8009d44:	617b      	str	r3, [r7, #20]
 8009d46:	2300      	movs	r3, #0
 8009d48:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8009d4a:	79fb      	ldrb	r3, [r7, #7]
 8009d4c:	9300      	str	r3, [sp, #0]
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	2200      	movs	r2, #0
 8009d52:	6939      	ldr	r1, [r7, #16]
 8009d54:	6978      	ldr	r0, [r7, #20]
 8009d56:	f7ff ff41 	bl	8009bdc <xQueueGenericCreateStatic>
 8009d5a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8009d5c:	68f8      	ldr	r0, [r7, #12]
 8009d5e:	f7ff ffd0 	bl	8009d02 <prvInitialiseMutex>

		return xNewQueue;
 8009d62:	68fb      	ldr	r3, [r7, #12]
	}
 8009d64:	4618      	mov	r0, r3
 8009d66:	3718      	adds	r7, #24
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b08e      	sub	sp, #56	; 0x38
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	60f8      	str	r0, [r7, #12]
 8009d74:	60b9      	str	r1, [r7, #8]
 8009d76:	607a      	str	r2, [r7, #4]
 8009d78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d10a      	bne.n	8009d9e <xQueueGenericSend+0x32>
	__asm volatile
 8009d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d8c:	f383 8811 	msr	BASEPRI, r3
 8009d90:	f3bf 8f6f 	isb	sy
 8009d94:	f3bf 8f4f 	dsb	sy
 8009d98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009d9a:	bf00      	nop
 8009d9c:	e7fe      	b.n	8009d9c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d103      	bne.n	8009dac <xQueueGenericSend+0x40>
 8009da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d101      	bne.n	8009db0 <xQueueGenericSend+0x44>
 8009dac:	2301      	movs	r3, #1
 8009dae:	e000      	b.n	8009db2 <xQueueGenericSend+0x46>
 8009db0:	2300      	movs	r3, #0
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d10a      	bne.n	8009dcc <xQueueGenericSend+0x60>
	__asm volatile
 8009db6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dba:	f383 8811 	msr	BASEPRI, r3
 8009dbe:	f3bf 8f6f 	isb	sy
 8009dc2:	f3bf 8f4f 	dsb	sy
 8009dc6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009dc8:	bf00      	nop
 8009dca:	e7fe      	b.n	8009dca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	2b02      	cmp	r3, #2
 8009dd0:	d103      	bne.n	8009dda <xQueueGenericSend+0x6e>
 8009dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dd6:	2b01      	cmp	r3, #1
 8009dd8:	d101      	bne.n	8009dde <xQueueGenericSend+0x72>
 8009dda:	2301      	movs	r3, #1
 8009ddc:	e000      	b.n	8009de0 <xQueueGenericSend+0x74>
 8009dde:	2300      	movs	r3, #0
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d10a      	bne.n	8009dfa <xQueueGenericSend+0x8e>
	__asm volatile
 8009de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de8:	f383 8811 	msr	BASEPRI, r3
 8009dec:	f3bf 8f6f 	isb	sy
 8009df0:	f3bf 8f4f 	dsb	sy
 8009df4:	623b      	str	r3, [r7, #32]
}
 8009df6:	bf00      	nop
 8009df8:	e7fe      	b.n	8009df8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009dfa:	f001 f955 	bl	800b0a8 <xTaskGetSchedulerState>
 8009dfe:	4603      	mov	r3, r0
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d102      	bne.n	8009e0a <xQueueGenericSend+0x9e>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d101      	bne.n	8009e0e <xQueueGenericSend+0xa2>
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	e000      	b.n	8009e10 <xQueueGenericSend+0xa4>
 8009e0e:	2300      	movs	r3, #0
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d10a      	bne.n	8009e2a <xQueueGenericSend+0xbe>
	__asm volatile
 8009e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e18:	f383 8811 	msr	BASEPRI, r3
 8009e1c:	f3bf 8f6f 	isb	sy
 8009e20:	f3bf 8f4f 	dsb	sy
 8009e24:	61fb      	str	r3, [r7, #28]
}
 8009e26:	bf00      	nop
 8009e28:	e7fe      	b.n	8009e28 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e2a:	f001 fc8b 	bl	800b744 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e36:	429a      	cmp	r2, r3
 8009e38:	d302      	bcc.n	8009e40 <xQueueGenericSend+0xd4>
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	2b02      	cmp	r3, #2
 8009e3e:	d129      	bne.n	8009e94 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009e40:	683a      	ldr	r2, [r7, #0]
 8009e42:	68b9      	ldr	r1, [r7, #8]
 8009e44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009e46:	f000 fa41 	bl	800a2cc <prvCopyDataToQueue>
 8009e4a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d010      	beq.n	8009e76 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e56:	3324      	adds	r3, #36	; 0x24
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f000 ff8f 	bl	800ad7c <xTaskRemoveFromEventList>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d013      	beq.n	8009e8c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009e64:	4b3f      	ldr	r3, [pc, #252]	; (8009f64 <xQueueGenericSend+0x1f8>)
 8009e66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e6a:	601a      	str	r2, [r3, #0]
 8009e6c:	f3bf 8f4f 	dsb	sy
 8009e70:	f3bf 8f6f 	isb	sy
 8009e74:	e00a      	b.n	8009e8c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d007      	beq.n	8009e8c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009e7c:	4b39      	ldr	r3, [pc, #228]	; (8009f64 <xQueueGenericSend+0x1f8>)
 8009e7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e82:	601a      	str	r2, [r3, #0]
 8009e84:	f3bf 8f4f 	dsb	sy
 8009e88:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009e8c:	f001 fc8a 	bl	800b7a4 <vPortExitCritical>
				return pdPASS;
 8009e90:	2301      	movs	r3, #1
 8009e92:	e063      	b.n	8009f5c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d103      	bne.n	8009ea2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e9a:	f001 fc83 	bl	800b7a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	e05c      	b.n	8009f5c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d106      	bne.n	8009eb6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ea8:	f107 0314 	add.w	r3, r7, #20
 8009eac:	4618      	mov	r0, r3
 8009eae:	f000 ffc7 	bl	800ae40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009eb6:	f001 fc75 	bl	800b7a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009eba:	f000 fd53 	bl	800a964 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009ebe:	f001 fc41 	bl	800b744 <vPortEnterCritical>
 8009ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ec4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009ec8:	b25b      	sxtb	r3, r3
 8009eca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ece:	d103      	bne.n	8009ed8 <xQueueGenericSend+0x16c>
 8009ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ede:	b25b      	sxtb	r3, r3
 8009ee0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ee4:	d103      	bne.n	8009eee <xQueueGenericSend+0x182>
 8009ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ee8:	2200      	movs	r2, #0
 8009eea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009eee:	f001 fc59 	bl	800b7a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009ef2:	1d3a      	adds	r2, r7, #4
 8009ef4:	f107 0314 	add.w	r3, r7, #20
 8009ef8:	4611      	mov	r1, r2
 8009efa:	4618      	mov	r0, r3
 8009efc:	f000 ffb6 	bl	800ae6c <xTaskCheckForTimeOut>
 8009f00:	4603      	mov	r3, r0
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d124      	bne.n	8009f50 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009f06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f08:	f000 fab2 	bl	800a470 <prvIsQueueFull>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d018      	beq.n	8009f44 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f14:	3310      	adds	r3, #16
 8009f16:	687a      	ldr	r2, [r7, #4]
 8009f18:	4611      	mov	r1, r2
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f000 ff0a 	bl	800ad34 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009f20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f22:	f000 fa3d 	bl	800a3a0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009f26:	f000 fd2b 	bl	800a980 <xTaskResumeAll>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	f47f af7c 	bne.w	8009e2a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009f32:	4b0c      	ldr	r3, [pc, #48]	; (8009f64 <xQueueGenericSend+0x1f8>)
 8009f34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f38:	601a      	str	r2, [r3, #0]
 8009f3a:	f3bf 8f4f 	dsb	sy
 8009f3e:	f3bf 8f6f 	isb	sy
 8009f42:	e772      	b.n	8009e2a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009f44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f46:	f000 fa2b 	bl	800a3a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f4a:	f000 fd19 	bl	800a980 <xTaskResumeAll>
 8009f4e:	e76c      	b.n	8009e2a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009f50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009f52:	f000 fa25 	bl	800a3a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f56:	f000 fd13 	bl	800a980 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009f5a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3738      	adds	r7, #56	; 0x38
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}
 8009f64:	e000ed04 	.word	0xe000ed04

08009f68 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b08e      	sub	sp, #56	; 0x38
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
 8009f70:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d10a      	bne.n	8009f92 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f80:	f383 8811 	msr	BASEPRI, r3
 8009f84:	f3bf 8f6f 	isb	sy
 8009f88:	f3bf 8f4f 	dsb	sy
 8009f8c:	623b      	str	r3, [r7, #32]
}
 8009f8e:	bf00      	nop
 8009f90:	e7fe      	b.n	8009f90 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d00a      	beq.n	8009fb0 <xQueueGiveFromISR+0x48>
	__asm volatile
 8009f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f9e:	f383 8811 	msr	BASEPRI, r3
 8009fa2:	f3bf 8f6f 	isb	sy
 8009fa6:	f3bf 8f4f 	dsb	sy
 8009faa:	61fb      	str	r3, [r7, #28]
}
 8009fac:	bf00      	nop
 8009fae:	e7fe      	b.n	8009fae <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d103      	bne.n	8009fc0 <xQueueGiveFromISR+0x58>
 8009fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009fba:	689b      	ldr	r3, [r3, #8]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d101      	bne.n	8009fc4 <xQueueGiveFromISR+0x5c>
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	e000      	b.n	8009fc6 <xQueueGiveFromISR+0x5e>
 8009fc4:	2300      	movs	r3, #0
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d10a      	bne.n	8009fe0 <xQueueGiveFromISR+0x78>
	__asm volatile
 8009fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fce:	f383 8811 	msr	BASEPRI, r3
 8009fd2:	f3bf 8f6f 	isb	sy
 8009fd6:	f3bf 8f4f 	dsb	sy
 8009fda:	61bb      	str	r3, [r7, #24]
}
 8009fdc:	bf00      	nop
 8009fde:	e7fe      	b.n	8009fde <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009fe0:	f001 fc92 	bl	800b908 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009fe4:	f3ef 8211 	mrs	r2, BASEPRI
 8009fe8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fec:	f383 8811 	msr	BASEPRI, r3
 8009ff0:	f3bf 8f6f 	isb	sy
 8009ff4:	f3bf 8f4f 	dsb	sy
 8009ff8:	617a      	str	r2, [r7, #20]
 8009ffa:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009ffc:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a004:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a00a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a00c:	429a      	cmp	r2, r3
 800a00e:	d22b      	bcs.n	800a068 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a012:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a016:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a01a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a01c:	1c5a      	adds	r2, r3, #1
 800a01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a020:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a022:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a026:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a02a:	d112      	bne.n	800a052 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a02c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a02e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a030:	2b00      	cmp	r3, #0
 800a032:	d016      	beq.n	800a062 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a036:	3324      	adds	r3, #36	; 0x24
 800a038:	4618      	mov	r0, r3
 800a03a:	f000 fe9f 	bl	800ad7c <xTaskRemoveFromEventList>
 800a03e:	4603      	mov	r3, r0
 800a040:	2b00      	cmp	r3, #0
 800a042:	d00e      	beq.n	800a062 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a044:	683b      	ldr	r3, [r7, #0]
 800a046:	2b00      	cmp	r3, #0
 800a048:	d00b      	beq.n	800a062 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	2201      	movs	r2, #1
 800a04e:	601a      	str	r2, [r3, #0]
 800a050:	e007      	b.n	800a062 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a052:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a056:	3301      	adds	r3, #1
 800a058:	b2db      	uxtb	r3, r3
 800a05a:	b25a      	sxtb	r2, r3
 800a05c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a05e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a062:	2301      	movs	r3, #1
 800a064:	637b      	str	r3, [r7, #52]	; 0x34
 800a066:	e001      	b.n	800a06c <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a068:	2300      	movs	r3, #0
 800a06a:	637b      	str	r3, [r7, #52]	; 0x34
 800a06c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a06e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a076:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3738      	adds	r7, #56	; 0x38
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}
	...

0800a084 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b08e      	sub	sp, #56	; 0x38
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
 800a08c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a08e:	2300      	movs	r3, #0
 800a090:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a096:	2300      	movs	r3, #0
 800a098:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a09a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d10a      	bne.n	800a0b6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800a0a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0a4:	f383 8811 	msr	BASEPRI, r3
 800a0a8:	f3bf 8f6f 	isb	sy
 800a0ac:	f3bf 8f4f 	dsb	sy
 800a0b0:	623b      	str	r3, [r7, #32]
}
 800a0b2:	bf00      	nop
 800a0b4:	e7fe      	b.n	800a0b4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a0b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d00a      	beq.n	800a0d4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800a0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0c2:	f383 8811 	msr	BASEPRI, r3
 800a0c6:	f3bf 8f6f 	isb	sy
 800a0ca:	f3bf 8f4f 	dsb	sy
 800a0ce:	61fb      	str	r3, [r7, #28]
}
 800a0d0:	bf00      	nop
 800a0d2:	e7fe      	b.n	800a0d2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a0d4:	f000 ffe8 	bl	800b0a8 <xTaskGetSchedulerState>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d102      	bne.n	800a0e4 <xQueueSemaphoreTake+0x60>
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d101      	bne.n	800a0e8 <xQueueSemaphoreTake+0x64>
 800a0e4:	2301      	movs	r3, #1
 800a0e6:	e000      	b.n	800a0ea <xQueueSemaphoreTake+0x66>
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d10a      	bne.n	800a104 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800a0ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0f2:	f383 8811 	msr	BASEPRI, r3
 800a0f6:	f3bf 8f6f 	isb	sy
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	61bb      	str	r3, [r7, #24]
}
 800a100:	bf00      	nop
 800a102:	e7fe      	b.n	800a102 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a104:	f001 fb1e 	bl	800b744 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a10a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a10c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a110:	2b00      	cmp	r3, #0
 800a112:	d024      	beq.n	800a15e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a116:	1e5a      	subs	r2, r3, #1
 800a118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a11a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a11c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d104      	bne.n	800a12e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a124:	f001 f968 	bl	800b3f8 <pvTaskIncrementMutexHeldCount>
 800a128:	4602      	mov	r2, r0
 800a12a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a12c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a12e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a130:	691b      	ldr	r3, [r3, #16]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00f      	beq.n	800a156 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a138:	3310      	adds	r3, #16
 800a13a:	4618      	mov	r0, r3
 800a13c:	f000 fe1e 	bl	800ad7c <xTaskRemoveFromEventList>
 800a140:	4603      	mov	r3, r0
 800a142:	2b00      	cmp	r3, #0
 800a144:	d007      	beq.n	800a156 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a146:	4b54      	ldr	r3, [pc, #336]	; (800a298 <xQueueSemaphoreTake+0x214>)
 800a148:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a14c:	601a      	str	r2, [r3, #0]
 800a14e:	f3bf 8f4f 	dsb	sy
 800a152:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a156:	f001 fb25 	bl	800b7a4 <vPortExitCritical>
				return pdPASS;
 800a15a:	2301      	movs	r3, #1
 800a15c:	e097      	b.n	800a28e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d111      	bne.n	800a188 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a166:	2b00      	cmp	r3, #0
 800a168:	d00a      	beq.n	800a180 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800a16a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a16e:	f383 8811 	msr	BASEPRI, r3
 800a172:	f3bf 8f6f 	isb	sy
 800a176:	f3bf 8f4f 	dsb	sy
 800a17a:	617b      	str	r3, [r7, #20]
}
 800a17c:	bf00      	nop
 800a17e:	e7fe      	b.n	800a17e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a180:	f001 fb10 	bl	800b7a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a184:	2300      	movs	r3, #0
 800a186:	e082      	b.n	800a28e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a188:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d106      	bne.n	800a19c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a18e:	f107 030c 	add.w	r3, r7, #12
 800a192:	4618      	mov	r0, r3
 800a194:	f000 fe54 	bl	800ae40 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a198:	2301      	movs	r3, #1
 800a19a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a19c:	f001 fb02 	bl	800b7a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a1a0:	f000 fbe0 	bl	800a964 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a1a4:	f001 face 	bl	800b744 <vPortEnterCritical>
 800a1a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1ae:	b25b      	sxtb	r3, r3
 800a1b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1b4:	d103      	bne.n	800a1be <xQueueSemaphoreTake+0x13a>
 800a1b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a1be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a1c4:	b25b      	sxtb	r3, r3
 800a1c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a1ca:	d103      	bne.n	800a1d4 <xQueueSemaphoreTake+0x150>
 800a1cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1ce:	2200      	movs	r2, #0
 800a1d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a1d4:	f001 fae6 	bl	800b7a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a1d8:	463a      	mov	r2, r7
 800a1da:	f107 030c 	add.w	r3, r7, #12
 800a1de:	4611      	mov	r1, r2
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f000 fe43 	bl	800ae6c <xTaskCheckForTimeOut>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d132      	bne.n	800a252 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a1ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a1ee:	f000 f929 	bl	800a444 <prvIsQueueEmpty>
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d026      	beq.n	800a246 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a1f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d109      	bne.n	800a214 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800a200:	f001 faa0 	bl	800b744 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a206:	689b      	ldr	r3, [r3, #8]
 800a208:	4618      	mov	r0, r3
 800a20a:	f000 ff6b 	bl	800b0e4 <xTaskPriorityInherit>
 800a20e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800a210:	f001 fac8 	bl	800b7a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a214:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a216:	3324      	adds	r3, #36	; 0x24
 800a218:	683a      	ldr	r2, [r7, #0]
 800a21a:	4611      	mov	r1, r2
 800a21c:	4618      	mov	r0, r3
 800a21e:	f000 fd89 	bl	800ad34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a222:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a224:	f000 f8bc 	bl	800a3a0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a228:	f000 fbaa 	bl	800a980 <xTaskResumeAll>
 800a22c:	4603      	mov	r3, r0
 800a22e:	2b00      	cmp	r3, #0
 800a230:	f47f af68 	bne.w	800a104 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800a234:	4b18      	ldr	r3, [pc, #96]	; (800a298 <xQueueSemaphoreTake+0x214>)
 800a236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a23a:	601a      	str	r2, [r3, #0]
 800a23c:	f3bf 8f4f 	dsb	sy
 800a240:	f3bf 8f6f 	isb	sy
 800a244:	e75e      	b.n	800a104 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a246:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a248:	f000 f8aa 	bl	800a3a0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a24c:	f000 fb98 	bl	800a980 <xTaskResumeAll>
 800a250:	e758      	b.n	800a104 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a252:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a254:	f000 f8a4 	bl	800a3a0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a258:	f000 fb92 	bl	800a980 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a25c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a25e:	f000 f8f1 	bl	800a444 <prvIsQueueEmpty>
 800a262:	4603      	mov	r3, r0
 800a264:	2b00      	cmp	r3, #0
 800a266:	f43f af4d 	beq.w	800a104 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a26a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d00d      	beq.n	800a28c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800a270:	f001 fa68 	bl	800b744 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a274:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a276:	f000 f811 	bl	800a29c <prvGetDisinheritPriorityAfterTimeout>
 800a27a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a27c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a27e:	689b      	ldr	r3, [r3, #8]
 800a280:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a282:	4618      	mov	r0, r3
 800a284:	f001 f82a 	bl	800b2dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a288:	f001 fa8c 	bl	800b7a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a28c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3738      	adds	r7, #56	; 0x38
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}
 800a296:	bf00      	nop
 800a298:	e000ed04 	.word	0xe000ed04

0800a29c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a29c:	b480      	push	{r7}
 800a29e:	b085      	sub	sp, #20
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d006      	beq.n	800a2ba <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f1c3 0307 	rsb	r3, r3, #7
 800a2b6:	60fb      	str	r3, [r7, #12]
 800a2b8:	e001      	b.n	800a2be <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a2be:	68fb      	ldr	r3, [r7, #12]
	}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3714      	adds	r7, #20
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ca:	4770      	bx	lr

0800a2cc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b086      	sub	sp, #24
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	60f8      	str	r0, [r7, #12]
 800a2d4:	60b9      	str	r1, [r7, #8]
 800a2d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a2d8:	2300      	movs	r3, #0
 800a2da:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2e0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d10d      	bne.n	800a306 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d14d      	bne.n	800a38e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	689b      	ldr	r3, [r3, #8]
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	f000 ff6a 	bl	800b1d0 <xTaskPriorityDisinherit>
 800a2fc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2200      	movs	r2, #0
 800a302:	609a      	str	r2, [r3, #8]
 800a304:	e043      	b.n	800a38e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d119      	bne.n	800a340 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	6858      	ldr	r0, [r3, #4]
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a314:	461a      	mov	r2, r3
 800a316:	68b9      	ldr	r1, [r7, #8]
 800a318:	f001 fb5a 	bl	800b9d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	685a      	ldr	r2, [r3, #4]
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a324:	441a      	add	r2, r3
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	685a      	ldr	r2, [r3, #4]
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	689b      	ldr	r3, [r3, #8]
 800a332:	429a      	cmp	r2, r3
 800a334:	d32b      	bcc.n	800a38e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	605a      	str	r2, [r3, #4]
 800a33e:	e026      	b.n	800a38e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	68d8      	ldr	r0, [r3, #12]
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a348:	461a      	mov	r2, r3
 800a34a:	68b9      	ldr	r1, [r7, #8]
 800a34c:	f001 fb40 	bl	800b9d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	68da      	ldr	r2, [r3, #12]
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a358:	425b      	negs	r3, r3
 800a35a:	441a      	add	r2, r3
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	68da      	ldr	r2, [r3, #12]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	429a      	cmp	r2, r3
 800a36a:	d207      	bcs.n	800a37c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	689a      	ldr	r2, [r3, #8]
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a374:	425b      	negs	r3, r3
 800a376:	441a      	add	r2, r3
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2b02      	cmp	r3, #2
 800a380:	d105      	bne.n	800a38e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a382:	693b      	ldr	r3, [r7, #16]
 800a384:	2b00      	cmp	r3, #0
 800a386:	d002      	beq.n	800a38e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a388:	693b      	ldr	r3, [r7, #16]
 800a38a:	3b01      	subs	r3, #1
 800a38c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	1c5a      	adds	r2, r3, #1
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a396:	697b      	ldr	r3, [r7, #20]
}
 800a398:	4618      	mov	r0, r3
 800a39a:	3718      	adds	r7, #24
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}

0800a3a0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b084      	sub	sp, #16
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a3a8:	f001 f9cc 	bl	800b744 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3b2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a3b4:	e011      	b.n	800a3da <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d012      	beq.n	800a3e4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	3324      	adds	r3, #36	; 0x24
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f000 fcda 	bl	800ad7c <xTaskRemoveFromEventList>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d001      	beq.n	800a3d2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a3ce:	f000 fdaf 	bl	800af30 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a3d2:	7bfb      	ldrb	r3, [r7, #15]
 800a3d4:	3b01      	subs	r3, #1
 800a3d6:	b2db      	uxtb	r3, r3
 800a3d8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a3da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	dce9      	bgt.n	800a3b6 <prvUnlockQueue+0x16>
 800a3e2:	e000      	b.n	800a3e6 <prvUnlockQueue+0x46>
					break;
 800a3e4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	22ff      	movs	r2, #255	; 0xff
 800a3ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a3ee:	f001 f9d9 	bl	800b7a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a3f2:	f001 f9a7 	bl	800b744 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a3fc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a3fe:	e011      	b.n	800a424 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	691b      	ldr	r3, [r3, #16]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d012      	beq.n	800a42e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	3310      	adds	r3, #16
 800a40c:	4618      	mov	r0, r3
 800a40e:	f000 fcb5 	bl	800ad7c <xTaskRemoveFromEventList>
 800a412:	4603      	mov	r3, r0
 800a414:	2b00      	cmp	r3, #0
 800a416:	d001      	beq.n	800a41c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a418:	f000 fd8a 	bl	800af30 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a41c:	7bbb      	ldrb	r3, [r7, #14]
 800a41e:	3b01      	subs	r3, #1
 800a420:	b2db      	uxtb	r3, r3
 800a422:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a424:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	dce9      	bgt.n	800a400 <prvUnlockQueue+0x60>
 800a42c:	e000      	b.n	800a430 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a42e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	22ff      	movs	r2, #255	; 0xff
 800a434:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a438:	f001 f9b4 	bl	800b7a4 <vPortExitCritical>
}
 800a43c:	bf00      	nop
 800a43e:	3710      	adds	r7, #16
 800a440:	46bd      	mov	sp, r7
 800a442:	bd80      	pop	{r7, pc}

0800a444 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b084      	sub	sp, #16
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a44c:	f001 f97a 	bl	800b744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a454:	2b00      	cmp	r3, #0
 800a456:	d102      	bne.n	800a45e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a458:	2301      	movs	r3, #1
 800a45a:	60fb      	str	r3, [r7, #12]
 800a45c:	e001      	b.n	800a462 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a45e:	2300      	movs	r3, #0
 800a460:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a462:	f001 f99f 	bl	800b7a4 <vPortExitCritical>

	return xReturn;
 800a466:	68fb      	ldr	r3, [r7, #12]
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3710      	adds	r7, #16
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}

0800a470 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a470:	b580      	push	{r7, lr}
 800a472:	b084      	sub	sp, #16
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a478:	f001 f964 	bl	800b744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a484:	429a      	cmp	r2, r3
 800a486:	d102      	bne.n	800a48e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a488:	2301      	movs	r3, #1
 800a48a:	60fb      	str	r3, [r7, #12]
 800a48c:	e001      	b.n	800a492 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a48e:	2300      	movs	r3, #0
 800a490:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a492:	f001 f987 	bl	800b7a4 <vPortExitCritical>

	return xReturn;
 800a496:	68fb      	ldr	r3, [r7, #12]
}
 800a498:	4618      	mov	r0, r3
 800a49a:	3710      	adds	r7, #16
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b08e      	sub	sp, #56	; 0x38
 800a4a4:	af04      	add	r7, sp, #16
 800a4a6:	60f8      	str	r0, [r7, #12]
 800a4a8:	60b9      	str	r1, [r7, #8]
 800a4aa:	607a      	str	r2, [r7, #4]
 800a4ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a4ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d10a      	bne.n	800a4ca <xTaskCreateStatic+0x2a>
	__asm volatile
 800a4b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4b8:	f383 8811 	msr	BASEPRI, r3
 800a4bc:	f3bf 8f6f 	isb	sy
 800a4c0:	f3bf 8f4f 	dsb	sy
 800a4c4:	623b      	str	r3, [r7, #32]
}
 800a4c6:	bf00      	nop
 800a4c8:	e7fe      	b.n	800a4c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a4ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d10a      	bne.n	800a4e6 <xTaskCreateStatic+0x46>
	__asm volatile
 800a4d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4d4:	f383 8811 	msr	BASEPRI, r3
 800a4d8:	f3bf 8f6f 	isb	sy
 800a4dc:	f3bf 8f4f 	dsb	sy
 800a4e0:	61fb      	str	r3, [r7, #28]
}
 800a4e2:	bf00      	nop
 800a4e4:	e7fe      	b.n	800a4e4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a4e6:	2358      	movs	r3, #88	; 0x58
 800a4e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a4ea:	693b      	ldr	r3, [r7, #16]
 800a4ec:	2b58      	cmp	r3, #88	; 0x58
 800a4ee:	d00a      	beq.n	800a506 <xTaskCreateStatic+0x66>
	__asm volatile
 800a4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f4:	f383 8811 	msr	BASEPRI, r3
 800a4f8:	f3bf 8f6f 	isb	sy
 800a4fc:	f3bf 8f4f 	dsb	sy
 800a500:	61bb      	str	r3, [r7, #24]
}
 800a502:	bf00      	nop
 800a504:	e7fe      	b.n	800a504 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a506:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a508:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d01a      	beq.n	800a544 <xTaskCreateStatic+0xa4>
 800a50e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a510:	2b00      	cmp	r3, #0
 800a512:	d017      	beq.n	800a544 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a514:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a516:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a51a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a51c:	631a      	str	r2, [r3, #48]	; 0x30
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a51e:	2300      	movs	r3, #0
 800a520:	9303      	str	r3, [sp, #12]
 800a522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a524:	9302      	str	r3, [sp, #8]
 800a526:	f107 0314 	add.w	r3, r7, #20
 800a52a:	9301      	str	r3, [sp, #4]
 800a52c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a52e:	9300      	str	r3, [sp, #0]
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	687a      	ldr	r2, [r7, #4]
 800a534:	68b9      	ldr	r1, [r7, #8]
 800a536:	68f8      	ldr	r0, [r7, #12]
 800a538:	f000 f80b 	bl	800a552 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a53c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a53e:	f000 f893 	bl	800a668 <prvAddNewTaskToReadyList>
 800a542:	e001      	b.n	800a548 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800a544:	2300      	movs	r3, #0
 800a546:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a548:	697b      	ldr	r3, [r7, #20]
	}
 800a54a:	4618      	mov	r0, r3
 800a54c:	3728      	adds	r7, #40	; 0x28
 800a54e:	46bd      	mov	sp, r7
 800a550:	bd80      	pop	{r7, pc}

0800a552 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a552:	b580      	push	{r7, lr}
 800a554:	b088      	sub	sp, #32
 800a556:	af00      	add	r7, sp, #0
 800a558:	60f8      	str	r0, [r7, #12]
 800a55a:	60b9      	str	r1, [r7, #8]
 800a55c:	607a      	str	r2, [r7, #4]
 800a55e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a562:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a56a:	3b01      	subs	r3, #1
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	4413      	add	r3, r2
 800a570:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a572:	69bb      	ldr	r3, [r7, #24]
 800a574:	f023 0307 	bic.w	r3, r3, #7
 800a578:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a57a:	69bb      	ldr	r3, [r7, #24]
 800a57c:	f003 0307 	and.w	r3, r3, #7
 800a580:	2b00      	cmp	r3, #0
 800a582:	d00a      	beq.n	800a59a <prvInitialiseNewTask+0x48>
	__asm volatile
 800a584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a588:	f383 8811 	msr	BASEPRI, r3
 800a58c:	f3bf 8f6f 	isb	sy
 800a590:	f3bf 8f4f 	dsb	sy
 800a594:	617b      	str	r3, [r7, #20]
}
 800a596:	bf00      	nop
 800a598:	e7fe      	b.n	800a598 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a59a:	68bb      	ldr	r3, [r7, #8]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d01f      	beq.n	800a5e0 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	61fb      	str	r3, [r7, #28]
 800a5a4:	e012      	b.n	800a5cc <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a5a6:	68ba      	ldr	r2, [r7, #8]
 800a5a8:	69fb      	ldr	r3, [r7, #28]
 800a5aa:	4413      	add	r3, r2
 800a5ac:	7819      	ldrb	r1, [r3, #0]
 800a5ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5b0:	69fb      	ldr	r3, [r7, #28]
 800a5b2:	4413      	add	r3, r2
 800a5b4:	3334      	adds	r3, #52	; 0x34
 800a5b6:	460a      	mov	r2, r1
 800a5b8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a5ba:	68ba      	ldr	r2, [r7, #8]
 800a5bc:	69fb      	ldr	r3, [r7, #28]
 800a5be:	4413      	add	r3, r2
 800a5c0:	781b      	ldrb	r3, [r3, #0]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d006      	beq.n	800a5d4 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a5c6:	69fb      	ldr	r3, [r7, #28]
 800a5c8:	3301      	adds	r3, #1
 800a5ca:	61fb      	str	r3, [r7, #28]
 800a5cc:	69fb      	ldr	r3, [r7, #28]
 800a5ce:	2b0f      	cmp	r3, #15
 800a5d0:	d9e9      	bls.n	800a5a6 <prvInitialiseNewTask+0x54>
 800a5d2:	e000      	b.n	800a5d6 <prvInitialiseNewTask+0x84>
			{
				break;
 800a5d4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a5d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5d8:	2200      	movs	r2, #0
 800a5da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a5de:	e003      	b.n	800a5e8 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a5e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5ea:	2b06      	cmp	r3, #6
 800a5ec:	d901      	bls.n	800a5f2 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a5ee:	2306      	movs	r3, #6
 800a5f0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a5f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5f6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a5f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a5fc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800a5fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a600:	2200      	movs	r2, #0
 800a602:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a606:	3304      	adds	r3, #4
 800a608:	4618      	mov	r0, r3
 800a60a:	f7ff f9eb 	bl	80099e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a610:	3318      	adds	r3, #24
 800a612:	4618      	mov	r0, r3
 800a614:	f7ff f9e6 	bl	80099e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a61a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a61c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a61e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a620:	f1c3 0207 	rsb	r2, r3, #7
 800a624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a626:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a62a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a62c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a62e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a630:	2200      	movs	r2, #0
 800a632:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a636:	2200      	movs	r2, #0
 800a638:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a63a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a63c:	2200      	movs	r2, #0
 800a63e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a642:	683a      	ldr	r2, [r7, #0]
 800a644:	68f9      	ldr	r1, [r7, #12]
 800a646:	69b8      	ldr	r0, [r7, #24]
 800a648:	f000 ff50 	bl	800b4ec <pxPortInitialiseStack>
 800a64c:	4602      	mov	r2, r0
 800a64e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a650:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a654:	2b00      	cmp	r3, #0
 800a656:	d002      	beq.n	800a65e <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a65a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a65c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a65e:	bf00      	nop
 800a660:	3720      	adds	r7, #32
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}
	...

0800a668 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a670:	f001 f868 	bl	800b744 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a674:	4b2a      	ldr	r3, [pc, #168]	; (800a720 <prvAddNewTaskToReadyList+0xb8>)
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	3301      	adds	r3, #1
 800a67a:	4a29      	ldr	r2, [pc, #164]	; (800a720 <prvAddNewTaskToReadyList+0xb8>)
 800a67c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a67e:	4b29      	ldr	r3, [pc, #164]	; (800a724 <prvAddNewTaskToReadyList+0xbc>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d109      	bne.n	800a69a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a686:	4a27      	ldr	r2, [pc, #156]	; (800a724 <prvAddNewTaskToReadyList+0xbc>)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a68c:	4b24      	ldr	r3, [pc, #144]	; (800a720 <prvAddNewTaskToReadyList+0xb8>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	2b01      	cmp	r3, #1
 800a692:	d110      	bne.n	800a6b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a694:	f000 fc70 	bl	800af78 <prvInitialiseTaskLists>
 800a698:	e00d      	b.n	800a6b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a69a:	4b23      	ldr	r3, [pc, #140]	; (800a728 <prvAddNewTaskToReadyList+0xc0>)
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d109      	bne.n	800a6b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a6a2:	4b20      	ldr	r3, [pc, #128]	; (800a724 <prvAddNewTaskToReadyList+0xbc>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d802      	bhi.n	800a6b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a6b0:	4a1c      	ldr	r2, [pc, #112]	; (800a724 <prvAddNewTaskToReadyList+0xbc>)
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a6b6:	4b1d      	ldr	r3, [pc, #116]	; (800a72c <prvAddNewTaskToReadyList+0xc4>)
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	4a1b      	ldr	r2, [pc, #108]	; (800a72c <prvAddNewTaskToReadyList+0xc4>)
 800a6be:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6c4:	2201      	movs	r2, #1
 800a6c6:	409a      	lsls	r2, r3
 800a6c8:	4b19      	ldr	r3, [pc, #100]	; (800a730 <prvAddNewTaskToReadyList+0xc8>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4313      	orrs	r3, r2
 800a6ce:	4a18      	ldr	r2, [pc, #96]	; (800a730 <prvAddNewTaskToReadyList+0xc8>)
 800a6d0:	6013      	str	r3, [r2, #0]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a6d6:	4613      	mov	r3, r2
 800a6d8:	009b      	lsls	r3, r3, #2
 800a6da:	4413      	add	r3, r2
 800a6dc:	009b      	lsls	r3, r3, #2
 800a6de:	4a15      	ldr	r2, [pc, #84]	; (800a734 <prvAddNewTaskToReadyList+0xcc>)
 800a6e0:	441a      	add	r2, r3
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	4619      	mov	r1, r3
 800a6e8:	4610      	mov	r0, r2
 800a6ea:	f7ff f988 	bl	80099fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a6ee:	f001 f859 	bl	800b7a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a6f2:	4b0d      	ldr	r3, [pc, #52]	; (800a728 <prvAddNewTaskToReadyList+0xc0>)
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d00e      	beq.n	800a718 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a6fa:	4b0a      	ldr	r3, [pc, #40]	; (800a724 <prvAddNewTaskToReadyList+0xbc>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a704:	429a      	cmp	r2, r3
 800a706:	d207      	bcs.n	800a718 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a708:	4b0b      	ldr	r3, [pc, #44]	; (800a738 <prvAddNewTaskToReadyList+0xd0>)
 800a70a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a70e:	601a      	str	r2, [r3, #0]
 800a710:	f3bf 8f4f 	dsb	sy
 800a714:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a718:	bf00      	nop
 800a71a:	3708      	adds	r7, #8
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}
 800a720:	20007474 	.word	0x20007474
 800a724:	20007374 	.word	0x20007374
 800a728:	20007480 	.word	0x20007480
 800a72c:	20007490 	.word	0x20007490
 800a730:	2000747c 	.word	0x2000747c
 800a734:	20007378 	.word	0x20007378
 800a738:	e000ed04 	.word	0xe000ed04

0800a73c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b08a      	sub	sp, #40	; 0x28
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
 800a744:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a746:	2300      	movs	r3, #0
 800a748:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d10a      	bne.n	800a766 <vTaskDelayUntil+0x2a>
	__asm volatile
 800a750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a754:	f383 8811 	msr	BASEPRI, r3
 800a758:	f3bf 8f6f 	isb	sy
 800a75c:	f3bf 8f4f 	dsb	sy
 800a760:	617b      	str	r3, [r7, #20]
}
 800a762:	bf00      	nop
 800a764:	e7fe      	b.n	800a764 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d10a      	bne.n	800a782 <vTaskDelayUntil+0x46>
	__asm volatile
 800a76c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a770:	f383 8811 	msr	BASEPRI, r3
 800a774:	f3bf 8f6f 	isb	sy
 800a778:	f3bf 8f4f 	dsb	sy
 800a77c:	613b      	str	r3, [r7, #16]
}
 800a77e:	bf00      	nop
 800a780:	e7fe      	b.n	800a780 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800a782:	4b2a      	ldr	r3, [pc, #168]	; (800a82c <vTaskDelayUntil+0xf0>)
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	2b00      	cmp	r3, #0
 800a788:	d00a      	beq.n	800a7a0 <vTaskDelayUntil+0x64>
	__asm volatile
 800a78a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a78e:	f383 8811 	msr	BASEPRI, r3
 800a792:	f3bf 8f6f 	isb	sy
 800a796:	f3bf 8f4f 	dsb	sy
 800a79a:	60fb      	str	r3, [r7, #12]
}
 800a79c:	bf00      	nop
 800a79e:	e7fe      	b.n	800a79e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800a7a0:	f000 f8e0 	bl	800a964 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a7a4:	4b22      	ldr	r3, [pc, #136]	; (800a830 <vTaskDelayUntil+0xf4>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	683a      	ldr	r2, [r7, #0]
 800a7b0:	4413      	add	r3, r2
 800a7b2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	6a3a      	ldr	r2, [r7, #32]
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	d20b      	bcs.n	800a7d6 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	69fa      	ldr	r2, [r7, #28]
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	d211      	bcs.n	800a7ec <vTaskDelayUntil+0xb0>
 800a7c8:	69fa      	ldr	r2, [r7, #28]
 800a7ca:	6a3b      	ldr	r3, [r7, #32]
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	d90d      	bls.n	800a7ec <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	627b      	str	r3, [r7, #36]	; 0x24
 800a7d4:	e00a      	b.n	800a7ec <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	69fa      	ldr	r2, [r7, #28]
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	d303      	bcc.n	800a7e8 <vTaskDelayUntil+0xac>
 800a7e0:	69fa      	ldr	r2, [r7, #28]
 800a7e2:	6a3b      	ldr	r3, [r7, #32]
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	d901      	bls.n	800a7ec <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	69fa      	ldr	r2, [r7, #28]
 800a7f0:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a7f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d006      	beq.n	800a806 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a7f8:	69fa      	ldr	r2, [r7, #28]
 800a7fa:	6a3b      	ldr	r3, [r7, #32]
 800a7fc:	1ad3      	subs	r3, r2, r3
 800a7fe:	2100      	movs	r1, #0
 800a800:	4618      	mov	r0, r3
 800a802:	f000 fe0d 	bl	800b420 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a806:	f000 f8bb 	bl	800a980 <xTaskResumeAll>
 800a80a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a80c:	69bb      	ldr	r3, [r7, #24]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d107      	bne.n	800a822 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800a812:	4b08      	ldr	r3, [pc, #32]	; (800a834 <vTaskDelayUntil+0xf8>)
 800a814:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a818:	601a      	str	r2, [r3, #0]
 800a81a:	f3bf 8f4f 	dsb	sy
 800a81e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a822:	bf00      	nop
 800a824:	3728      	adds	r7, #40	; 0x28
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	2000749c 	.word	0x2000749c
 800a830:	20007478 	.word	0x20007478
 800a834:	e000ed04 	.word	0xe000ed04

0800a838 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b084      	sub	sp, #16
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a840:	2300      	movs	r3, #0
 800a842:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d017      	beq.n	800a87a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a84a:	4b13      	ldr	r3, [pc, #76]	; (800a898 <vTaskDelay+0x60>)
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d00a      	beq.n	800a868 <vTaskDelay+0x30>
	__asm volatile
 800a852:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a856:	f383 8811 	msr	BASEPRI, r3
 800a85a:	f3bf 8f6f 	isb	sy
 800a85e:	f3bf 8f4f 	dsb	sy
 800a862:	60bb      	str	r3, [r7, #8]
}
 800a864:	bf00      	nop
 800a866:	e7fe      	b.n	800a866 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a868:	f000 f87c 	bl	800a964 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a86c:	2100      	movs	r1, #0
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f000 fdd6 	bl	800b420 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a874:	f000 f884 	bl	800a980 <xTaskResumeAll>
 800a878:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d107      	bne.n	800a890 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a880:	4b06      	ldr	r3, [pc, #24]	; (800a89c <vTaskDelay+0x64>)
 800a882:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a886:	601a      	str	r2, [r3, #0]
 800a888:	f3bf 8f4f 	dsb	sy
 800a88c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a890:	bf00      	nop
 800a892:	3710      	adds	r7, #16
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}
 800a898:	2000749c 	.word	0x2000749c
 800a89c:	e000ed04 	.word	0xe000ed04

0800a8a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b08a      	sub	sp, #40	; 0x28
 800a8a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a8ae:	463a      	mov	r2, r7
 800a8b0:	1d39      	adds	r1, r7, #4
 800a8b2:	f107 0308 	add.w	r3, r7, #8
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	f7f8 fb28 	bl	8002f0c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a8bc:	6839      	ldr	r1, [r7, #0]
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	68ba      	ldr	r2, [r7, #8]
 800a8c2:	9202      	str	r2, [sp, #8]
 800a8c4:	9301      	str	r3, [sp, #4]
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	9300      	str	r3, [sp, #0]
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	460a      	mov	r2, r1
 800a8ce:	491f      	ldr	r1, [pc, #124]	; (800a94c <vTaskStartScheduler+0xac>)
 800a8d0:	481f      	ldr	r0, [pc, #124]	; (800a950 <vTaskStartScheduler+0xb0>)
 800a8d2:	f7ff fde5 	bl	800a4a0 <xTaskCreateStatic>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	4a1e      	ldr	r2, [pc, #120]	; (800a954 <vTaskStartScheduler+0xb4>)
 800a8da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a8dc:	4b1d      	ldr	r3, [pc, #116]	; (800a954 <vTaskStartScheduler+0xb4>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d002      	beq.n	800a8ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	617b      	str	r3, [r7, #20]
 800a8e8:	e001      	b.n	800a8ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	2b01      	cmp	r3, #1
 800a8f2:	d118      	bne.n	800a926 <vTaskStartScheduler+0x86>
	__asm volatile
 800a8f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8f8:	f383 8811 	msr	BASEPRI, r3
 800a8fc:	f3bf 8f6f 	isb	sy
 800a900:	f3bf 8f4f 	dsb	sy
 800a904:	613b      	str	r3, [r7, #16]
}
 800a906:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a908:	4b13      	ldr	r3, [pc, #76]	; (800a958 <vTaskStartScheduler+0xb8>)
 800a90a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a90e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a910:	4b12      	ldr	r3, [pc, #72]	; (800a95c <vTaskStartScheduler+0xbc>)
 800a912:	2201      	movs	r2, #1
 800a914:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a916:	4b12      	ldr	r3, [pc, #72]	; (800a960 <vTaskStartScheduler+0xc0>)
 800a918:	2200      	movs	r2, #0
 800a91a:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800a91c:	f7f8 fade 	bl	8002edc <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a920:	f000 fe6e 	bl	800b600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a924:	e00e      	b.n	800a944 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a92c:	d10a      	bne.n	800a944 <vTaskStartScheduler+0xa4>
	__asm volatile
 800a92e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a932:	f383 8811 	msr	BASEPRI, r3
 800a936:	f3bf 8f6f 	isb	sy
 800a93a:	f3bf 8f4f 	dsb	sy
 800a93e:	60fb      	str	r3, [r7, #12]
}
 800a940:	bf00      	nop
 800a942:	e7fe      	b.n	800a942 <vTaskStartScheduler+0xa2>
}
 800a944:	bf00      	nop
 800a946:	3718      	adds	r7, #24
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	0800ba60 	.word	0x0800ba60
 800a950:	0800af49 	.word	0x0800af49
 800a954:	20007498 	.word	0x20007498
 800a958:	20007494 	.word	0x20007494
 800a95c:	20007480 	.word	0x20007480
 800a960:	20007478 	.word	0x20007478

0800a964 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a964:	b480      	push	{r7}
 800a966:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a968:	4b04      	ldr	r3, [pc, #16]	; (800a97c <vTaskSuspendAll+0x18>)
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	3301      	adds	r3, #1
 800a96e:	4a03      	ldr	r2, [pc, #12]	; (800a97c <vTaskSuspendAll+0x18>)
 800a970:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a972:	bf00      	nop
 800a974:	46bd      	mov	sp, r7
 800a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97a:	4770      	bx	lr
 800a97c:	2000749c 	.word	0x2000749c

0800a980 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b084      	sub	sp, #16
 800a984:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a986:	2300      	movs	r3, #0
 800a988:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a98a:	2300      	movs	r3, #0
 800a98c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a98e:	4b41      	ldr	r3, [pc, #260]	; (800aa94 <xTaskResumeAll+0x114>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d10a      	bne.n	800a9ac <xTaskResumeAll+0x2c>
	__asm volatile
 800a996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a99a:	f383 8811 	msr	BASEPRI, r3
 800a99e:	f3bf 8f6f 	isb	sy
 800a9a2:	f3bf 8f4f 	dsb	sy
 800a9a6:	603b      	str	r3, [r7, #0]
}
 800a9a8:	bf00      	nop
 800a9aa:	e7fe      	b.n	800a9aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a9ac:	f000 feca 	bl	800b744 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a9b0:	4b38      	ldr	r3, [pc, #224]	; (800aa94 <xTaskResumeAll+0x114>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	3b01      	subs	r3, #1
 800a9b6:	4a37      	ldr	r2, [pc, #220]	; (800aa94 <xTaskResumeAll+0x114>)
 800a9b8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a9ba:	4b36      	ldr	r3, [pc, #216]	; (800aa94 <xTaskResumeAll+0x114>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d161      	bne.n	800aa86 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a9c2:	4b35      	ldr	r3, [pc, #212]	; (800aa98 <xTaskResumeAll+0x118>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d05d      	beq.n	800aa86 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a9ca:	e02e      	b.n	800aa2a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9cc:	4b33      	ldr	r3, [pc, #204]	; (800aa9c <xTaskResumeAll+0x11c>)
 800a9ce:	68db      	ldr	r3, [r3, #12]
 800a9d0:	68db      	ldr	r3, [r3, #12]
 800a9d2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	3318      	adds	r3, #24
 800a9d8:	4618      	mov	r0, r3
 800a9da:	f7ff f86d 	bl	8009ab8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	3304      	adds	r3, #4
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	f7ff f868 	bl	8009ab8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9ec:	2201      	movs	r2, #1
 800a9ee:	409a      	lsls	r2, r3
 800a9f0:	4b2b      	ldr	r3, [pc, #172]	; (800aaa0 <xTaskResumeAll+0x120>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	4a2a      	ldr	r2, [pc, #168]	; (800aaa0 <xTaskResumeAll+0x120>)
 800a9f8:	6013      	str	r3, [r2, #0]
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a9fe:	4613      	mov	r3, r2
 800aa00:	009b      	lsls	r3, r3, #2
 800aa02:	4413      	add	r3, r2
 800aa04:	009b      	lsls	r3, r3, #2
 800aa06:	4a27      	ldr	r2, [pc, #156]	; (800aaa4 <xTaskResumeAll+0x124>)
 800aa08:	441a      	add	r2, r3
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	3304      	adds	r3, #4
 800aa0e:	4619      	mov	r1, r3
 800aa10:	4610      	mov	r0, r2
 800aa12:	f7fe fff4 	bl	80099fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa1a:	4b23      	ldr	r3, [pc, #140]	; (800aaa8 <xTaskResumeAll+0x128>)
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d302      	bcc.n	800aa2a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800aa24:	4b21      	ldr	r3, [pc, #132]	; (800aaac <xTaskResumeAll+0x12c>)
 800aa26:	2201      	movs	r2, #1
 800aa28:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa2a:	4b1c      	ldr	r3, [pc, #112]	; (800aa9c <xTaskResumeAll+0x11c>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d1cc      	bne.n	800a9cc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d001      	beq.n	800aa3c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aa38:	f000 fb16 	bl	800b068 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800aa3c:	4b1c      	ldr	r3, [pc, #112]	; (800aab0 <xTaskResumeAll+0x130>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d010      	beq.n	800aa6a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aa48:	f000 f846 	bl	800aad8 <xTaskIncrementTick>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d002      	beq.n	800aa58 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800aa52:	4b16      	ldr	r3, [pc, #88]	; (800aaac <xTaskResumeAll+0x12c>)
 800aa54:	2201      	movs	r2, #1
 800aa56:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	3b01      	subs	r3, #1
 800aa5c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d1f1      	bne.n	800aa48 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800aa64:	4b12      	ldr	r3, [pc, #72]	; (800aab0 <xTaskResumeAll+0x130>)
 800aa66:	2200      	movs	r2, #0
 800aa68:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aa6a:	4b10      	ldr	r3, [pc, #64]	; (800aaac <xTaskResumeAll+0x12c>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d009      	beq.n	800aa86 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aa72:	2301      	movs	r3, #1
 800aa74:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aa76:	4b0f      	ldr	r3, [pc, #60]	; (800aab4 <xTaskResumeAll+0x134>)
 800aa78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa7c:	601a      	str	r2, [r3, #0]
 800aa7e:	f3bf 8f4f 	dsb	sy
 800aa82:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aa86:	f000 fe8d 	bl	800b7a4 <vPortExitCritical>

	return xAlreadyYielded;
 800aa8a:	68bb      	ldr	r3, [r7, #8]
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3710      	adds	r7, #16
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	2000749c 	.word	0x2000749c
 800aa98:	20007474 	.word	0x20007474
 800aa9c:	20007434 	.word	0x20007434
 800aaa0:	2000747c 	.word	0x2000747c
 800aaa4:	20007378 	.word	0x20007378
 800aaa8:	20007374 	.word	0x20007374
 800aaac:	20007488 	.word	0x20007488
 800aab0:	20007484 	.word	0x20007484
 800aab4:	e000ed04 	.word	0xe000ed04

0800aab8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aab8:	b480      	push	{r7}
 800aaba:	b083      	sub	sp, #12
 800aabc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800aabe:	4b05      	ldr	r3, [pc, #20]	; (800aad4 <xTaskGetTickCount+0x1c>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800aac4:	687b      	ldr	r3, [r7, #4]
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	370c      	adds	r7, #12
 800aaca:	46bd      	mov	sp, r7
 800aacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad0:	4770      	bx	lr
 800aad2:	bf00      	nop
 800aad4:	20007478 	.word	0x20007478

0800aad8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b086      	sub	sp, #24
 800aadc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aade:	2300      	movs	r3, #0
 800aae0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aae2:	4b4e      	ldr	r3, [pc, #312]	; (800ac1c <xTaskIncrementTick+0x144>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	f040 808e 	bne.w	800ac08 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aaec:	4b4c      	ldr	r3, [pc, #304]	; (800ac20 <xTaskIncrementTick+0x148>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	3301      	adds	r3, #1
 800aaf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aaf4:	4a4a      	ldr	r2, [pc, #296]	; (800ac20 <xTaskIncrementTick+0x148>)
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d120      	bne.n	800ab42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ab00:	4b48      	ldr	r3, [pc, #288]	; (800ac24 <xTaskIncrementTick+0x14c>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d00a      	beq.n	800ab20 <xTaskIncrementTick+0x48>
	__asm volatile
 800ab0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab0e:	f383 8811 	msr	BASEPRI, r3
 800ab12:	f3bf 8f6f 	isb	sy
 800ab16:	f3bf 8f4f 	dsb	sy
 800ab1a:	603b      	str	r3, [r7, #0]
}
 800ab1c:	bf00      	nop
 800ab1e:	e7fe      	b.n	800ab1e <xTaskIncrementTick+0x46>
 800ab20:	4b40      	ldr	r3, [pc, #256]	; (800ac24 <xTaskIncrementTick+0x14c>)
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	60fb      	str	r3, [r7, #12]
 800ab26:	4b40      	ldr	r3, [pc, #256]	; (800ac28 <xTaskIncrementTick+0x150>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	4a3e      	ldr	r2, [pc, #248]	; (800ac24 <xTaskIncrementTick+0x14c>)
 800ab2c:	6013      	str	r3, [r2, #0]
 800ab2e:	4a3e      	ldr	r2, [pc, #248]	; (800ac28 <xTaskIncrementTick+0x150>)
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	6013      	str	r3, [r2, #0]
 800ab34:	4b3d      	ldr	r3, [pc, #244]	; (800ac2c <xTaskIncrementTick+0x154>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	3301      	adds	r3, #1
 800ab3a:	4a3c      	ldr	r2, [pc, #240]	; (800ac2c <xTaskIncrementTick+0x154>)
 800ab3c:	6013      	str	r3, [r2, #0]
 800ab3e:	f000 fa93 	bl	800b068 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ab42:	4b3b      	ldr	r3, [pc, #236]	; (800ac30 <xTaskIncrementTick+0x158>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	693a      	ldr	r2, [r7, #16]
 800ab48:	429a      	cmp	r2, r3
 800ab4a:	d348      	bcc.n	800abde <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab4c:	4b35      	ldr	r3, [pc, #212]	; (800ac24 <xTaskIncrementTick+0x14c>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d104      	bne.n	800ab60 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab56:	4b36      	ldr	r3, [pc, #216]	; (800ac30 <xTaskIncrementTick+0x158>)
 800ab58:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ab5c:	601a      	str	r2, [r3, #0]
					break;
 800ab5e:	e03e      	b.n	800abde <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab60:	4b30      	ldr	r3, [pc, #192]	; (800ac24 <xTaskIncrementTick+0x14c>)
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	68db      	ldr	r3, [r3, #12]
 800ab66:	68db      	ldr	r3, [r3, #12]
 800ab68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ab70:	693a      	ldr	r2, [r7, #16]
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d203      	bcs.n	800ab80 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ab78:	4a2d      	ldr	r2, [pc, #180]	; (800ac30 <xTaskIncrementTick+0x158>)
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ab7e:	e02e      	b.n	800abde <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	3304      	adds	r3, #4
 800ab84:	4618      	mov	r0, r3
 800ab86:	f7fe ff97 	bl	8009ab8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d004      	beq.n	800ab9c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab92:	68bb      	ldr	r3, [r7, #8]
 800ab94:	3318      	adds	r3, #24
 800ab96:	4618      	mov	r0, r3
 800ab98:	f7fe ff8e 	bl	8009ab8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aba0:	2201      	movs	r2, #1
 800aba2:	409a      	lsls	r2, r3
 800aba4:	4b23      	ldr	r3, [pc, #140]	; (800ac34 <xTaskIncrementTick+0x15c>)
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	4313      	orrs	r3, r2
 800abaa:	4a22      	ldr	r2, [pc, #136]	; (800ac34 <xTaskIncrementTick+0x15c>)
 800abac:	6013      	str	r3, [r2, #0]
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abb2:	4613      	mov	r3, r2
 800abb4:	009b      	lsls	r3, r3, #2
 800abb6:	4413      	add	r3, r2
 800abb8:	009b      	lsls	r3, r3, #2
 800abba:	4a1f      	ldr	r2, [pc, #124]	; (800ac38 <xTaskIncrementTick+0x160>)
 800abbc:	441a      	add	r2, r3
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	3304      	adds	r3, #4
 800abc2:	4619      	mov	r1, r3
 800abc4:	4610      	mov	r0, r2
 800abc6:	f7fe ff1a 	bl	80099fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abce:	4b1b      	ldr	r3, [pc, #108]	; (800ac3c <xTaskIncrementTick+0x164>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d3b9      	bcc.n	800ab4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800abd8:	2301      	movs	r3, #1
 800abda:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800abdc:	e7b6      	b.n	800ab4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800abde:	4b17      	ldr	r3, [pc, #92]	; (800ac3c <xTaskIncrementTick+0x164>)
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abe4:	4914      	ldr	r1, [pc, #80]	; (800ac38 <xTaskIncrementTick+0x160>)
 800abe6:	4613      	mov	r3, r2
 800abe8:	009b      	lsls	r3, r3, #2
 800abea:	4413      	add	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	440b      	add	r3, r1
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	2b01      	cmp	r3, #1
 800abf4:	d901      	bls.n	800abfa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800abf6:	2301      	movs	r3, #1
 800abf8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800abfa:	4b11      	ldr	r3, [pc, #68]	; (800ac40 <xTaskIncrementTick+0x168>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d007      	beq.n	800ac12 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800ac02:	2301      	movs	r3, #1
 800ac04:	617b      	str	r3, [r7, #20]
 800ac06:	e004      	b.n	800ac12 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800ac08:	4b0e      	ldr	r3, [pc, #56]	; (800ac44 <xTaskIncrementTick+0x16c>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	4a0d      	ldr	r2, [pc, #52]	; (800ac44 <xTaskIncrementTick+0x16c>)
 800ac10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800ac12:	697b      	ldr	r3, [r7, #20]
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	3718      	adds	r7, #24
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}
 800ac1c:	2000749c 	.word	0x2000749c
 800ac20:	20007478 	.word	0x20007478
 800ac24:	2000742c 	.word	0x2000742c
 800ac28:	20007430 	.word	0x20007430
 800ac2c:	2000748c 	.word	0x2000748c
 800ac30:	20007494 	.word	0x20007494
 800ac34:	2000747c 	.word	0x2000747c
 800ac38:	20007378 	.word	0x20007378
 800ac3c:	20007374 	.word	0x20007374
 800ac40:	20007488 	.word	0x20007488
 800ac44:	20007484 	.word	0x20007484

0800ac48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b086      	sub	sp, #24
 800ac4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ac4e:	4b32      	ldr	r3, [pc, #200]	; (800ad18 <vTaskSwitchContext+0xd0>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d003      	beq.n	800ac5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ac56:	4b31      	ldr	r3, [pc, #196]	; (800ad1c <vTaskSwitchContext+0xd4>)
 800ac58:	2201      	movs	r2, #1
 800ac5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ac5c:	e058      	b.n	800ad10 <vTaskSwitchContext+0xc8>
		xYieldPending = pdFALSE;
 800ac5e:	4b2f      	ldr	r3, [pc, #188]	; (800ad1c <vTaskSwitchContext+0xd4>)
 800ac60:	2200      	movs	r2, #0
 800ac62:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800ac64:	f7f8 f946 	bl	8002ef4 <getRunTimeCounterValue>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	4a2d      	ldr	r2, [pc, #180]	; (800ad20 <vTaskSwitchContext+0xd8>)
 800ac6c:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800ac6e:	4b2c      	ldr	r3, [pc, #176]	; (800ad20 <vTaskSwitchContext+0xd8>)
 800ac70:	681a      	ldr	r2, [r3, #0]
 800ac72:	4b2c      	ldr	r3, [pc, #176]	; (800ad24 <vTaskSwitchContext+0xdc>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	429a      	cmp	r2, r3
 800ac78:	d909      	bls.n	800ac8e <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800ac7a:	4b2b      	ldr	r3, [pc, #172]	; (800ad28 <vTaskSwitchContext+0xe0>)
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800ac80:	4a27      	ldr	r2, [pc, #156]	; (800ad20 <vTaskSwitchContext+0xd8>)
 800ac82:	6810      	ldr	r0, [r2, #0]
 800ac84:	4a27      	ldr	r2, [pc, #156]	; (800ad24 <vTaskSwitchContext+0xdc>)
 800ac86:	6812      	ldr	r2, [r2, #0]
 800ac88:	1a82      	subs	r2, r0, r2
 800ac8a:	440a      	add	r2, r1
 800ac8c:	64da      	str	r2, [r3, #76]	; 0x4c
			ulTaskSwitchedInTime = ulTotalRunTime;
 800ac8e:	4b24      	ldr	r3, [pc, #144]	; (800ad20 <vTaskSwitchContext+0xd8>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4a24      	ldr	r2, [pc, #144]	; (800ad24 <vTaskSwitchContext+0xdc>)
 800ac94:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac96:	4b25      	ldr	r3, [pc, #148]	; (800ad2c <vTaskSwitchContext+0xe4>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	fab3 f383 	clz	r3, r3
 800aca2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800aca4:	7afb      	ldrb	r3, [r7, #11]
 800aca6:	f1c3 031f 	rsb	r3, r3, #31
 800acaa:	617b      	str	r3, [r7, #20]
 800acac:	4920      	ldr	r1, [pc, #128]	; (800ad30 <vTaskSwitchContext+0xe8>)
 800acae:	697a      	ldr	r2, [r7, #20]
 800acb0:	4613      	mov	r3, r2
 800acb2:	009b      	lsls	r3, r3, #2
 800acb4:	4413      	add	r3, r2
 800acb6:	009b      	lsls	r3, r3, #2
 800acb8:	440b      	add	r3, r1
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d10a      	bne.n	800acd6 <vTaskSwitchContext+0x8e>
	__asm volatile
 800acc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc4:	f383 8811 	msr	BASEPRI, r3
 800acc8:	f3bf 8f6f 	isb	sy
 800accc:	f3bf 8f4f 	dsb	sy
 800acd0:	607b      	str	r3, [r7, #4]
}
 800acd2:	bf00      	nop
 800acd4:	e7fe      	b.n	800acd4 <vTaskSwitchContext+0x8c>
 800acd6:	697a      	ldr	r2, [r7, #20]
 800acd8:	4613      	mov	r3, r2
 800acda:	009b      	lsls	r3, r3, #2
 800acdc:	4413      	add	r3, r2
 800acde:	009b      	lsls	r3, r3, #2
 800ace0:	4a13      	ldr	r2, [pc, #76]	; (800ad30 <vTaskSwitchContext+0xe8>)
 800ace2:	4413      	add	r3, r2
 800ace4:	613b      	str	r3, [r7, #16]
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	685a      	ldr	r2, [r3, #4]
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	605a      	str	r2, [r3, #4]
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	685a      	ldr	r2, [r3, #4]
 800acf4:	693b      	ldr	r3, [r7, #16]
 800acf6:	3308      	adds	r3, #8
 800acf8:	429a      	cmp	r2, r3
 800acfa:	d104      	bne.n	800ad06 <vTaskSwitchContext+0xbe>
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	685b      	ldr	r3, [r3, #4]
 800ad00:	685a      	ldr	r2, [r3, #4]
 800ad02:	693b      	ldr	r3, [r7, #16]
 800ad04:	605a      	str	r2, [r3, #4]
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	685b      	ldr	r3, [r3, #4]
 800ad0a:	68db      	ldr	r3, [r3, #12]
 800ad0c:	4a06      	ldr	r2, [pc, #24]	; (800ad28 <vTaskSwitchContext+0xe0>)
 800ad0e:	6013      	str	r3, [r2, #0]
}
 800ad10:	bf00      	nop
 800ad12:	3718      	adds	r7, #24
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd80      	pop	{r7, pc}
 800ad18:	2000749c 	.word	0x2000749c
 800ad1c:	20007488 	.word	0x20007488
 800ad20:	200074a4 	.word	0x200074a4
 800ad24:	200074a0 	.word	0x200074a0
 800ad28:	20007374 	.word	0x20007374
 800ad2c:	2000747c 	.word	0x2000747c
 800ad30:	20007378 	.word	0x20007378

0800ad34 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b084      	sub	sp, #16
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
 800ad3c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d10a      	bne.n	800ad5a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800ad44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad48:	f383 8811 	msr	BASEPRI, r3
 800ad4c:	f3bf 8f6f 	isb	sy
 800ad50:	f3bf 8f4f 	dsb	sy
 800ad54:	60fb      	str	r3, [r7, #12]
}
 800ad56:	bf00      	nop
 800ad58:	e7fe      	b.n	800ad58 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ad5a:	4b07      	ldr	r3, [pc, #28]	; (800ad78 <vTaskPlaceOnEventList+0x44>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	3318      	adds	r3, #24
 800ad60:	4619      	mov	r1, r3
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f7fe fe6f 	bl	8009a46 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ad68:	2101      	movs	r1, #1
 800ad6a:	6838      	ldr	r0, [r7, #0]
 800ad6c:	f000 fb58 	bl	800b420 <prvAddCurrentTaskToDelayedList>
}
 800ad70:	bf00      	nop
 800ad72:	3710      	adds	r7, #16
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bd80      	pop	{r7, pc}
 800ad78:	20007374 	.word	0x20007374

0800ad7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b086      	sub	sp, #24
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	68db      	ldr	r3, [r3, #12]
 800ad8a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d10a      	bne.n	800ada8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ad92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad96:	f383 8811 	msr	BASEPRI, r3
 800ad9a:	f3bf 8f6f 	isb	sy
 800ad9e:	f3bf 8f4f 	dsb	sy
 800ada2:	60fb      	str	r3, [r7, #12]
}
 800ada4:	bf00      	nop
 800ada6:	e7fe      	b.n	800ada6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ada8:	693b      	ldr	r3, [r7, #16]
 800adaa:	3318      	adds	r3, #24
 800adac:	4618      	mov	r0, r3
 800adae:	f7fe fe83 	bl	8009ab8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800adb2:	4b1d      	ldr	r3, [pc, #116]	; (800ae28 <xTaskRemoveFromEventList+0xac>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d11c      	bne.n	800adf4 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	3304      	adds	r3, #4
 800adbe:	4618      	mov	r0, r3
 800adc0:	f7fe fe7a 	bl	8009ab8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800adc4:	693b      	ldr	r3, [r7, #16]
 800adc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adc8:	2201      	movs	r2, #1
 800adca:	409a      	lsls	r2, r3
 800adcc:	4b17      	ldr	r3, [pc, #92]	; (800ae2c <xTaskRemoveFromEventList+0xb0>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	4313      	orrs	r3, r2
 800add2:	4a16      	ldr	r2, [pc, #88]	; (800ae2c <xTaskRemoveFromEventList+0xb0>)
 800add4:	6013      	str	r3, [r2, #0]
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800adda:	4613      	mov	r3, r2
 800addc:	009b      	lsls	r3, r3, #2
 800adde:	4413      	add	r3, r2
 800ade0:	009b      	lsls	r3, r3, #2
 800ade2:	4a13      	ldr	r2, [pc, #76]	; (800ae30 <xTaskRemoveFromEventList+0xb4>)
 800ade4:	441a      	add	r2, r3
 800ade6:	693b      	ldr	r3, [r7, #16]
 800ade8:	3304      	adds	r3, #4
 800adea:	4619      	mov	r1, r3
 800adec:	4610      	mov	r0, r2
 800adee:	f7fe fe06 	bl	80099fe <vListInsertEnd>
 800adf2:	e005      	b.n	800ae00 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	3318      	adds	r3, #24
 800adf8:	4619      	mov	r1, r3
 800adfa:	480e      	ldr	r0, [pc, #56]	; (800ae34 <xTaskRemoveFromEventList+0xb8>)
 800adfc:	f7fe fdff 	bl	80099fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ae00:	693b      	ldr	r3, [r7, #16]
 800ae02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae04:	4b0c      	ldr	r3, [pc, #48]	; (800ae38 <xTaskRemoveFromEventList+0xbc>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae0a:	429a      	cmp	r2, r3
 800ae0c:	d905      	bls.n	800ae1a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ae0e:	2301      	movs	r3, #1
 800ae10:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ae12:	4b0a      	ldr	r3, [pc, #40]	; (800ae3c <xTaskRemoveFromEventList+0xc0>)
 800ae14:	2201      	movs	r2, #1
 800ae16:	601a      	str	r2, [r3, #0]
 800ae18:	e001      	b.n	800ae1e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ae1e:	697b      	ldr	r3, [r7, #20]
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3718      	adds	r7, #24
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}
 800ae28:	2000749c 	.word	0x2000749c
 800ae2c:	2000747c 	.word	0x2000747c
 800ae30:	20007378 	.word	0x20007378
 800ae34:	20007434 	.word	0x20007434
 800ae38:	20007374 	.word	0x20007374
 800ae3c:	20007488 	.word	0x20007488

0800ae40 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ae40:	b480      	push	{r7}
 800ae42:	b083      	sub	sp, #12
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ae48:	4b06      	ldr	r3, [pc, #24]	; (800ae64 <vTaskInternalSetTimeOutState+0x24>)
 800ae4a:	681a      	ldr	r2, [r3, #0]
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ae50:	4b05      	ldr	r3, [pc, #20]	; (800ae68 <vTaskInternalSetTimeOutState+0x28>)
 800ae52:	681a      	ldr	r2, [r3, #0]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	605a      	str	r2, [r3, #4]
}
 800ae58:	bf00      	nop
 800ae5a:	370c      	adds	r7, #12
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr
 800ae64:	2000748c 	.word	0x2000748c
 800ae68:	20007478 	.word	0x20007478

0800ae6c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b088      	sub	sp, #32
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
 800ae74:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d10a      	bne.n	800ae92 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800ae7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae80:	f383 8811 	msr	BASEPRI, r3
 800ae84:	f3bf 8f6f 	isb	sy
 800ae88:	f3bf 8f4f 	dsb	sy
 800ae8c:	613b      	str	r3, [r7, #16]
}
 800ae8e:	bf00      	nop
 800ae90:	e7fe      	b.n	800ae90 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ae92:	683b      	ldr	r3, [r7, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d10a      	bne.n	800aeae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800ae98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae9c:	f383 8811 	msr	BASEPRI, r3
 800aea0:	f3bf 8f6f 	isb	sy
 800aea4:	f3bf 8f4f 	dsb	sy
 800aea8:	60fb      	str	r3, [r7, #12]
}
 800aeaa:	bf00      	nop
 800aeac:	e7fe      	b.n	800aeac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800aeae:	f000 fc49 	bl	800b744 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800aeb2:	4b1d      	ldr	r3, [pc, #116]	; (800af28 <xTaskCheckForTimeOut+0xbc>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	69ba      	ldr	r2, [r7, #24]
 800aebe:	1ad3      	subs	r3, r2, r3
 800aec0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aeca:	d102      	bne.n	800aed2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800aecc:	2300      	movs	r3, #0
 800aece:	61fb      	str	r3, [r7, #28]
 800aed0:	e023      	b.n	800af1a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681a      	ldr	r2, [r3, #0]
 800aed6:	4b15      	ldr	r3, [pc, #84]	; (800af2c <xTaskCheckForTimeOut+0xc0>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	429a      	cmp	r2, r3
 800aedc:	d007      	beq.n	800aeee <xTaskCheckForTimeOut+0x82>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	685b      	ldr	r3, [r3, #4]
 800aee2:	69ba      	ldr	r2, [r7, #24]
 800aee4:	429a      	cmp	r2, r3
 800aee6:	d302      	bcc.n	800aeee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800aee8:	2301      	movs	r3, #1
 800aeea:	61fb      	str	r3, [r7, #28]
 800aeec:	e015      	b.n	800af1a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	697a      	ldr	r2, [r7, #20]
 800aef4:	429a      	cmp	r2, r3
 800aef6:	d20b      	bcs.n	800af10 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	681a      	ldr	r2, [r3, #0]
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	1ad2      	subs	r2, r2, r3
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f7ff ff9b 	bl	800ae40 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800af0a:	2300      	movs	r3, #0
 800af0c:	61fb      	str	r3, [r7, #28]
 800af0e:	e004      	b.n	800af1a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	2200      	movs	r2, #0
 800af14:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800af16:	2301      	movs	r3, #1
 800af18:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800af1a:	f000 fc43 	bl	800b7a4 <vPortExitCritical>

	return xReturn;
 800af1e:	69fb      	ldr	r3, [r7, #28]
}
 800af20:	4618      	mov	r0, r3
 800af22:	3720      	adds	r7, #32
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}
 800af28:	20007478 	.word	0x20007478
 800af2c:	2000748c 	.word	0x2000748c

0800af30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800af30:	b480      	push	{r7}
 800af32:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800af34:	4b03      	ldr	r3, [pc, #12]	; (800af44 <vTaskMissedYield+0x14>)
 800af36:	2201      	movs	r2, #1
 800af38:	601a      	str	r2, [r3, #0]
}
 800af3a:	bf00      	nop
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr
 800af44:	20007488 	.word	0x20007488

0800af48 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b082      	sub	sp, #8
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800af50:	f000 f852 	bl	800aff8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800af54:	4b06      	ldr	r3, [pc, #24]	; (800af70 <prvIdleTask+0x28>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	2b01      	cmp	r3, #1
 800af5a:	d9f9      	bls.n	800af50 <prvIdleTask+0x8>
			{
				taskYIELD();
 800af5c:	4b05      	ldr	r3, [pc, #20]	; (800af74 <prvIdleTask+0x2c>)
 800af5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af62:	601a      	str	r2, [r3, #0]
 800af64:	f3bf 8f4f 	dsb	sy
 800af68:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800af6c:	e7f0      	b.n	800af50 <prvIdleTask+0x8>
 800af6e:	bf00      	nop
 800af70:	20007378 	.word	0x20007378
 800af74:	e000ed04 	.word	0xe000ed04

0800af78 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b082      	sub	sp, #8
 800af7c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af7e:	2300      	movs	r3, #0
 800af80:	607b      	str	r3, [r7, #4]
 800af82:	e00c      	b.n	800af9e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	4613      	mov	r3, r2
 800af88:	009b      	lsls	r3, r3, #2
 800af8a:	4413      	add	r3, r2
 800af8c:	009b      	lsls	r3, r3, #2
 800af8e:	4a12      	ldr	r2, [pc, #72]	; (800afd8 <prvInitialiseTaskLists+0x60>)
 800af90:	4413      	add	r3, r2
 800af92:	4618      	mov	r0, r3
 800af94:	f7fe fd06 	bl	80099a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	3301      	adds	r3, #1
 800af9c:	607b      	str	r3, [r7, #4]
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	2b06      	cmp	r3, #6
 800afa2:	d9ef      	bls.n	800af84 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800afa4:	480d      	ldr	r0, [pc, #52]	; (800afdc <prvInitialiseTaskLists+0x64>)
 800afa6:	f7fe fcfd 	bl	80099a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800afaa:	480d      	ldr	r0, [pc, #52]	; (800afe0 <prvInitialiseTaskLists+0x68>)
 800afac:	f7fe fcfa 	bl	80099a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800afb0:	480c      	ldr	r0, [pc, #48]	; (800afe4 <prvInitialiseTaskLists+0x6c>)
 800afb2:	f7fe fcf7 	bl	80099a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800afb6:	480c      	ldr	r0, [pc, #48]	; (800afe8 <prvInitialiseTaskLists+0x70>)
 800afb8:	f7fe fcf4 	bl	80099a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800afbc:	480b      	ldr	r0, [pc, #44]	; (800afec <prvInitialiseTaskLists+0x74>)
 800afbe:	f7fe fcf1 	bl	80099a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800afc2:	4b0b      	ldr	r3, [pc, #44]	; (800aff0 <prvInitialiseTaskLists+0x78>)
 800afc4:	4a05      	ldr	r2, [pc, #20]	; (800afdc <prvInitialiseTaskLists+0x64>)
 800afc6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800afc8:	4b0a      	ldr	r3, [pc, #40]	; (800aff4 <prvInitialiseTaskLists+0x7c>)
 800afca:	4a05      	ldr	r2, [pc, #20]	; (800afe0 <prvInitialiseTaskLists+0x68>)
 800afcc:	601a      	str	r2, [r3, #0]
}
 800afce:	bf00      	nop
 800afd0:	3708      	adds	r7, #8
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
 800afd6:	bf00      	nop
 800afd8:	20007378 	.word	0x20007378
 800afdc:	20007404 	.word	0x20007404
 800afe0:	20007418 	.word	0x20007418
 800afe4:	20007434 	.word	0x20007434
 800afe8:	20007448 	.word	0x20007448
 800afec:	20007460 	.word	0x20007460
 800aff0:	2000742c 	.word	0x2000742c
 800aff4:	20007430 	.word	0x20007430

0800aff8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b082      	sub	sp, #8
 800affc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800affe:	e019      	b.n	800b034 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b000:	f000 fba0 	bl	800b744 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b004:	4b10      	ldr	r3, [pc, #64]	; (800b048 <prvCheckTasksWaitingTermination+0x50>)
 800b006:	68db      	ldr	r3, [r3, #12]
 800b008:	68db      	ldr	r3, [r3, #12]
 800b00a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	3304      	adds	r3, #4
 800b010:	4618      	mov	r0, r3
 800b012:	f7fe fd51 	bl	8009ab8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b016:	4b0d      	ldr	r3, [pc, #52]	; (800b04c <prvCheckTasksWaitingTermination+0x54>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	3b01      	subs	r3, #1
 800b01c:	4a0b      	ldr	r2, [pc, #44]	; (800b04c <prvCheckTasksWaitingTermination+0x54>)
 800b01e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b020:	4b0b      	ldr	r3, [pc, #44]	; (800b050 <prvCheckTasksWaitingTermination+0x58>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	3b01      	subs	r3, #1
 800b026:	4a0a      	ldr	r2, [pc, #40]	; (800b050 <prvCheckTasksWaitingTermination+0x58>)
 800b028:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b02a:	f000 fbbb 	bl	800b7a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 f810 	bl	800b054 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b034:	4b06      	ldr	r3, [pc, #24]	; (800b050 <prvCheckTasksWaitingTermination+0x58>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d1e1      	bne.n	800b000 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b03c:	bf00      	nop
 800b03e:	bf00      	nop
 800b040:	3708      	adds	r7, #8
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}
 800b046:	bf00      	nop
 800b048:	20007448 	.word	0x20007448
 800b04c:	20007474 	.word	0x20007474
 800b050:	2000745c 	.word	0x2000745c

0800b054 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b054:	b480      	push	{r7}
 800b056:	b083      	sub	sp, #12
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b05c:	bf00      	nop
 800b05e:	370c      	adds	r7, #12
 800b060:	46bd      	mov	sp, r7
 800b062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b066:	4770      	bx	lr

0800b068 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b068:	b480      	push	{r7}
 800b06a:	b083      	sub	sp, #12
 800b06c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b06e:	4b0c      	ldr	r3, [pc, #48]	; (800b0a0 <prvResetNextTaskUnblockTime+0x38>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	2b00      	cmp	r3, #0
 800b076:	d104      	bne.n	800b082 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b078:	4b0a      	ldr	r3, [pc, #40]	; (800b0a4 <prvResetNextTaskUnblockTime+0x3c>)
 800b07a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b07e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b080:	e008      	b.n	800b094 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b082:	4b07      	ldr	r3, [pc, #28]	; (800b0a0 <prvResetNextTaskUnblockTime+0x38>)
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	68db      	ldr	r3, [r3, #12]
 800b088:	68db      	ldr	r3, [r3, #12]
 800b08a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	4a04      	ldr	r2, [pc, #16]	; (800b0a4 <prvResetNextTaskUnblockTime+0x3c>)
 800b092:	6013      	str	r3, [r2, #0]
}
 800b094:	bf00      	nop
 800b096:	370c      	adds	r7, #12
 800b098:	46bd      	mov	sp, r7
 800b09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09e:	4770      	bx	lr
 800b0a0:	2000742c 	.word	0x2000742c
 800b0a4:	20007494 	.word	0x20007494

0800b0a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b083      	sub	sp, #12
 800b0ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b0ae:	4b0b      	ldr	r3, [pc, #44]	; (800b0dc <xTaskGetSchedulerState+0x34>)
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d102      	bne.n	800b0bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b0b6:	2301      	movs	r3, #1
 800b0b8:	607b      	str	r3, [r7, #4]
 800b0ba:	e008      	b.n	800b0ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b0bc:	4b08      	ldr	r3, [pc, #32]	; (800b0e0 <xTaskGetSchedulerState+0x38>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d102      	bne.n	800b0ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b0c4:	2302      	movs	r3, #2
 800b0c6:	607b      	str	r3, [r7, #4]
 800b0c8:	e001      	b.n	800b0ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b0ce:	687b      	ldr	r3, [r7, #4]
	}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	370c      	adds	r7, #12
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0da:	4770      	bx	lr
 800b0dc:	20007480 	.word	0x20007480
 800b0e0:	2000749c 	.word	0x2000749c

0800b0e4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b0e4:	b580      	push	{r7, lr}
 800b0e6:	b084      	sub	sp, #16
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d05e      	beq.n	800b1b8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0fe:	4b31      	ldr	r3, [pc, #196]	; (800b1c4 <xTaskPriorityInherit+0xe0>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b104:	429a      	cmp	r2, r3
 800b106:	d24e      	bcs.n	800b1a6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	699b      	ldr	r3, [r3, #24]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	db06      	blt.n	800b11e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b110:	4b2c      	ldr	r3, [pc, #176]	; (800b1c4 <xTaskPriorityInherit+0xe0>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b116:	f1c3 0207 	rsb	r2, r3, #7
 800b11a:	68bb      	ldr	r3, [r7, #8]
 800b11c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b11e:	68bb      	ldr	r3, [r7, #8]
 800b120:	6959      	ldr	r1, [r3, #20]
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b126:	4613      	mov	r3, r2
 800b128:	009b      	lsls	r3, r3, #2
 800b12a:	4413      	add	r3, r2
 800b12c:	009b      	lsls	r3, r3, #2
 800b12e:	4a26      	ldr	r2, [pc, #152]	; (800b1c8 <xTaskPriorityInherit+0xe4>)
 800b130:	4413      	add	r3, r2
 800b132:	4299      	cmp	r1, r3
 800b134:	d12f      	bne.n	800b196 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b136:	68bb      	ldr	r3, [r7, #8]
 800b138:	3304      	adds	r3, #4
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7fe fcbc 	bl	8009ab8 <uxListRemove>
 800b140:	4603      	mov	r3, r0
 800b142:	2b00      	cmp	r3, #0
 800b144:	d10a      	bne.n	800b15c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800b146:	68bb      	ldr	r3, [r7, #8]
 800b148:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b14a:	2201      	movs	r2, #1
 800b14c:	fa02 f303 	lsl.w	r3, r2, r3
 800b150:	43da      	mvns	r2, r3
 800b152:	4b1e      	ldr	r3, [pc, #120]	; (800b1cc <xTaskPriorityInherit+0xe8>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	4013      	ands	r3, r2
 800b158:	4a1c      	ldr	r2, [pc, #112]	; (800b1cc <xTaskPriorityInherit+0xe8>)
 800b15a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b15c:	4b19      	ldr	r3, [pc, #100]	; (800b1c4 <xTaskPriorityInherit+0xe0>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b162:	68bb      	ldr	r3, [r7, #8]
 800b164:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b16a:	2201      	movs	r2, #1
 800b16c:	409a      	lsls	r2, r3
 800b16e:	4b17      	ldr	r3, [pc, #92]	; (800b1cc <xTaskPriorityInherit+0xe8>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	4313      	orrs	r3, r2
 800b174:	4a15      	ldr	r2, [pc, #84]	; (800b1cc <xTaskPriorityInherit+0xe8>)
 800b176:	6013      	str	r3, [r2, #0]
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b17c:	4613      	mov	r3, r2
 800b17e:	009b      	lsls	r3, r3, #2
 800b180:	4413      	add	r3, r2
 800b182:	009b      	lsls	r3, r3, #2
 800b184:	4a10      	ldr	r2, [pc, #64]	; (800b1c8 <xTaskPriorityInherit+0xe4>)
 800b186:	441a      	add	r2, r3
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	3304      	adds	r3, #4
 800b18c:	4619      	mov	r1, r3
 800b18e:	4610      	mov	r0, r2
 800b190:	f7fe fc35 	bl	80099fe <vListInsertEnd>
 800b194:	e004      	b.n	800b1a0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b196:	4b0b      	ldr	r3, [pc, #44]	; (800b1c4 <xTaskPriorityInherit+0xe0>)
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b1a0:	2301      	movs	r3, #1
 800b1a2:	60fb      	str	r3, [r7, #12]
 800b1a4:	e008      	b.n	800b1b8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b1a6:	68bb      	ldr	r3, [r7, #8]
 800b1a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b1aa:	4b06      	ldr	r3, [pc, #24]	; (800b1c4 <xTaskPriorityInherit+0xe0>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d201      	bcs.n	800b1b8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
	}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3710      	adds	r7, #16
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
 800b1c2:	bf00      	nop
 800b1c4:	20007374 	.word	0x20007374
 800b1c8:	20007378 	.word	0x20007378
 800b1cc:	2000747c 	.word	0x2000747c

0800b1d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b086      	sub	sp, #24
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b1dc:	2300      	movs	r3, #0
 800b1de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d06e      	beq.n	800b2c4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b1e6:	4b3a      	ldr	r3, [pc, #232]	; (800b2d0 <xTaskPriorityDisinherit+0x100>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	693a      	ldr	r2, [r7, #16]
 800b1ec:	429a      	cmp	r2, r3
 800b1ee:	d00a      	beq.n	800b206 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b1f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f4:	f383 8811 	msr	BASEPRI, r3
 800b1f8:	f3bf 8f6f 	isb	sy
 800b1fc:	f3bf 8f4f 	dsb	sy
 800b200:	60fb      	str	r3, [r7, #12]
}
 800b202:	bf00      	nop
 800b204:	e7fe      	b.n	800b204 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b206:	693b      	ldr	r3, [r7, #16]
 800b208:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d10a      	bne.n	800b224 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b212:	f383 8811 	msr	BASEPRI, r3
 800b216:	f3bf 8f6f 	isb	sy
 800b21a:	f3bf 8f4f 	dsb	sy
 800b21e:	60bb      	str	r3, [r7, #8]
}
 800b220:	bf00      	nop
 800b222:	e7fe      	b.n	800b222 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b224:	693b      	ldr	r3, [r7, #16]
 800b226:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b228:	1e5a      	subs	r2, r3, #1
 800b22a:	693b      	ldr	r3, [r7, #16]
 800b22c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b22e:	693b      	ldr	r3, [r7, #16]
 800b230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b232:	693b      	ldr	r3, [r7, #16]
 800b234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b236:	429a      	cmp	r2, r3
 800b238:	d044      	beq.n	800b2c4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b23a:	693b      	ldr	r3, [r7, #16]
 800b23c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d140      	bne.n	800b2c4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	3304      	adds	r3, #4
 800b246:	4618      	mov	r0, r3
 800b248:	f7fe fc36 	bl	8009ab8 <uxListRemove>
 800b24c:	4603      	mov	r3, r0
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d115      	bne.n	800b27e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800b252:	693b      	ldr	r3, [r7, #16]
 800b254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b256:	491f      	ldr	r1, [pc, #124]	; (800b2d4 <xTaskPriorityDisinherit+0x104>)
 800b258:	4613      	mov	r3, r2
 800b25a:	009b      	lsls	r3, r3, #2
 800b25c:	4413      	add	r3, r2
 800b25e:	009b      	lsls	r3, r3, #2
 800b260:	440b      	add	r3, r1
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d10a      	bne.n	800b27e <xTaskPriorityDisinherit+0xae>
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b26c:	2201      	movs	r2, #1
 800b26e:	fa02 f303 	lsl.w	r3, r2, r3
 800b272:	43da      	mvns	r2, r3
 800b274:	4b18      	ldr	r3, [pc, #96]	; (800b2d8 <xTaskPriorityDisinherit+0x108>)
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	4013      	ands	r3, r2
 800b27a:	4a17      	ldr	r2, [pc, #92]	; (800b2d8 <xTaskPriorityDisinherit+0x108>)
 800b27c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b28a:	f1c3 0207 	rsb	r2, r3, #7
 800b28e:	693b      	ldr	r3, [r7, #16]
 800b290:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b292:	693b      	ldr	r3, [r7, #16]
 800b294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b296:	2201      	movs	r2, #1
 800b298:	409a      	lsls	r2, r3
 800b29a:	4b0f      	ldr	r3, [pc, #60]	; (800b2d8 <xTaskPriorityDisinherit+0x108>)
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	4313      	orrs	r3, r2
 800b2a0:	4a0d      	ldr	r2, [pc, #52]	; (800b2d8 <xTaskPriorityDisinherit+0x108>)
 800b2a2:	6013      	str	r3, [r2, #0]
 800b2a4:	693b      	ldr	r3, [r7, #16]
 800b2a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2a8:	4613      	mov	r3, r2
 800b2aa:	009b      	lsls	r3, r3, #2
 800b2ac:	4413      	add	r3, r2
 800b2ae:	009b      	lsls	r3, r3, #2
 800b2b0:	4a08      	ldr	r2, [pc, #32]	; (800b2d4 <xTaskPriorityDisinherit+0x104>)
 800b2b2:	441a      	add	r2, r3
 800b2b4:	693b      	ldr	r3, [r7, #16]
 800b2b6:	3304      	adds	r3, #4
 800b2b8:	4619      	mov	r1, r3
 800b2ba:	4610      	mov	r0, r2
 800b2bc:	f7fe fb9f 	bl	80099fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b2c0:	2301      	movs	r3, #1
 800b2c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b2c4:	697b      	ldr	r3, [r7, #20]
	}
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	3718      	adds	r7, #24
 800b2ca:	46bd      	mov	sp, r7
 800b2cc:	bd80      	pop	{r7, pc}
 800b2ce:	bf00      	nop
 800b2d0:	20007374 	.word	0x20007374
 800b2d4:	20007378 	.word	0x20007378
 800b2d8:	2000747c 	.word	0x2000747c

0800b2dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b088      	sub	sp, #32
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d077      	beq.n	800b3e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b2f4:	69bb      	ldr	r3, [r7, #24]
 800b2f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d10a      	bne.n	800b312 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800b2fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b300:	f383 8811 	msr	BASEPRI, r3
 800b304:	f3bf 8f6f 	isb	sy
 800b308:	f3bf 8f4f 	dsb	sy
 800b30c:	60fb      	str	r3, [r7, #12]
}
 800b30e:	bf00      	nop
 800b310:	e7fe      	b.n	800b310 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b312:	69bb      	ldr	r3, [r7, #24]
 800b314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b316:	683a      	ldr	r2, [r7, #0]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d902      	bls.n	800b322 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	61fb      	str	r3, [r7, #28]
 800b320:	e002      	b.n	800b328 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b322:	69bb      	ldr	r3, [r7, #24]
 800b324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b326:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b328:	69bb      	ldr	r3, [r7, #24]
 800b32a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b32c:	69fa      	ldr	r2, [r7, #28]
 800b32e:	429a      	cmp	r2, r3
 800b330:	d058      	beq.n	800b3e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b332:	69bb      	ldr	r3, [r7, #24]
 800b334:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b336:	697a      	ldr	r2, [r7, #20]
 800b338:	429a      	cmp	r2, r3
 800b33a:	d153      	bne.n	800b3e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b33c:	4b2b      	ldr	r3, [pc, #172]	; (800b3ec <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	69ba      	ldr	r2, [r7, #24]
 800b342:	429a      	cmp	r2, r3
 800b344:	d10a      	bne.n	800b35c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800b346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b34a:	f383 8811 	msr	BASEPRI, r3
 800b34e:	f3bf 8f6f 	isb	sy
 800b352:	f3bf 8f4f 	dsb	sy
 800b356:	60bb      	str	r3, [r7, #8]
}
 800b358:	bf00      	nop
 800b35a:	e7fe      	b.n	800b35a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b35c:	69bb      	ldr	r3, [r7, #24]
 800b35e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b360:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b362:	69bb      	ldr	r3, [r7, #24]
 800b364:	69fa      	ldr	r2, [r7, #28]
 800b366:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b368:	69bb      	ldr	r3, [r7, #24]
 800b36a:	699b      	ldr	r3, [r3, #24]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	db04      	blt.n	800b37a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b370:	69fb      	ldr	r3, [r7, #28]
 800b372:	f1c3 0207 	rsb	r2, r3, #7
 800b376:	69bb      	ldr	r3, [r7, #24]
 800b378:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b37a:	69bb      	ldr	r3, [r7, #24]
 800b37c:	6959      	ldr	r1, [r3, #20]
 800b37e:	693a      	ldr	r2, [r7, #16]
 800b380:	4613      	mov	r3, r2
 800b382:	009b      	lsls	r3, r3, #2
 800b384:	4413      	add	r3, r2
 800b386:	009b      	lsls	r3, r3, #2
 800b388:	4a19      	ldr	r2, [pc, #100]	; (800b3f0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b38a:	4413      	add	r3, r2
 800b38c:	4299      	cmp	r1, r3
 800b38e:	d129      	bne.n	800b3e4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b390:	69bb      	ldr	r3, [r7, #24]
 800b392:	3304      	adds	r3, #4
 800b394:	4618      	mov	r0, r3
 800b396:	f7fe fb8f 	bl	8009ab8 <uxListRemove>
 800b39a:	4603      	mov	r3, r0
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d10a      	bne.n	800b3b6 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800b3a0:	69bb      	ldr	r3, [r7, #24]
 800b3a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3a4:	2201      	movs	r2, #1
 800b3a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b3aa:	43da      	mvns	r2, r3
 800b3ac:	4b11      	ldr	r3, [pc, #68]	; (800b3f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	4013      	ands	r3, r2
 800b3b2:	4a10      	ldr	r2, [pc, #64]	; (800b3f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b3b4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b3b6:	69bb      	ldr	r3, [r7, #24]
 800b3b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	409a      	lsls	r2, r3
 800b3be:	4b0d      	ldr	r3, [pc, #52]	; (800b3f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	4313      	orrs	r3, r2
 800b3c4:	4a0b      	ldr	r2, [pc, #44]	; (800b3f4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800b3c6:	6013      	str	r3, [r2, #0]
 800b3c8:	69bb      	ldr	r3, [r7, #24]
 800b3ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b3cc:	4613      	mov	r3, r2
 800b3ce:	009b      	lsls	r3, r3, #2
 800b3d0:	4413      	add	r3, r2
 800b3d2:	009b      	lsls	r3, r3, #2
 800b3d4:	4a06      	ldr	r2, [pc, #24]	; (800b3f0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800b3d6:	441a      	add	r2, r3
 800b3d8:	69bb      	ldr	r3, [r7, #24]
 800b3da:	3304      	adds	r3, #4
 800b3dc:	4619      	mov	r1, r3
 800b3de:	4610      	mov	r0, r2
 800b3e0:	f7fe fb0d 	bl	80099fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b3e4:	bf00      	nop
 800b3e6:	3720      	adds	r7, #32
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}
 800b3ec:	20007374 	.word	0x20007374
 800b3f0:	20007378 	.word	0x20007378
 800b3f4:	2000747c 	.word	0x2000747c

0800b3f8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b3f8:	b480      	push	{r7}
 800b3fa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b3fc:	4b07      	ldr	r3, [pc, #28]	; (800b41c <pvTaskIncrementMutexHeldCount+0x24>)
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d004      	beq.n	800b40e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b404:	4b05      	ldr	r3, [pc, #20]	; (800b41c <pvTaskIncrementMutexHeldCount+0x24>)
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b40a:	3201      	adds	r2, #1
 800b40c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800b40e:	4b03      	ldr	r3, [pc, #12]	; (800b41c <pvTaskIncrementMutexHeldCount+0x24>)
 800b410:	681b      	ldr	r3, [r3, #0]
	}
 800b412:	4618      	mov	r0, r3
 800b414:	46bd      	mov	sp, r7
 800b416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41a:	4770      	bx	lr
 800b41c:	20007374 	.word	0x20007374

0800b420 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b084      	sub	sp, #16
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
 800b428:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b42a:	4b29      	ldr	r3, [pc, #164]	; (800b4d0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b430:	4b28      	ldr	r3, [pc, #160]	; (800b4d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	3304      	adds	r3, #4
 800b436:	4618      	mov	r0, r3
 800b438:	f7fe fb3e 	bl	8009ab8 <uxListRemove>
 800b43c:	4603      	mov	r3, r0
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d10b      	bne.n	800b45a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800b442:	4b24      	ldr	r3, [pc, #144]	; (800b4d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b448:	2201      	movs	r2, #1
 800b44a:	fa02 f303 	lsl.w	r3, r2, r3
 800b44e:	43da      	mvns	r2, r3
 800b450:	4b21      	ldr	r3, [pc, #132]	; (800b4d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	4013      	ands	r3, r2
 800b456:	4a20      	ldr	r2, [pc, #128]	; (800b4d8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b458:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b460:	d10a      	bne.n	800b478 <prvAddCurrentTaskToDelayedList+0x58>
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d007      	beq.n	800b478 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b468:	4b1a      	ldr	r3, [pc, #104]	; (800b4d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	3304      	adds	r3, #4
 800b46e:	4619      	mov	r1, r3
 800b470:	481a      	ldr	r0, [pc, #104]	; (800b4dc <prvAddCurrentTaskToDelayedList+0xbc>)
 800b472:	f7fe fac4 	bl	80099fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b476:	e026      	b.n	800b4c6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b478:	68fa      	ldr	r2, [r7, #12]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	4413      	add	r3, r2
 800b47e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b480:	4b14      	ldr	r3, [pc, #80]	; (800b4d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	68ba      	ldr	r2, [r7, #8]
 800b486:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b488:	68ba      	ldr	r2, [r7, #8]
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	429a      	cmp	r2, r3
 800b48e:	d209      	bcs.n	800b4a4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b490:	4b13      	ldr	r3, [pc, #76]	; (800b4e0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800b492:	681a      	ldr	r2, [r3, #0]
 800b494:	4b0f      	ldr	r3, [pc, #60]	; (800b4d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	3304      	adds	r3, #4
 800b49a:	4619      	mov	r1, r3
 800b49c:	4610      	mov	r0, r2
 800b49e:	f7fe fad2 	bl	8009a46 <vListInsert>
}
 800b4a2:	e010      	b.n	800b4c6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b4a4:	4b0f      	ldr	r3, [pc, #60]	; (800b4e4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b4a6:	681a      	ldr	r2, [r3, #0]
 800b4a8:	4b0a      	ldr	r3, [pc, #40]	; (800b4d4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	3304      	adds	r3, #4
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	4610      	mov	r0, r2
 800b4b2:	f7fe fac8 	bl	8009a46 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b4b6:	4b0c      	ldr	r3, [pc, #48]	; (800b4e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	68ba      	ldr	r2, [r7, #8]
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	d202      	bcs.n	800b4c6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b4c0:	4a09      	ldr	r2, [pc, #36]	; (800b4e8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	6013      	str	r3, [r2, #0]
}
 800b4c6:	bf00      	nop
 800b4c8:	3710      	adds	r7, #16
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}
 800b4ce:	bf00      	nop
 800b4d0:	20007478 	.word	0x20007478
 800b4d4:	20007374 	.word	0x20007374
 800b4d8:	2000747c 	.word	0x2000747c
 800b4dc:	20007460 	.word	0x20007460
 800b4e0:	20007430 	.word	0x20007430
 800b4e4:	2000742c 	.word	0x2000742c
 800b4e8:	20007494 	.word	0x20007494

0800b4ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b4ec:	b480      	push	{r7}
 800b4ee:	b085      	sub	sp, #20
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	60f8      	str	r0, [r7, #12]
 800b4f4:	60b9      	str	r1, [r7, #8]
 800b4f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	3b04      	subs	r3, #4
 800b4fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b504:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	3b04      	subs	r3, #4
 800b50a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	f023 0201 	bic.w	r2, r3, #1
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	3b04      	subs	r3, #4
 800b51a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b51c:	4a0c      	ldr	r2, [pc, #48]	; (800b550 <pxPortInitialiseStack+0x64>)
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	3b14      	subs	r3, #20
 800b526:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	3b04      	subs	r3, #4
 800b532:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	f06f 0202 	mvn.w	r2, #2
 800b53a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	3b20      	subs	r3, #32
 800b540:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b542:	68fb      	ldr	r3, [r7, #12]
}
 800b544:	4618      	mov	r0, r3
 800b546:	3714      	adds	r7, #20
 800b548:	46bd      	mov	sp, r7
 800b54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54e:	4770      	bx	lr
 800b550:	0800b555 	.word	0x0800b555

0800b554 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b554:	b480      	push	{r7}
 800b556:	b085      	sub	sp, #20
 800b558:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b55a:	2300      	movs	r3, #0
 800b55c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b55e:	4b12      	ldr	r3, [pc, #72]	; (800b5a8 <prvTaskExitError+0x54>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b566:	d00a      	beq.n	800b57e <prvTaskExitError+0x2a>
	__asm volatile
 800b568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b56c:	f383 8811 	msr	BASEPRI, r3
 800b570:	f3bf 8f6f 	isb	sy
 800b574:	f3bf 8f4f 	dsb	sy
 800b578:	60fb      	str	r3, [r7, #12]
}
 800b57a:	bf00      	nop
 800b57c:	e7fe      	b.n	800b57c <prvTaskExitError+0x28>
	__asm volatile
 800b57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b582:	f383 8811 	msr	BASEPRI, r3
 800b586:	f3bf 8f6f 	isb	sy
 800b58a:	f3bf 8f4f 	dsb	sy
 800b58e:	60bb      	str	r3, [r7, #8]
}
 800b590:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b592:	bf00      	nop
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d0fc      	beq.n	800b594 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b59a:	bf00      	nop
 800b59c:	bf00      	nop
 800b59e:	3714      	adds	r7, #20
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr
 800b5a8:	20000084 	.word	0x20000084
 800b5ac:	00000000 	.word	0x00000000

0800b5b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b5b0:	4b07      	ldr	r3, [pc, #28]	; (800b5d0 <pxCurrentTCBConst2>)
 800b5b2:	6819      	ldr	r1, [r3, #0]
 800b5b4:	6808      	ldr	r0, [r1, #0]
 800b5b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5ba:	f380 8809 	msr	PSP, r0
 800b5be:	f3bf 8f6f 	isb	sy
 800b5c2:	f04f 0000 	mov.w	r0, #0
 800b5c6:	f380 8811 	msr	BASEPRI, r0
 800b5ca:	4770      	bx	lr
 800b5cc:	f3af 8000 	nop.w

0800b5d0 <pxCurrentTCBConst2>:
 800b5d0:	20007374 	.word	0x20007374
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b5d4:	bf00      	nop
 800b5d6:	bf00      	nop

0800b5d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b5d8:	4808      	ldr	r0, [pc, #32]	; (800b5fc <prvPortStartFirstTask+0x24>)
 800b5da:	6800      	ldr	r0, [r0, #0]
 800b5dc:	6800      	ldr	r0, [r0, #0]
 800b5de:	f380 8808 	msr	MSP, r0
 800b5e2:	f04f 0000 	mov.w	r0, #0
 800b5e6:	f380 8814 	msr	CONTROL, r0
 800b5ea:	b662      	cpsie	i
 800b5ec:	b661      	cpsie	f
 800b5ee:	f3bf 8f4f 	dsb	sy
 800b5f2:	f3bf 8f6f 	isb	sy
 800b5f6:	df00      	svc	0
 800b5f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b5fa:	bf00      	nop
 800b5fc:	e000ed08 	.word	0xe000ed08

0800b600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b086      	sub	sp, #24
 800b604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b606:	4b46      	ldr	r3, [pc, #280]	; (800b720 <xPortStartScheduler+0x120>)
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	4a46      	ldr	r2, [pc, #280]	; (800b724 <xPortStartScheduler+0x124>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d10a      	bne.n	800b626 <xPortStartScheduler+0x26>
	__asm volatile
 800b610:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b614:	f383 8811 	msr	BASEPRI, r3
 800b618:	f3bf 8f6f 	isb	sy
 800b61c:	f3bf 8f4f 	dsb	sy
 800b620:	613b      	str	r3, [r7, #16]
}
 800b622:	bf00      	nop
 800b624:	e7fe      	b.n	800b624 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b626:	4b3e      	ldr	r3, [pc, #248]	; (800b720 <xPortStartScheduler+0x120>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	4a3f      	ldr	r2, [pc, #252]	; (800b728 <xPortStartScheduler+0x128>)
 800b62c:	4293      	cmp	r3, r2
 800b62e:	d10a      	bne.n	800b646 <xPortStartScheduler+0x46>
	__asm volatile
 800b630:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b634:	f383 8811 	msr	BASEPRI, r3
 800b638:	f3bf 8f6f 	isb	sy
 800b63c:	f3bf 8f4f 	dsb	sy
 800b640:	60fb      	str	r3, [r7, #12]
}
 800b642:	bf00      	nop
 800b644:	e7fe      	b.n	800b644 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b646:	4b39      	ldr	r3, [pc, #228]	; (800b72c <xPortStartScheduler+0x12c>)
 800b648:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b64a:	697b      	ldr	r3, [r7, #20]
 800b64c:	781b      	ldrb	r3, [r3, #0]
 800b64e:	b2db      	uxtb	r3, r3
 800b650:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b652:	697b      	ldr	r3, [r7, #20]
 800b654:	22ff      	movs	r2, #255	; 0xff
 800b656:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	781b      	ldrb	r3, [r3, #0]
 800b65c:	b2db      	uxtb	r3, r3
 800b65e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b660:	78fb      	ldrb	r3, [r7, #3]
 800b662:	b2db      	uxtb	r3, r3
 800b664:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b668:	b2da      	uxtb	r2, r3
 800b66a:	4b31      	ldr	r3, [pc, #196]	; (800b730 <xPortStartScheduler+0x130>)
 800b66c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b66e:	4b31      	ldr	r3, [pc, #196]	; (800b734 <xPortStartScheduler+0x134>)
 800b670:	2207      	movs	r2, #7
 800b672:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b674:	e009      	b.n	800b68a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800b676:	4b2f      	ldr	r3, [pc, #188]	; (800b734 <xPortStartScheduler+0x134>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	3b01      	subs	r3, #1
 800b67c:	4a2d      	ldr	r2, [pc, #180]	; (800b734 <xPortStartScheduler+0x134>)
 800b67e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b680:	78fb      	ldrb	r3, [r7, #3]
 800b682:	b2db      	uxtb	r3, r3
 800b684:	005b      	lsls	r3, r3, #1
 800b686:	b2db      	uxtb	r3, r3
 800b688:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b68a:	78fb      	ldrb	r3, [r7, #3]
 800b68c:	b2db      	uxtb	r3, r3
 800b68e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b692:	2b80      	cmp	r3, #128	; 0x80
 800b694:	d0ef      	beq.n	800b676 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b696:	4b27      	ldr	r3, [pc, #156]	; (800b734 <xPortStartScheduler+0x134>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	f1c3 0307 	rsb	r3, r3, #7
 800b69e:	2b04      	cmp	r3, #4
 800b6a0:	d00a      	beq.n	800b6b8 <xPortStartScheduler+0xb8>
	__asm volatile
 800b6a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a6:	f383 8811 	msr	BASEPRI, r3
 800b6aa:	f3bf 8f6f 	isb	sy
 800b6ae:	f3bf 8f4f 	dsb	sy
 800b6b2:	60bb      	str	r3, [r7, #8]
}
 800b6b4:	bf00      	nop
 800b6b6:	e7fe      	b.n	800b6b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b6b8:	4b1e      	ldr	r3, [pc, #120]	; (800b734 <xPortStartScheduler+0x134>)
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	021b      	lsls	r3, r3, #8
 800b6be:	4a1d      	ldr	r2, [pc, #116]	; (800b734 <xPortStartScheduler+0x134>)
 800b6c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b6c2:	4b1c      	ldr	r3, [pc, #112]	; (800b734 <xPortStartScheduler+0x134>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b6ca:	4a1a      	ldr	r2, [pc, #104]	; (800b734 <xPortStartScheduler+0x134>)
 800b6cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	b2da      	uxtb	r2, r3
 800b6d2:	697b      	ldr	r3, [r7, #20]
 800b6d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b6d6:	4b18      	ldr	r3, [pc, #96]	; (800b738 <xPortStartScheduler+0x138>)
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4a17      	ldr	r2, [pc, #92]	; (800b738 <xPortStartScheduler+0x138>)
 800b6dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b6e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b6e2:	4b15      	ldr	r3, [pc, #84]	; (800b738 <xPortStartScheduler+0x138>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4a14      	ldr	r2, [pc, #80]	; (800b738 <xPortStartScheduler+0x138>)
 800b6e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b6ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b6ee:	f000 f8dd 	bl	800b8ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b6f2:	4b12      	ldr	r3, [pc, #72]	; (800b73c <xPortStartScheduler+0x13c>)
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b6f8:	f000 f8fc 	bl	800b8f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b6fc:	4b10      	ldr	r3, [pc, #64]	; (800b740 <xPortStartScheduler+0x140>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	4a0f      	ldr	r2, [pc, #60]	; (800b740 <xPortStartScheduler+0x140>)
 800b702:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800b706:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b708:	f7ff ff66 	bl	800b5d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b70c:	f7ff fa9c 	bl	800ac48 <vTaskSwitchContext>
	prvTaskExitError();
 800b710:	f7ff ff20 	bl	800b554 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b714:	2300      	movs	r3, #0
}
 800b716:	4618      	mov	r0, r3
 800b718:	3718      	adds	r7, #24
 800b71a:	46bd      	mov	sp, r7
 800b71c:	bd80      	pop	{r7, pc}
 800b71e:	bf00      	nop
 800b720:	e000ed00 	.word	0xe000ed00
 800b724:	410fc271 	.word	0x410fc271
 800b728:	410fc270 	.word	0x410fc270
 800b72c:	e000e400 	.word	0xe000e400
 800b730:	200074a8 	.word	0x200074a8
 800b734:	200074ac 	.word	0x200074ac
 800b738:	e000ed20 	.word	0xe000ed20
 800b73c:	20000084 	.word	0x20000084
 800b740:	e000ef34 	.word	0xe000ef34

0800b744 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b744:	b480      	push	{r7}
 800b746:	b083      	sub	sp, #12
 800b748:	af00      	add	r7, sp, #0
	__asm volatile
 800b74a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b74e:	f383 8811 	msr	BASEPRI, r3
 800b752:	f3bf 8f6f 	isb	sy
 800b756:	f3bf 8f4f 	dsb	sy
 800b75a:	607b      	str	r3, [r7, #4]
}
 800b75c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b75e:	4b0f      	ldr	r3, [pc, #60]	; (800b79c <vPortEnterCritical+0x58>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	3301      	adds	r3, #1
 800b764:	4a0d      	ldr	r2, [pc, #52]	; (800b79c <vPortEnterCritical+0x58>)
 800b766:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b768:	4b0c      	ldr	r3, [pc, #48]	; (800b79c <vPortEnterCritical+0x58>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	2b01      	cmp	r3, #1
 800b76e:	d10f      	bne.n	800b790 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b770:	4b0b      	ldr	r3, [pc, #44]	; (800b7a0 <vPortEnterCritical+0x5c>)
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	b2db      	uxtb	r3, r3
 800b776:	2b00      	cmp	r3, #0
 800b778:	d00a      	beq.n	800b790 <vPortEnterCritical+0x4c>
	__asm volatile
 800b77a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b77e:	f383 8811 	msr	BASEPRI, r3
 800b782:	f3bf 8f6f 	isb	sy
 800b786:	f3bf 8f4f 	dsb	sy
 800b78a:	603b      	str	r3, [r7, #0]
}
 800b78c:	bf00      	nop
 800b78e:	e7fe      	b.n	800b78e <vPortEnterCritical+0x4a>
	}
}
 800b790:	bf00      	nop
 800b792:	370c      	adds	r7, #12
 800b794:	46bd      	mov	sp, r7
 800b796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b79a:	4770      	bx	lr
 800b79c:	20000084 	.word	0x20000084
 800b7a0:	e000ed04 	.word	0xe000ed04

0800b7a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b083      	sub	sp, #12
 800b7a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b7aa:	4b12      	ldr	r3, [pc, #72]	; (800b7f4 <vPortExitCritical+0x50>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d10a      	bne.n	800b7c8 <vPortExitCritical+0x24>
	__asm volatile
 800b7b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7b6:	f383 8811 	msr	BASEPRI, r3
 800b7ba:	f3bf 8f6f 	isb	sy
 800b7be:	f3bf 8f4f 	dsb	sy
 800b7c2:	607b      	str	r3, [r7, #4]
}
 800b7c4:	bf00      	nop
 800b7c6:	e7fe      	b.n	800b7c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b7c8:	4b0a      	ldr	r3, [pc, #40]	; (800b7f4 <vPortExitCritical+0x50>)
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	3b01      	subs	r3, #1
 800b7ce:	4a09      	ldr	r2, [pc, #36]	; (800b7f4 <vPortExitCritical+0x50>)
 800b7d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b7d2:	4b08      	ldr	r3, [pc, #32]	; (800b7f4 <vPortExitCritical+0x50>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d105      	bne.n	800b7e6 <vPortExitCritical+0x42>
 800b7da:	2300      	movs	r3, #0
 800b7dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	f383 8811 	msr	BASEPRI, r3
}
 800b7e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b7e6:	bf00      	nop
 800b7e8:	370c      	adds	r7, #12
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f0:	4770      	bx	lr
 800b7f2:	bf00      	nop
 800b7f4:	20000084 	.word	0x20000084
	...

0800b800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b800:	f3ef 8009 	mrs	r0, PSP
 800b804:	f3bf 8f6f 	isb	sy
 800b808:	4b15      	ldr	r3, [pc, #84]	; (800b860 <pxCurrentTCBConst>)
 800b80a:	681a      	ldr	r2, [r3, #0]
 800b80c:	f01e 0f10 	tst.w	lr, #16
 800b810:	bf08      	it	eq
 800b812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b81a:	6010      	str	r0, [r2, #0]
 800b81c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b820:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b824:	f380 8811 	msr	BASEPRI, r0
 800b828:	f3bf 8f4f 	dsb	sy
 800b82c:	f3bf 8f6f 	isb	sy
 800b830:	f7ff fa0a 	bl	800ac48 <vTaskSwitchContext>
 800b834:	f04f 0000 	mov.w	r0, #0
 800b838:	f380 8811 	msr	BASEPRI, r0
 800b83c:	bc09      	pop	{r0, r3}
 800b83e:	6819      	ldr	r1, [r3, #0]
 800b840:	6808      	ldr	r0, [r1, #0]
 800b842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b846:	f01e 0f10 	tst.w	lr, #16
 800b84a:	bf08      	it	eq
 800b84c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b850:	f380 8809 	msr	PSP, r0
 800b854:	f3bf 8f6f 	isb	sy
 800b858:	4770      	bx	lr
 800b85a:	bf00      	nop
 800b85c:	f3af 8000 	nop.w

0800b860 <pxCurrentTCBConst>:
 800b860:	20007374 	.word	0x20007374
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b864:	bf00      	nop
 800b866:	bf00      	nop

0800b868 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b082      	sub	sp, #8
 800b86c:	af00      	add	r7, sp, #0
	__asm volatile
 800b86e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b872:	f383 8811 	msr	BASEPRI, r3
 800b876:	f3bf 8f6f 	isb	sy
 800b87a:	f3bf 8f4f 	dsb	sy
 800b87e:	607b      	str	r3, [r7, #4]
}
 800b880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b882:	f7ff f929 	bl	800aad8 <xTaskIncrementTick>
 800b886:	4603      	mov	r3, r0
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d003      	beq.n	800b894 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b88c:	4b06      	ldr	r3, [pc, #24]	; (800b8a8 <SysTick_Handler+0x40>)
 800b88e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b892:	601a      	str	r2, [r3, #0]
 800b894:	2300      	movs	r3, #0
 800b896:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	f383 8811 	msr	BASEPRI, r3
}
 800b89e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b8a0:	bf00      	nop
 800b8a2:	3708      	adds	r7, #8
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}
 800b8a8:	e000ed04 	.word	0xe000ed04

0800b8ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b8ac:	b480      	push	{r7}
 800b8ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b8b0:	4b0b      	ldr	r3, [pc, #44]	; (800b8e0 <vPortSetupTimerInterrupt+0x34>)
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b8b6:	4b0b      	ldr	r3, [pc, #44]	; (800b8e4 <vPortSetupTimerInterrupt+0x38>)
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b8bc:	4b0a      	ldr	r3, [pc, #40]	; (800b8e8 <vPortSetupTimerInterrupt+0x3c>)
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	4a0a      	ldr	r2, [pc, #40]	; (800b8ec <vPortSetupTimerInterrupt+0x40>)
 800b8c2:	fba2 2303 	umull	r2, r3, r2, r3
 800b8c6:	099b      	lsrs	r3, r3, #6
 800b8c8:	4a09      	ldr	r2, [pc, #36]	; (800b8f0 <vPortSetupTimerInterrupt+0x44>)
 800b8ca:	3b01      	subs	r3, #1
 800b8cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b8ce:	4b04      	ldr	r3, [pc, #16]	; (800b8e0 <vPortSetupTimerInterrupt+0x34>)
 800b8d0:	2207      	movs	r2, #7
 800b8d2:	601a      	str	r2, [r3, #0]
}
 800b8d4:	bf00      	nop
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8dc:	4770      	bx	lr
 800b8de:	bf00      	nop
 800b8e0:	e000e010 	.word	0xe000e010
 800b8e4:	e000e018 	.word	0xe000e018
 800b8e8:	20000078 	.word	0x20000078
 800b8ec:	10624dd3 	.word	0x10624dd3
 800b8f0:	e000e014 	.word	0xe000e014

0800b8f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b8f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800b904 <vPortEnableVFP+0x10>
 800b8f8:	6801      	ldr	r1, [r0, #0]
 800b8fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b8fe:	6001      	str	r1, [r0, #0]
 800b900:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b902:	bf00      	nop
 800b904:	e000ed88 	.word	0xe000ed88

0800b908 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b908:	b480      	push	{r7}
 800b90a:	b085      	sub	sp, #20
 800b90c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b90e:	f3ef 8305 	mrs	r3, IPSR
 800b912:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	2b0f      	cmp	r3, #15
 800b918:	d914      	bls.n	800b944 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b91a:	4a17      	ldr	r2, [pc, #92]	; (800b978 <vPortValidateInterruptPriority+0x70>)
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	4413      	add	r3, r2
 800b920:	781b      	ldrb	r3, [r3, #0]
 800b922:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b924:	4b15      	ldr	r3, [pc, #84]	; (800b97c <vPortValidateInterruptPriority+0x74>)
 800b926:	781b      	ldrb	r3, [r3, #0]
 800b928:	7afa      	ldrb	r2, [r7, #11]
 800b92a:	429a      	cmp	r2, r3
 800b92c:	d20a      	bcs.n	800b944 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b92e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b932:	f383 8811 	msr	BASEPRI, r3
 800b936:	f3bf 8f6f 	isb	sy
 800b93a:	f3bf 8f4f 	dsb	sy
 800b93e:	607b      	str	r3, [r7, #4]
}
 800b940:	bf00      	nop
 800b942:	e7fe      	b.n	800b942 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b944:	4b0e      	ldr	r3, [pc, #56]	; (800b980 <vPortValidateInterruptPriority+0x78>)
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b94c:	4b0d      	ldr	r3, [pc, #52]	; (800b984 <vPortValidateInterruptPriority+0x7c>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	429a      	cmp	r2, r3
 800b952:	d90a      	bls.n	800b96a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b954:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b958:	f383 8811 	msr	BASEPRI, r3
 800b95c:	f3bf 8f6f 	isb	sy
 800b960:	f3bf 8f4f 	dsb	sy
 800b964:	603b      	str	r3, [r7, #0]
}
 800b966:	bf00      	nop
 800b968:	e7fe      	b.n	800b968 <vPortValidateInterruptPriority+0x60>
	}
 800b96a:	bf00      	nop
 800b96c:	3714      	adds	r7, #20
 800b96e:	46bd      	mov	sp, r7
 800b970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b974:	4770      	bx	lr
 800b976:	bf00      	nop
 800b978:	e000e3f0 	.word	0xe000e3f0
 800b97c:	200074a8 	.word	0x200074a8
 800b980:	e000ed0c 	.word	0xe000ed0c
 800b984:	200074ac 	.word	0x200074ac

0800b988 <__libc_init_array>:
 800b988:	b570      	push	{r4, r5, r6, lr}
 800b98a:	4d0d      	ldr	r5, [pc, #52]	; (800b9c0 <__libc_init_array+0x38>)
 800b98c:	4c0d      	ldr	r4, [pc, #52]	; (800b9c4 <__libc_init_array+0x3c>)
 800b98e:	1b64      	subs	r4, r4, r5
 800b990:	10a4      	asrs	r4, r4, #2
 800b992:	2600      	movs	r6, #0
 800b994:	42a6      	cmp	r6, r4
 800b996:	d109      	bne.n	800b9ac <__libc_init_array+0x24>
 800b998:	4d0b      	ldr	r5, [pc, #44]	; (800b9c8 <__libc_init_array+0x40>)
 800b99a:	4c0c      	ldr	r4, [pc, #48]	; (800b9cc <__libc_init_array+0x44>)
 800b99c:	f000 f82e 	bl	800b9fc <_init>
 800b9a0:	1b64      	subs	r4, r4, r5
 800b9a2:	10a4      	asrs	r4, r4, #2
 800b9a4:	2600      	movs	r6, #0
 800b9a6:	42a6      	cmp	r6, r4
 800b9a8:	d105      	bne.n	800b9b6 <__libc_init_array+0x2e>
 800b9aa:	bd70      	pop	{r4, r5, r6, pc}
 800b9ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9b0:	4798      	blx	r3
 800b9b2:	3601      	adds	r6, #1
 800b9b4:	e7ee      	b.n	800b994 <__libc_init_array+0xc>
 800b9b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9ba:	4798      	blx	r3
 800b9bc:	3601      	adds	r6, #1
 800b9be:	e7f2      	b.n	800b9a6 <__libc_init_array+0x1e>
 800b9c0:	0800ba98 	.word	0x0800ba98
 800b9c4:	0800ba98 	.word	0x0800ba98
 800b9c8:	0800ba98 	.word	0x0800ba98
 800b9cc:	0800ba9c 	.word	0x0800ba9c

0800b9d0 <memcpy>:
 800b9d0:	440a      	add	r2, r1
 800b9d2:	4291      	cmp	r1, r2
 800b9d4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b9d8:	d100      	bne.n	800b9dc <memcpy+0xc>
 800b9da:	4770      	bx	lr
 800b9dc:	b510      	push	{r4, lr}
 800b9de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9e6:	4291      	cmp	r1, r2
 800b9e8:	d1f9      	bne.n	800b9de <memcpy+0xe>
 800b9ea:	bd10      	pop	{r4, pc}

0800b9ec <memset>:
 800b9ec:	4402      	add	r2, r0
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	4293      	cmp	r3, r2
 800b9f2:	d100      	bne.n	800b9f6 <memset+0xa>
 800b9f4:	4770      	bx	lr
 800b9f6:	f803 1b01 	strb.w	r1, [r3], #1
 800b9fa:	e7f9      	b.n	800b9f0 <memset+0x4>

0800b9fc <_init>:
 800b9fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9fe:	bf00      	nop
 800ba00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba02:	bc08      	pop	{r3}
 800ba04:	469e      	mov	lr, r3
 800ba06:	4770      	bx	lr

0800ba08 <_fini>:
 800ba08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba0a:	bf00      	nop
 800ba0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba0e:	bc08      	pop	{r3}
 800ba10:	469e      	mov	lr, r3
 800ba12:	4770      	bx	lr
