#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2777310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27774a0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2781d30 .functor NOT 1, L_0x27ac2c0, C4<0>, C4<0>, C4<0>;
L_0x27ac050 .functor XOR 1, L_0x27abef0, L_0x27abfb0, C4<0>, C4<0>;
L_0x27ac1b0 .functor XOR 1, L_0x27ac050, L_0x27ac110, C4<0>, C4<0>;
v0x27a8890_0 .net *"_ivl_10", 0 0, L_0x27ac110;  1 drivers
v0x27a8990_0 .net *"_ivl_12", 0 0, L_0x27ac1b0;  1 drivers
v0x27a8a70_0 .net *"_ivl_2", 0 0, L_0x27ab520;  1 drivers
v0x27a8b30_0 .net *"_ivl_4", 0 0, L_0x27abef0;  1 drivers
v0x27a8c10_0 .net *"_ivl_6", 0 0, L_0x27abfb0;  1 drivers
v0x27a8d40_0 .net *"_ivl_8", 0 0, L_0x27ac050;  1 drivers
v0x27a8e20_0 .net "a", 0 0, v0x27a62a0_0;  1 drivers
v0x27a8ec0_0 .net "b", 0 0, v0x27a6340_0;  1 drivers
v0x27a8f60_0 .net "c", 0 0, v0x27a63e0_0;  1 drivers
v0x27a9000_0 .var "clk", 0 0;
v0x27a90a0_0 .net "d", 0 0, v0x27a6550_0;  1 drivers
v0x27a9140_0 .net "out_dut", 0 0, L_0x27abd90;  1 drivers
v0x27a91e0_0 .net "out_ref", 0 0, L_0x27aa1b0;  1 drivers
v0x27a9280_0 .var/2u "stats1", 159 0;
v0x27a9320_0 .var/2u "strobe", 0 0;
v0x27a93c0_0 .net "tb_match", 0 0, L_0x27ac2c0;  1 drivers
v0x27a9480_0 .net "tb_mismatch", 0 0, L_0x2781d30;  1 drivers
v0x27a9650_0 .net "wavedrom_enable", 0 0, v0x27a6640_0;  1 drivers
v0x27a96f0_0 .net "wavedrom_title", 511 0, v0x27a66e0_0;  1 drivers
L_0x27ab520 .concat [ 1 0 0 0], L_0x27aa1b0;
L_0x27abef0 .concat [ 1 0 0 0], L_0x27aa1b0;
L_0x27abfb0 .concat [ 1 0 0 0], L_0x27abd90;
L_0x27ac110 .concat [ 1 0 0 0], L_0x27aa1b0;
L_0x27ac2c0 .cmp/eeq 1, L_0x27ab520, L_0x27ac1b0;
S_0x2777630 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x27774a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2777db0 .functor NOT 1, v0x27a63e0_0, C4<0>, C4<0>, C4<0>;
L_0x27825f0 .functor NOT 1, v0x27a6340_0, C4<0>, C4<0>, C4<0>;
L_0x27a9900 .functor AND 1, L_0x2777db0, L_0x27825f0, C4<1>, C4<1>;
L_0x27a99a0 .functor NOT 1, v0x27a6550_0, C4<0>, C4<0>, C4<0>;
L_0x27a9ad0 .functor NOT 1, v0x27a62a0_0, C4<0>, C4<0>, C4<0>;
L_0x27a9bd0 .functor AND 1, L_0x27a99a0, L_0x27a9ad0, C4<1>, C4<1>;
L_0x27a9cb0 .functor OR 1, L_0x27a9900, L_0x27a9bd0, C4<0>, C4<0>;
L_0x27a9d70 .functor AND 1, v0x27a62a0_0, v0x27a63e0_0, C4<1>, C4<1>;
L_0x27a9e30 .functor AND 1, L_0x27a9d70, v0x27a6550_0, C4<1>, C4<1>;
L_0x27a9ef0 .functor OR 1, L_0x27a9cb0, L_0x27a9e30, C4<0>, C4<0>;
L_0x27aa060 .functor AND 1, v0x27a6340_0, v0x27a63e0_0, C4<1>, C4<1>;
L_0x27aa0d0 .functor AND 1, L_0x27aa060, v0x27a6550_0, C4<1>, C4<1>;
L_0x27aa1b0 .functor OR 1, L_0x27a9ef0, L_0x27aa0d0, C4<0>, C4<0>;
v0x2781fa0_0 .net *"_ivl_0", 0 0, L_0x2777db0;  1 drivers
v0x2782040_0 .net *"_ivl_10", 0 0, L_0x27a9bd0;  1 drivers
v0x27a4a90_0 .net *"_ivl_12", 0 0, L_0x27a9cb0;  1 drivers
v0x27a4b50_0 .net *"_ivl_14", 0 0, L_0x27a9d70;  1 drivers
v0x27a4c30_0 .net *"_ivl_16", 0 0, L_0x27a9e30;  1 drivers
v0x27a4d60_0 .net *"_ivl_18", 0 0, L_0x27a9ef0;  1 drivers
v0x27a4e40_0 .net *"_ivl_2", 0 0, L_0x27825f0;  1 drivers
v0x27a4f20_0 .net *"_ivl_20", 0 0, L_0x27aa060;  1 drivers
v0x27a5000_0 .net *"_ivl_22", 0 0, L_0x27aa0d0;  1 drivers
v0x27a50e0_0 .net *"_ivl_4", 0 0, L_0x27a9900;  1 drivers
v0x27a51c0_0 .net *"_ivl_6", 0 0, L_0x27a99a0;  1 drivers
v0x27a52a0_0 .net *"_ivl_8", 0 0, L_0x27a9ad0;  1 drivers
v0x27a5380_0 .net "a", 0 0, v0x27a62a0_0;  alias, 1 drivers
v0x27a5440_0 .net "b", 0 0, v0x27a6340_0;  alias, 1 drivers
v0x27a5500_0 .net "c", 0 0, v0x27a63e0_0;  alias, 1 drivers
v0x27a55c0_0 .net "d", 0 0, v0x27a6550_0;  alias, 1 drivers
v0x27a5680_0 .net "out", 0 0, L_0x27aa1b0;  alias, 1 drivers
S_0x27a57e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x27774a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27a62a0_0 .var "a", 0 0;
v0x27a6340_0 .var "b", 0 0;
v0x27a63e0_0 .var "c", 0 0;
v0x27a64b0_0 .net "clk", 0 0, v0x27a9000_0;  1 drivers
v0x27a6550_0 .var "d", 0 0;
v0x27a6640_0 .var "wavedrom_enable", 0 0;
v0x27a66e0_0 .var "wavedrom_title", 511 0;
S_0x27a5a80 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x27a57e0;
 .timescale -12 -12;
v0x27a5ce0_0 .var/2s "count", 31 0;
E_0x2772260/0 .event negedge, v0x27a64b0_0;
E_0x2772260/1 .event posedge, v0x27a64b0_0;
E_0x2772260 .event/or E_0x2772260/0, E_0x2772260/1;
E_0x27724b0 .event negedge, v0x27a64b0_0;
E_0x275c9f0 .event posedge, v0x27a64b0_0;
S_0x27a5de0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27a57e0;
 .timescale -12 -12;
v0x27a5fe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27a60c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27a57e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27a6840 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x27774a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27aa310 .functor NOT 1, v0x27a63e0_0, C4<0>, C4<0>, C4<0>;
L_0x27aa380 .functor NOT 1, v0x27a6550_0, C4<0>, C4<0>, C4<0>;
L_0x27aa410 .functor AND 1, L_0x27aa310, L_0x27aa380, C4<1>, C4<1>;
L_0x27aa520 .functor NOT 1, v0x27a63e0_0, C4<0>, C4<0>, C4<0>;
L_0x27aa6d0 .functor NOT 1, v0x27a6340_0, C4<0>, C4<0>, C4<0>;
L_0x27aa740 .functor AND 1, L_0x27aa520, L_0x27aa6d0, C4<1>, C4<1>;
L_0x27aa890 .functor AND 1, L_0x27aa740, v0x27a6550_0, C4<1>, C4<1>;
L_0x27aaa60 .functor OR 1, L_0x27aa410, L_0x27aa890, C4<0>, C4<0>;
L_0x27aabc0 .functor NOT 1, v0x27a62a0_0, C4<0>, C4<0>, C4<0>;
L_0x27aac30 .functor NOT 1, v0x27a6340_0, C4<0>, C4<0>, C4<0>;
L_0x27aad00 .functor AND 1, L_0x27aabc0, L_0x27aac30, C4<1>, C4<1>;
L_0x27aadc0 .functor AND 1, L_0x27aad00, v0x27a6550_0, C4<1>, C4<1>;
L_0x27aaef0 .functor OR 1, L_0x27aaa60, L_0x27aadc0, C4<0>, C4<0>;
L_0x27ab000 .functor NOT 1, v0x27a62a0_0, C4<0>, C4<0>, C4<0>;
L_0x27aae80 .functor AND 1, L_0x27ab000, v0x27a63e0_0, C4<1>, C4<1>;
L_0x27ab140 .functor AND 1, L_0x27aae80, v0x27a6550_0, C4<1>, C4<1>;
L_0x27ab290 .functor OR 1, L_0x27aaef0, L_0x27ab140, C4<0>, C4<0>;
L_0x27ab3a0 .functor NOT 1, v0x27a6340_0, C4<0>, C4<0>, C4<0>;
L_0x27ab5c0 .functor AND 1, v0x27a62a0_0, L_0x27ab3a0, C4<1>, C4<1>;
L_0x27ab790 .functor AND 1, L_0x27ab5c0, v0x27a63e0_0, C4<1>, C4<1>;
L_0x27ab900 .functor OR 1, L_0x27ab290, L_0x27ab790, C4<0>, C4<0>;
L_0x27aba10 .functor AND 1, v0x27a62a0_0, v0x27a6340_0, C4<1>, C4<1>;
L_0x27abb40 .functor NOT 1, v0x27a6550_0, C4<0>, C4<0>, C4<0>;
L_0x27abbb0 .functor AND 1, L_0x27aba10, L_0x27abb40, C4<1>, C4<1>;
L_0x27abd90 .functor OR 1, L_0x27ab900, L_0x27abbb0, C4<0>, C4<0>;
v0x27a6b30_0 .net *"_ivl_0", 0 0, L_0x27aa310;  1 drivers
v0x27a6c10_0 .net *"_ivl_10", 0 0, L_0x27aa740;  1 drivers
v0x27a6cf0_0 .net *"_ivl_12", 0 0, L_0x27aa890;  1 drivers
v0x27a6de0_0 .net *"_ivl_14", 0 0, L_0x27aaa60;  1 drivers
v0x27a6ec0_0 .net *"_ivl_16", 0 0, L_0x27aabc0;  1 drivers
v0x27a6ff0_0 .net *"_ivl_18", 0 0, L_0x27aac30;  1 drivers
v0x27a70d0_0 .net *"_ivl_2", 0 0, L_0x27aa380;  1 drivers
v0x27a71b0_0 .net *"_ivl_20", 0 0, L_0x27aad00;  1 drivers
v0x27a7290_0 .net *"_ivl_22", 0 0, L_0x27aadc0;  1 drivers
v0x27a7370_0 .net *"_ivl_24", 0 0, L_0x27aaef0;  1 drivers
v0x27a7450_0 .net *"_ivl_26", 0 0, L_0x27ab000;  1 drivers
v0x27a7530_0 .net *"_ivl_28", 0 0, L_0x27aae80;  1 drivers
v0x27a7610_0 .net *"_ivl_30", 0 0, L_0x27ab140;  1 drivers
v0x27a76f0_0 .net *"_ivl_32", 0 0, L_0x27ab290;  1 drivers
v0x27a77d0_0 .net *"_ivl_34", 0 0, L_0x27ab3a0;  1 drivers
v0x27a78b0_0 .net *"_ivl_36", 0 0, L_0x27ab5c0;  1 drivers
v0x27a7990_0 .net *"_ivl_38", 0 0, L_0x27ab790;  1 drivers
v0x27a7b80_0 .net *"_ivl_4", 0 0, L_0x27aa410;  1 drivers
v0x27a7c60_0 .net *"_ivl_40", 0 0, L_0x27ab900;  1 drivers
v0x27a7d40_0 .net *"_ivl_42", 0 0, L_0x27aba10;  1 drivers
v0x27a7e20_0 .net *"_ivl_44", 0 0, L_0x27abb40;  1 drivers
v0x27a7f00_0 .net *"_ivl_46", 0 0, L_0x27abbb0;  1 drivers
v0x27a7fe0_0 .net *"_ivl_6", 0 0, L_0x27aa520;  1 drivers
v0x27a80c0_0 .net *"_ivl_8", 0 0, L_0x27aa6d0;  1 drivers
v0x27a81a0_0 .net "a", 0 0, v0x27a62a0_0;  alias, 1 drivers
v0x27a8240_0 .net "b", 0 0, v0x27a6340_0;  alias, 1 drivers
v0x27a8330_0 .net "c", 0 0, v0x27a63e0_0;  alias, 1 drivers
v0x27a8420_0 .net "d", 0 0, v0x27a6550_0;  alias, 1 drivers
v0x27a8510_0 .net "out", 0 0, L_0x27abd90;  alias, 1 drivers
S_0x27a8670 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x27774a0;
 .timescale -12 -12;
E_0x2772000 .event anyedge, v0x27a9320_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27a9320_0;
    %nor/r;
    %assign/vec4 v0x27a9320_0, 0;
    %wait E_0x2772000;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27a57e0;
T_3 ;
    %fork t_1, S_0x27a5a80;
    %jmp t_0;
    .scope S_0x27a5a80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a5ce0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27a6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a63e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a6340_0, 0;
    %assign/vec4 v0x27a62a0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x275c9f0;
    %load/vec4 v0x27a5ce0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x27a5ce0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27a6550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a63e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a6340_0, 0;
    %assign/vec4 v0x27a62a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x27724b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27a60c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2772260;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27a62a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a6340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a63e0_0, 0;
    %assign/vec4 v0x27a6550_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x27a57e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x27774a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a9000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a9320_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27774a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27a9000_0;
    %inv;
    %store/vec4 v0x27a9000_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27774a0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27a64b0_0, v0x27a9480_0, v0x27a8e20_0, v0x27a8ec0_0, v0x27a8f60_0, v0x27a90a0_0, v0x27a91e0_0, v0x27a9140_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27774a0;
T_7 ;
    %load/vec4 v0x27a9280_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27a9280_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27a9280_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27a9280_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a9280_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27a9280_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a9280_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27774a0;
T_8 ;
    %wait E_0x2772260;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a9280_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a9280_0, 4, 32;
    %load/vec4 v0x27a93c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27a9280_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a9280_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a9280_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a9280_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27a91e0_0;
    %load/vec4 v0x27a91e0_0;
    %load/vec4 v0x27a9140_0;
    %xor;
    %load/vec4 v0x27a91e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27a9280_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a9280_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27a9280_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a9280_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/kmap2/iter1/response4/top_module.sv";
