git clone --depth 1 --no-tags https://github.com/Sushma-Soni/system_verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743483483
git clone --depth 1 --no-tags https://github.com/Gorruy/deserializer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739262862
git clone --depth 1 --no-tags https://github.com/gvillanovanm/svlog-adder-amba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745513199
git clone --depth 1 --no-tags https://github.com/Gorruy/bit_population_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743605424
git clone --depth 1 --no-tags https://github.com/BLANK-1908/ECE593_Pre_Silicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747996744
git clone --depth 1 --no-tags https://github.com/ashiaotw/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740213802
git clone --depth 1 --no-tags https://github.com/GaalElbaz/PulseEveryThirdClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740888331
git clone --depth 1 --no-tags https://github.com/RakshithaRShettigar/AXI_Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740794466
git clone --depth 1 --no-tags https://github.com/oceanchad/HDLBits_Luca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738601601
git clone --depth 1 --no-tags https://github.com/SammyK12345/Viterbi-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738364301
git clone --depth 1 --no-tags https://github.com/bzkarim250/A-single-cycle-MIPS-processor-in-system-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738610876
git clone --depth 1 --no-tags https://github.com/bonane123/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738672080
git clone --depth 1 --no-tags https://github.com/Lucalini/CPE233FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738756226
git clone --depth 1 --no-tags https://github.com/kmatelski3/pipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738796675
git clone --depth 1 --no-tags https://github.com/sebastianhorvath/qick_atomic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734497540
git clone --depth 1 --no-tags https://github.com/JellyCo9064/Intro-to-Digital-Design_CSE369.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739193694
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/Microchip_SPI_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742868999
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Asynchronous_Reset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736858404
git clone --depth 1 --no-tags https://github.com/Platun0v/game_of_life_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732906682
git clone --depth 1 --no-tags https://github.com/ani171/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737006990
git clone --depth 1 --no-tags https://github.com/Naderatef10/UVM_of_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737776392
git clone --depth 1 --no-tags https://github.com/NoorUlEmaan/RISCV-3Stage-Pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737355812
git clone --depth 1 --no-tags https://github.com/aamirbutt011/CA_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737359954
git clone --depth 1 --no-tags https://github.com/suma-dv/And_gate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744428877
git clone --depth 1 --no-tags https://github.com/zierenclark/TrafficLight_Simulated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740735665
git clone --depth 1 --no-tags https://github.com/echacont/vnsynth-dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739519129
git clone --depth 1 --no-tags https://github.com/jmsf3/IF674-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745718253
git clone --depth 1 --no-tags https://github.com/MorZao/luzao.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741294999
git clone --depth 1 --no-tags https://github.com/lucahhot/CE387-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739096386
git clone --depth 1 --no-tags https://github.com/RaghavaBathula/Asynchronous-FIFO_PreSi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748417948
git clone --depth 1 --no-tags https://github.com/CSCE-689-SP24/lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737090623
git clone --depth 1 --no-tags https://github.com/vishalvp123/Clock-time-period-checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733363966
git clone --depth 1 --no-tags https://github.com/SammyK12345/Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733651636
git clone --depth 1 --no-tags https://github.com/FraserJordan1/Invaders-of-Space.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733679518
git clone --depth 1 --no-tags https://github.com/deboradls/circuitos.sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735391018
git clone --depth 1 --no-tags https://github.com/verdant-crocodile/sapr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734196891
git clone --depth 1 --no-tags https://github.com/KsuPtash/-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736384186
git clone --depth 1 --no-tags https://github.com/m-haris-n/3-Stage-Pipelined-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737273508
git clone --depth 1 --no-tags https://github.com/OkraGrey/5-Staged-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737328259
git clone --depth 1 --no-tags https://github.com/abhaytiwari10/ps2-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734472770
git clone --depth 1 --no-tags https://github.com/DOKurilova/laba2SAPR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734083022
git clone --depth 1 --no-tags https://github.com/kanuar/FFVDD_SEM5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733792850
git clone --depth 1 --no-tags https://github.com/despotovis/Project-Image-Rotation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734639697
git clone --depth 1 --no-tags https://github.com/crispy245/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738142043
git clone --depth 1 --no-tags https://github.com/HITESHKAHIR/Simple-Adder-verification-using-System-Verilog-and-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738863939
git clone --depth 1 --no-tags https://github.com/EmeraldMerchant/fpga_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738475377
git clone --depth 1 --no-tags https://github.com/AravindK25/Router_1x3-RTL_Design_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740449515
git clone --depth 1 --no-tags https://github.com/quratulaincodes/RISC-V-3-Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737295978
git clone --depth 1 --no-tags https://github.com/nehawaghmore/Layered-Testbench-For-JK-Flipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741527355
git clone --depth 1 --no-tags https://github.com/rishii2098/-Verification-of-I2C-Inter-Integrated-Circuit-Communication-protocol-using-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741698078
git clone --depth 1 --no-tags https://github.com/JJcompE/Six_Instruction_Programmable_Processor_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739942387
git clone --depth 1 --no-tags https://github.com/natelannan-osu/dldLab2_Spring24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743839087
git clone --depth 1 --no-tags https://github.com/shaolab1/Distributed-Coincidence-Processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/739511476
git clone --depth 1 --no-tags https://github.com/bwnace/bwnace-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743775678
git clone --depth 1 --no-tags https://github.com/HJARDINE625/https-github.com-byu-ecen323-winter2024-323-labs-HJARDINE625.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744316148
git clone --depth 1 --no-tags https://github.com/nikul09/Byte-addressable-single-port-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745468002
git clone --depth 1 --no-tags https://github.com/FaisalShahkar/32bit_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746560497
git clone --depth 1 --no-tags https://github.com/GaalElbaz/tFlopTwoBitCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743080175
git clone --depth 1 --no-tags https://github.com/badudum/RISC-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735239685
git clone --depth 1 --no-tags https://github.com/AYYAZmayo/SystemVerilog_Verification_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736621319
git clone --depth 1 --no-tags https://github.com/sieuvippro123/uvm_base_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747985725
git clone --depth 1 --no-tags https://github.com/hyun-woo-oh/DL-Sort-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745872109
git clone --depth 1 --no-tags https://github.com/LiamSnow/ECE3829-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748311455
git clone --depth 1 --no-tags https://github.com/Vietngo2748/RICS-V-simple-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743410482
git clone --depth 1 --no-tags https://github.com/r06942072/study_sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/742226787
git clone --depth 1 --no-tags https://github.com/timingwalker/sophon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736162315
git clone --depth 1 --no-tags https://github.com/sakhan-1111/IEEE754-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/733702023
git clone --depth 1 --no-tags https://github.com/ksx2/verilogTask1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734255867
git clone --depth 1 --no-tags https://github.com/Raghubabu7993/constraints.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734223033
git clone --depth 1 --no-tags https://github.com/balaji-vbr/Verification-of-AXI4-Lite-Bus-Protocol-using-System-Verilog-Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734127901
git clone --depth 1 --no-tags https://github.com/panavio/Verilog-and-RISC-V-Assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/743047447
git clone --depth 1 --no-tags https://github.com/VirusCollector/Mips-Pipeline50.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744082081
git clone --depth 1 --no-tags https://github.com/anil-yesil/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741919267
git clone --depth 1 --no-tags https://github.com/GaalElbaz/countToThree.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741458162
git clone --depth 1 --no-tags https://github.com/nehawaghmore/Layered-Testbench-for-Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741498214
git clone --depth 1 --no-tags https://github.com/rishabh4749/DFF_Asynchronous_Reset_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736895668
git clone --depth 1 --no-tags https://github.com/WilliamLi97/hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741112551
git clone --depth 1 --no-tags https://github.com/RohiniNatarajan/git_sample2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/744997159
git clone --depth 1 --no-tags https://github.com/atfox272/SPI_peripheral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738916061
git clone --depth 1 --no-tags https://github.com/ckf104/rvv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740067485
git clone --depth 1 --no-tags https://github.com/nick-pilgrim/Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/734857527
git clone --depth 1 --no-tags https://github.com/yourealfun/apb_demux_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735673586
git clone --depth 1 --no-tags https://github.com/kmjstr35/bullsAndCows.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735811850
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/ALU-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732554068
git clone --depth 1 --no-tags https://github.com/monistode/ISA_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735050468
git clone --depth 1 --no-tags https://github.com/zheleznovkiril/DZ_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736335210
git clone --depth 1 --no-tags https://github.com/jfu4/CPEN-211-Reduced-Instruction-Set-Computer-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/736446168
git clone --depth 1 --no-tags https://github.com/kburp/comparc-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/738421632
git clone --depth 1 --no-tags https://github.com/vakeesank99/axis_sum_on_7_segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/737339158
git clone --depth 1 --no-tags https://github.com/MoritMorit/jikken_yon-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/735549924
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/Design-of-Round-Robin-Arbiter-in-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/740392882
git clone --depth 1 --no-tags https://github.com/GaalElbaz/mux2-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/741120456
git clone --depth 1 --no-tags https://github.com/ArcaneWizard/CSE_371_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/746967330
git clone --depth 1 --no-tags https://github.com/Smruti-2001/Design-and-verify-UART-Protocol-using-Verilog-and-System-Verilog-respectively.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748172811
git clone --depth 1 --no-tags https://github.com/orszoooo/RISCVcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748343260
git clone --depth 1 --no-tags https://github.com/kxtieb/Lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/747916212
git clone --depth 1 --no-tags https://github.com/epfl-vlsc/parendi-paperspace-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/745125078
