
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.50+56 (git sha1 176131b50, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `fxp_sqrt_top_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../fxp_sqrt_top_wrapper.v
Parsing Verilog input from `../../../fxp_sqrt_top_wrapper.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top_wrapper'.
Warning: Replacing memory \vectOut with list of registers. See ../../../fxp_sqrt_top_wrapper.v:60
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v
Parsing SystemVerilog input from `../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v
Parsing SystemVerilog input from `../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v
Parsing SystemVerilog input from `../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v' to AST representation.
Generating RTLIL representation for module `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1'.
Successfully finished Verilog frontend.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init

5.2. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init
Removed 0 unused modules.

6. Executing SYNTH_GOWIN pass.

6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER4_MEM'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES4_MEM'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\DQS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\EMCU'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v' to AST representation.
Generating RTLIL representation for module `\MUX2_MUX8'.
Generating RTLIL representation for module `\MUX2_MUX16'.
Generating RTLIL representation for module `\MUX2_MUX32'.
Generating RTLIL representation for module `\MUX4'.
Generating RTLIL representation for module `\MUX8'.
Generating RTLIL representation for module `\MUX16'.
Generating RTLIL representation for module `\MUX32'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\DL'.
Generating RTLIL representation for module `\DLE'.
Generating RTLIL representation for module `\DLC'.
Generating RTLIL representation for module `\DLCE'.
Generating RTLIL representation for module `\DLP'.
Generating RTLIL representation for module `\DLPE'.
Generating RTLIL representation for module `\DLN'.
Generating RTLIL representation for module `\DLNE'.
Generating RTLIL representation for module `\DLNC'.
Generating RTLIL representation for module `\DLNCE'.
Generating RTLIL representation for module `\DLNP'.
Generating RTLIL representation for module `\DLNPE'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\rSDP'.
Generating RTLIL representation for module `\rSDPX9'.
Generating RTLIL representation for module `\rROM'.
Generating RTLIL representation for module `\rROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\ELVDS_IBUF_MIPI'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\TLVDS_OEN_BK'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLL'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DCC'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Generating RTLIL representation for module `\I3C'.
Generating RTLIL representation for module `\IODELAYA'.
Generating RTLIL representation for module `\IODELAYC'.
Generating RTLIL representation for module `\SPMI'.
Generating RTLIL representation for module `\IODELAYB'.
Generating RTLIL representation for module `\PLLO'.
Generating RTLIL representation for module `\DCCG'.
Generating RTLIL representation for module `\FLASH96KA'.
Generating RTLIL representation for module `\MIPI_DPHY_RX'.
Generating RTLIL representation for module `\CLKDIVG'.
Generating RTLIL representation for module `\PWRGRD'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.3.1. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init

6.3.2. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Used module:     \fxp_sqrt_top
Used module:         \fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1
Used module:             \fxp_sqrt_top_flow_control_loop_pipe_sequential_init
Removed 0 unused modules.

6.4. Executing PROC pass (convert processes to netlists).

6.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$450'.
Cleaned up 1 empty switch.

6.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510 in module RAM16S4.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$474 in module RAM16S2.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$455 in module RAM16S1.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$446 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$444 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$442 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$440 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$438 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$436 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$434 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$432 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$426 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$424 in module DFFC.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$422 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$420 in module DFFP.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$418 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$416 in module DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$414 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$412 in module DFFS.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:290$206 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:282$198 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:274$190 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:266$182 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:258$176 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:250$170 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:242$166 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:234$160 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:226$154 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:218$146 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:201$136 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:182$130 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:172$124 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:162$118 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:152$112 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:142$107 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:130$99 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:122$97 in module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$90 in module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$86 in module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$81 in module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Marked 3 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:178$67 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:170$65 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:162$61 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:154$59 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:144$57 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:136$55 in module fxp_sqrt_top.
Marked 2 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:100$35 in module fxp_sqrt_top.
Marked 1 switch rules as full_case in process $proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:92$33 in module fxp_sqrt_top.
Removed 1 dead cases from process $proc$../../../fxp_sqrt_top_wrapper.v:49$6 in module fxp_sqrt_top_wrapper.
Marked 3 switch rules as full_case in process $proc$../../../fxp_sqrt_top_wrapper.v:49$6 in module fxp_sqrt_top_wrapper.
Removed a total of 1 dead cases.

6.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 10 redundant assignments.
Promoted 91 assignments to connections.

6.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$555'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
  Set init value: \mem2 = 16'0000000000000000
  Set init value: \mem3 = 16'0000000000000000
Found init rule in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$497'.
  Set init value: \mem0 = 16'0000000000000000
  Set init value: \mem1 = 16'0000000000000000
Found init rule in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$467'.
  Set init value: \mem = 16'0000000000000000
Found init rule in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$447'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$445'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$443'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$441'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$439'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$437'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$435'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$433'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$431'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$429'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$427'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$425'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$423'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$421'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$419'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$417'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$415'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$413'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$411'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$409'.
  Set init value: \Q = 1'0
Found init rule in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:0$224'.
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \i1_fu_60 = 4'0000
  Set init value: \s_12_fu_64 = 13'0000000000000
  Set init value: \q_star4_fu_68 = 11'00000000000
  Set init value: \q6_fu_72 = 11'00000000000
  Set init value: \ap_done_reg = 1'0
Found init rule in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:0$96'.
  Set init value: \ap_loop_init_int = 1'1
  Set init value: \ap_done_cache = 1'0
Found init rule in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:0$80'.
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg = 1'0

6.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$446'.
Found async reset \CLEAR in `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$444'.
Found async reset \PRESET in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$442'.
Found async reset \PRESET in `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$440'.
Found async reset \CLEAR in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$426'.
Found async reset \CLEAR in `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$424'.
Found async reset \PRESET in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$422'.
Found async reset \PRESET in `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$420'.

6.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~79 debug messages>

6.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$555'.
Creating decoders for process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
     1/8: $1$lookahead\mem3$509[15:0]$526
     2/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$501[3:0]$522
     3/8: $1$lookahead\mem2$508[15:0]$525
     4/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$500[3:0]$521
     5/8: $1$lookahead\mem1$507[15:0]$524
     6/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$499[3:0]$520
     7/8: $1$lookahead\mem0$506[15:0]$523
     8/8: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$498[3:0]$519
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$497'.
Creating decoders for process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$474'.
     1/4: $1$lookahead\mem1$473[15:0]$482
     2/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$469[3:0]$480
     3/4: $1$lookahead\mem0$472[15:0]$481
     4/4: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$468[3:0]$479
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$467'.
Creating decoders for process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$455'.
     1/2: $1$lookahead\mem$454[15:0]$459
     2/2: $1$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$452[3:0]$458
Creating decoders for process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$450'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$447'.
Creating decoders for process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$446'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$445'.
Creating decoders for process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$444'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$443'.
Creating decoders for process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$442'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$441'.
Creating decoders for process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$440'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$439'.
Creating decoders for process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$438'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$437'.
Creating decoders for process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$436'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$435'.
Creating decoders for process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$434'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$433'.
Creating decoders for process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$432'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$431'.
Creating decoders for process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$430'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$429'.
Creating decoders for process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$428'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$427'.
Creating decoders for process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$426'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$425'.
Creating decoders for process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$424'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$423'.
Creating decoders for process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$422'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$421'.
Creating decoders for process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$420'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$419'.
Creating decoders for process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$418'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$417'.
Creating decoders for process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$416'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$415'.
Creating decoders for process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$414'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$413'.
Creating decoders for process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$412'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$411'.
Creating decoders for process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$410'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$409'.
Creating decoders for process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$408'.
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:0$224'.
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:365$223'.
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:290$206'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:282$198'.
     1/1: $1\s_4_out_ap_vld[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:274$190'.
     1/1: $1\q_1_out_ap_vld[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:266$182'.
     1/1: $1\p_v_out_ap_vld[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:258$176'.
     1/1: $1\ap_sig_allocacmp_i1_load[3:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:250$170'.
     1/1: $1\ap_ready_int[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:242$166'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:234$160'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:226$154'.
     1/1: $1\ap_done_int[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:218$146'.
     1/1: $1\ap_condition_exit_pp0_iter0_stage0[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:211$142'.
     1/2: $0\icmp_ln106_reg_310[0:0]
     2/2: $0\sub_ln108_reg_305[3:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:201$136'.
     1/1: $0\s_12_fu_64[12:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:182$130'.
     1/10: $0\q_star4_fu_68[10:1] [9]
     2/10: $0\q_star4_fu_68[10:1] [7]
     3/10: $0\q_star4_fu_68[10:1] [6]
     4/10: $0\q_star4_fu_68[10:1] [5]
     5/10: $0\q_star4_fu_68[10:1] [4]
     6/10: $0\q_star4_fu_68[10:1] [3]
     7/10: $0\q_star4_fu_68[10:1] [2]
     8/10: $0\q_star4_fu_68[10:1] [1]
     9/10: $0\q_star4_fu_68[10:1] [0]
    10/10: $0\q_star4_fu_68[10:1] [8]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:172$124'.
     1/1: $0\q6_fu_72[10:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:162$118'.
     1/1: $0\i1_fu_60[3:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:152$112'.
     1/1: $0\ap_loop_exit_ready_pp0_iter1_reg[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:142$107'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:130$99'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:122$97'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:0$96'.
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$90'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$86'.
     1/1: $0\ap_done_cache[0:0]
Creating decoders for process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$81'.
     1/1: $0\ap_loop_init_int[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:0$80'.
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:178$67'.
     1/3: $3\ap_NS_fsm[2:0]
     2/3: $2\ap_NS_fsm[2:0]
     3/3: $1\ap_NS_fsm[2:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:170$65'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:162$61'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:154$59'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:144$57'.
     1/1: $1\ap_ST_fsm_state2_blk[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:136$55'.
     1/1: $1\ap_ST_fsm_state1_blk[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:130$53'.
     1/1: $0\s_reg_156[10:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:124$49'.
     1/1: $0\s_4_loc_fu_50[12:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:118$45'.
     1/1: $0\q_1_loc_fu_42[10:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:112$41'.
     1/1: $0\p_v_loc_fu_46[9:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:100$35'.
     1/1: $0\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg[0:0]
Creating decoders for process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:92$33'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
     1/24: $3$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:69$1_DATA[7:0]$32
     2/24: $0\vectOut[1][4:0] [4]
     3/24: $0\vectOut[1][4:0] [3]
     4/24: $0\vectOut[1][4:0] [2]
     5/24: $0\vectOut[1][4:0] [1:0]
     6/24: $2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_DATA[7:0]$30
     7/24: $2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_ADDR[2:0]$29
     8/24: $2$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:69$1_DATA[7:0]$28
     9/24: $2$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:69$1_ADDR[0:0]$27
    10/24: $0\in_val[11:0] [11:4]
    11/24: $0\in_val[11:0] [3:0]
    12/24: $1$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:54$3[7:0]$18
    13/24: $1$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:53$2[7:0]$17
    14/24: $1$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$22
    15/24: $1$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_DATA[7:0]$21
    16/24: $1$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_ADDR[2:0]$20
    17/24: $1$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:69$1_DATA[7:0]$16
    18/24: $1$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:69$1_ADDR[0:0]$15
    19/24: $2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$31
    20/24: $0\vectOut[0][7:0]
    21/24: $1$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:55$4[7:0]$19
    22/24: $0\ap_start[0:0]
    23/24: $0\ap_rst[0:0]
    24/24: $0\Dout_emu[7:0]

6.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_NS_fsm' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:290$206'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\s_4_out_ap_vld' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:282$198'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\q_1_out_ap_vld' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:274$190'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\p_v_out_ap_vld' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:266$182'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_sig_allocacmp_i1_load' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:258$176'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_ready_int' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:250$170'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_idle_pp0' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:242$166'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_idle' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:234$160'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_done_int' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:226$154'.
No latch inferred for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_condition_exit_pp0_iter0_stage0' from process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:218$146'.
No latch inferred for signal `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.\ap_done' from process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$90'.
No latch inferred for signal `\fxp_sqrt_top.\ap_NS_fsm' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:178$67'.
No latch inferred for signal `\fxp_sqrt_top.\ap_ready' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:170$65'.
No latch inferred for signal `\fxp_sqrt_top.\ap_idle' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:162$61'.
No latch inferred for signal `\fxp_sqrt_top.\ap_done' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:154$59'.
No latch inferred for signal `\fxp_sqrt_top.\ap_ST_fsm_state2_blk' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:144$57'.
No latch inferred for signal `\fxp_sqrt_top.\ap_ST_fsm_state1_blk' from process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:136$55'.

6.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\RAM16S4.\mem0' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$981' with positive edge clock.
Creating register for signal `\RAM16S4.\mem1' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$982' with positive edge clock.
Creating register for signal `\RAM16S4.\mem2' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$983' with positive edge clock.
Creating register for signal `\RAM16S4.\mem3' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$984' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1128$498' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$985' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1129$499' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$986' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1130$500' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$987' with positive edge clock.
Creating register for signal `\RAM16S4.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1131$501' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$988' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem0$506' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$989' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem1$507' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$990' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem2$508' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$991' with positive edge clock.
Creating register for signal `\RAM16S4.$lookahead\mem3$509' using process `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
  created $dff cell `$procdff$992' with positive edge clock.
Creating register for signal `\RAM16S2.\mem0' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$474'.
  created $dff cell `$procdff$993' with positive edge clock.
Creating register for signal `\RAM16S2.\mem1' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$474'.
  created $dff cell `$procdff$994' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1083$468' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$474'.
  created $dff cell `$procdff$995' with positive edge clock.
Creating register for signal `\RAM16S2.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1084$469' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$474'.
  created $dff cell `$procdff$996' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem0$472' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$474'.
  created $dff cell `$procdff$997' with positive edge clock.
Creating register for signal `\RAM16S2.$lookahead\mem1$473' using process `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$474'.
  created $dff cell `$procdff$998' with positive edge clock.
Creating register for signal `\RAM16S1.\mem' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$455'.
  created $dff cell `$procdff$999' with positive edge clock.
Creating register for signal `\RAM16S1.$bitselwrite$pos$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1045$452' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$455'.
  created $dff cell `$procdff$1000' with positive edge clock.
Creating register for signal `\RAM16S1.$lookahead\mem$454' using process `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$455'.
  created $dff cell `$procdff$1001' with positive edge clock.
Creating register for signal `\ALU.\C' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$450'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$450'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$446'.
  created $adff cell `$procdff$1004' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$444'.
  created $adff cell `$procdff$1007' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$442'.
  created $adff cell `$procdff$1010' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$440'.
  created $adff cell `$procdff$1013' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$438'.
  created $dff cell `$procdff$1014' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$436'.
  created $dff cell `$procdff$1015' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$434'.
  created $dff cell `$procdff$1016' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$432'.
  created $dff cell `$procdff$1017' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$430'.
  created $dff cell `$procdff$1018' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$428'.
  created $dff cell `$procdff$1019' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$426'.
  created $adff cell `$procdff$1022' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$424'.
  created $adff cell `$procdff$1025' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$422'.
  created $adff cell `$procdff$1028' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$420'.
  created $adff cell `$procdff$1031' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$418'.
  created $dff cell `$procdff$1032' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$416'.
  created $dff cell `$procdff$1033' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$414'.
  created $dff cell `$procdff$1034' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$412'.
  created $dff cell `$procdff$1035' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$410'.
  created $dff cell `$procdff$1036' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$408'.
  created $dff cell `$procdff$1037' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\q_star4_fu_68 [0]' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:365$223'.
  created $dff cell `$procdff$1038' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\sub_ln108_reg_305' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:211$142'.
  created $dff cell `$procdff$1039' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\icmp_ln106_reg_310' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:211$142'.
  created $dff cell `$procdff$1040' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\s_12_fu_64' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:201$136'.
  created $dff cell `$procdff$1041' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\q_star4_fu_68 [10:1]' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:182$130'.
  created $dff cell `$procdff$1042' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\q6_fu_72' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:172$124'.
  created $dff cell `$procdff$1043' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\i1_fu_60' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:162$118'.
  created $dff cell `$procdff$1044' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_loop_exit_ready_pp0_iter1_reg' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:152$112'.
  created $dff cell `$procdff$1045' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_enable_reg_pp0_iter1' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:142$107'.
  created $dff cell `$procdff$1046' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_done_reg' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:130$99'.
  created $dff cell `$procdff$1047' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.\ap_CS_fsm' using process `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:122$97'.
  created $dff cell `$procdff$1048' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.\ap_done_cache' using process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$86'.
  created $dff cell `$procdff$1049' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.\ap_loop_init_int' using process `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$81'.
  created $dff cell `$procdff$1050' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\s_reg_156' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:130$53'.
  created $dff cell `$procdff$1051' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\s_4_loc_fu_50' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:124$49'.
  created $dff cell `$procdff$1052' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\q_1_loc_fu_42' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:118$45'.
  created $dff cell `$procdff$1053' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\p_v_loc_fu_46' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:112$41'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:100$35'.
  created $dff cell `$procdff$1055' with positive edge clock.
Creating register for signal `\fxp_sqrt_top.\ap_CS_fsm' using process `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:92$33'.
  created $dff cell `$procdff$1056' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\Dout_emu' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1057' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\ap_rst' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1058' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\ap_start' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1059' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\in_val' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1060' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\vectOut[0]' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1061' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.\vectOut[1] [4:0]' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1062' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:69$1_ADDR' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1063' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:69$1_DATA' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1064' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:53$2' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1065' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:54$3' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1066' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$mem2bits$\stimIn$../../../fxp_sqrt_top_wrapper.v:55$4' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1067' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_ADDR' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_DATA' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1069' with positive edge clock.
Creating register for signal `\fxp_sqrt_top_wrapper.$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN' using process `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
  created $dff cell `$procdff$1070' with positive edge clock.

6.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$555'.
Found and cleaned up 1 empty switch in `\RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
Removing empty process `RAM16S4.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1126$510'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$497'.
Found and cleaned up 1 empty switch in `\RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$474'.
Removing empty process `RAM16S2.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1081$474'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$467'.
Found and cleaned up 1 empty switch in `\RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$455'.
Removing empty process `RAM16S1.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:1043$455'.
Removing empty process `ALU.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$450'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$447'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$446'.
Removing empty process `DFFNCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:535$446'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$445'.
Removing empty process `DFFNC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:515$444'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$443'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$442'.
Removing empty process `DFFNPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:496$442'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$441'.
Removing empty process `DFFNP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:476$440'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$439'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$438'.
Removing empty process `DFFNRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:457$438'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$437'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$436'.
Removing empty process `DFFNR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:437$436'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$435'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$434'.
Removing empty process `DFFNSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:418$434'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$433'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$432'.
Removing empty process `DFFNS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:398$432'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$431'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$430'.
Removing empty process `DFFNE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:381$430'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$429'.
Removing empty process `DFFN.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:366$428'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$427'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$426'.
Removing empty process `DFFCE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:348$426'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$425'.
Removing empty process `DFFC.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:328$424'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$423'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$422'.
Removing empty process `DFFPE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:309$422'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$421'.
Removing empty process `DFFP.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:289$420'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$419'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$418'.
Removing empty process `DFFRE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:270$418'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$417'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$416'.
Removing empty process `DFFR.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:250$416'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$415'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$414'.
Removing empty process `DFFSE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:231$414'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$413'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$412'.
Removing empty process `DFFS.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:211$412'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$411'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$410'.
Removing empty process `DFFE.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:194$410'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:0$409'.
Removing empty process `DFF.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:179$408'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:0$224'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:365$223'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:290$206'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:290$206'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:282$198'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:282$198'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:274$190'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:274$190'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:266$182'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:266$182'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:258$176'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:258$176'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:250$170'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:250$170'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:242$166'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:242$166'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:234$160'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:234$160'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:226$154'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:226$154'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:218$146'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:218$146'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:211$142'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:211$142'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:201$136'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:201$136'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:182$130'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:182$130'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:172$124'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:172$124'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:162$118'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:162$118'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:152$112'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:152$112'.
Found and cleaned up 2 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:142$107'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:142$107'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:130$99'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:130$99'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:122$97'.
Removing empty process `fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:122$97'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:0$96'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$90'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:97$90'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$86'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:85$86'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$81'.
Removing empty process `fxp_sqrt_top_flow_control_loop_pipe_sequential_init.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_flow_control_loop_pipe_sequential_init.v:67$81'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:0$80'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:178$67'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:178$67'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:170$65'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:170$65'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:162$61'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:162$61'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:154$59'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:154$59'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:144$57'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:144$57'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:136$55'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:136$55'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:130$53'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:130$53'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:124$49'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:124$49'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:118$45'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:118$45'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:112$41'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:112$41'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:100$35'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:100$35'.
Found and cleaned up 1 empty switch in `\fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:92$33'.
Removing empty process `fxp_sqrt_top.$proc$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:92$33'.
Found and cleaned up 3 empty switches in `\fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
Removing empty process `fxp_sqrt_top_wrapper.$proc$../../../fxp_sqrt_top_wrapper.v:49$6'.
Cleaned up 79 empty switches.

6.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
<suppressed ~99 debug messages>
Optimizing module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
<suppressed ~9 debug messages>
Optimizing module fxp_sqrt_top.
<suppressed ~25 debug messages>
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~1 debug messages>

6.5. Executing FLATTEN pass (flatten design).
Deleting now unused module fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.
Deleting now unused module fxp_sqrt_top_flow_control_loop_pipe_sequential_init.
Deleting now unused module fxp_sqrt_top.
<suppressed ~3 debug messages>

6.6. Executing TRIBUF pass.

6.7. Executing DEMINOUT pass (demote inout ports to input or output).

6.8. Executing SYNTH pass.

6.8.1. Executing PROC pass (convert processes to netlists).

6.8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

6.8.1.4. Executing PROC_INIT pass (extract init attributes).

6.8.1.5. Executing PROC_ARST pass (detect async resets in processes).

6.8.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

6.8.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

6.8.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.8.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

6.8.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.8.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.8.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~2 debug messages>

6.8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 33 unused cells and 403 unused wires.
<suppressed ~42 debug messages>

6.8.4. Executing CHECK pass (checking for obvious problems).
Checking module fxp_sqrt_top_wrapper...
Warning: Wire fxp_sqrt_top_wrapper.\vectOut[1] [7] is used but has no driver.
Warning: Wire fxp_sqrt_top_wrapper.\vectOut[1] [6] is used but has no driver.
Warning: Wire fxp_sqrt_top_wrapper.\vectOut[1] [5] is used but has no driver.
Found and reported 3 problems.

6.8.5. Executing OPT pass (performing simple optimizations).

6.8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

6.8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$777: \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.ap_condition_exit_pp0_iter0_stage0 -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_fxp_sqrt_top.$procmux$821.
    dead port 2/2 on $mux $flatten\u_fxp_sqrt_top.$procmux$829.
    dead port 1/2 on $mux $procmux$874.
    dead port 1/2 on $mux $procmux$877.
    dead port 1/2 on $mux $procmux$907.
    dead port 1/2 on $mux $procmux$913.
    dead port 1/2 on $mux $procmux$958.
Removed 7 multiplexer ports.
<suppressed ~51 debug messages>

6.8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
    Consolidated identical input bits for $mux cell $procmux$955:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$955_Y
      New ports: A=1'1, B=1'0, Y=$procmux$955_Y [0]
      New connections: $procmux$955_Y [7:1] = { $procmux$955_Y [0] $procmux$955_Y [0] $procmux$955_Y [0] $procmux$955_Y [0] $procmux$955_Y [0] $procmux$955_Y [0] $procmux$955_Y [0] }
  Optimizing cells in module \fxp_sqrt_top_wrapper.
    Consolidated identical input bits for $mux cell $procmux$940:
      Old ports: A=$2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$31, B=8'00000000, Y=$0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$14
      New ports: A=$procmux$955_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$14 [0]
      New connections: $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$14 [7:1] = { $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$14 [0] $0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_EN[7:0]$14 [0] }
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 2 changes.

6.8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

6.8.5.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procdff$1038 ($dff) from module fxp_sqrt_top_wrapper.

6.8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

6.8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.5.9. Rerunning OPT passes. (Maybe there is more to do..)

6.8.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

6.8.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.5.13. Executing OPT_DFF pass (perform DFF optimizations).

6.8.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.8.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.5.16. Finished OPT passes. (There is nothing left to do.)

6.8.6. Executing FSM pass (extract and optimize FSM).

6.8.6.1. Executing FSM_DETECT pass (finding FSMs in design).

6.8.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.8.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.8.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.8.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.8.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.8.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.8.7. Executing OPT pass (performing simple optimizations).

6.8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

6.8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1062 ($dff) from module fxp_sqrt_top_wrapper (D = { \ap_done \ap_idle \ap_done \ap_return [9:8] }, Q = \vectOut[1] [4:0]).
Adding EN signal on $procdff$1061 ($dff) from module fxp_sqrt_top_wrapper (D = \ap_return [7:0], Q = \vectOut[0]).
Adding EN signal on $procdff$1060 ($dff) from module fxp_sqrt_top_wrapper (D = { $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:56$26_DATA $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:53$23_DATA [7:4] }, Q = \in_val).
Adding EN signal on $procdff$1059 ($dff) from module fxp_sqrt_top_wrapper (D = $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:53$23_DATA [1], Q = \ap_start).
Adding EN signal on $procdff$1058 ($dff) from module fxp_sqrt_top_wrapper (D = $memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:53$23_DATA [0], Q = \ap_rst).
Adding EN signal on $procdff$1057 ($dff) from module fxp_sqrt_top_wrapper (D = $3$mem2reg_rd$\vectOut$../../../fxp_sqrt_top_wrapper.v:69$1_DATA[7:0]$32, Q = \Dout_emu).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.\flow_control_loop_pipe_sequential_init_U.$procdff$1050 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.\flow_control_loop_pipe_sequential_init_U.$procmux$808_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1097 ($sdff) from module fxp_sqrt_top_wrapper (D = 1'0, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.\flow_control_loop_pipe_sequential_init_U.$procdff$1049 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.\flow_control_loop_pipe_sequential_init_U.$procmux$803_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_done_cache, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1101 ($sdff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.\flow_control_loop_pipe_sequential_init_U.$procmux$803_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.flow_control_loop_pipe_sequential_init_U.ap_done_cache).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procdff$1048 ($dff) from module fxp_sqrt_top_wrapper (D = 1'x, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.ap_CS_fsm, rval = 1'1).
Adding SRST signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procdff$1046 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$781_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1108 ($sdff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.ap_enable_reg_pp0_iter1).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procdff$1045 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$777_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.ap_loop_exit_ready_pp0_iter1_reg).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procdff$1044 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$770_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procdff$1043 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$763_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72).
Adding SRST signal on $auto$ff.cc:266:slice$1116 ($dffe) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$760_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72, rval = 11'00000000000).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procdff$1042 ($dff) from module fxp_sqrt_top_wrapper (D = { $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$693_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$756_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$700_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$707_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$714_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$721_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$728_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$735_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$742_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$749_Y }, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68 [10:1]).
Adding SRST signal on $auto$ff.cc:266:slice$1122 ($dffe) from module fxp_sqrt_top_wrapper (D = { $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$690_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$753_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$697_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$704_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$711_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$718_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$725_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$732_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$739_Y $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$746_Y }, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68 [10:1], rval = 10'0000000000).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procdff$1041 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$686_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64).
Adding SRST signal on $auto$ff.cc:266:slice$1128 ($dffe) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$683_Y [12:11], Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64 [12:11], rval = 2'00).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procdff$1040 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.icmp_ln106_fu_142_p2, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.icmp_ln106_reg_310).
Adding EN signal on $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procdff$1039 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_fu_130_p2, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.sub_ln108_reg_305).
Adding SRST signal on $flatten\u_fxp_sqrt_top.$procdff$1056 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.ap_NS_fsm, Q = \u_fxp_sqrt_top.ap_CS_fsm, rval = 3'001).
Adding SRST signal on $flatten\u_fxp_sqrt_top.$procdff$1055 ($dff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.$procmux$862_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1138 ($sdff) from module fxp_sqrt_top_wrapper (D = $flatten\u_fxp_sqrt_top.$procmux$862_Y, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_ap_start_reg).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1054 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_p_v_out, Q = \u_fxp_sqrt_top.p_v_loc_fu_46).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1053 ($dff) from module fxp_sqrt_top_wrapper (D = { \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60_p_v_out 1'1 }, Q = \u_fxp_sqrt_top.q_1_loc_fu_42).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1052 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_fu_219_p3, Q = \u_fxp_sqrt_top.s_4_loc_fu_50).
Adding EN signal on $flatten\u_fxp_sqrt_top.$procdff$1051 ($dff) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.add_ln102_fu_82_p2 [11:1], Q = \u_fxp_sqrt_top.s_reg_156).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1143 ($dffe) from module fxp_sqrt_top_wrapper.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1105 ($sdff) from module fxp_sqrt_top_wrapper.

6.8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 58 unused cells and 45 unused wires.
<suppressed ~60 debug messages>

6.8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~15 debug messages>

6.8.7.9. Rerunning OPT passes. (Maybe there is more to do..)

6.8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

6.8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

6.8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:266:slice$1109 ($sdffe) from module fxp_sqrt_top_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$1110 ($dffe) from module fxp_sqrt_top_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$1136 ($dffe) from module fxp_sqrt_top_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$1135 ($dffe) from module fxp_sqrt_top_wrapper.

6.8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

6.8.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.7.16. Rerunning OPT passes. (Maybe there is more to do..)

6.8.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

6.8.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.7.20. Executing OPT_DFF pass (perform DFF optimizations).

6.8.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.8.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.7.23. Finished OPT passes. (There is nothing left to do.)

6.8.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 address bits (of 3) from memory init port fxp_sqrt_top_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1071 (stimIn).
Removed top 31 address bits (of 32) from memory read port fxp_sqrt_top_wrapper.$memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:53$23 (stimIn).
Removed top 31 address bits (of 32) from memory read port fxp_sqrt_top_wrapper.$memrd$\stimIn$../../../fxp_sqrt_top_wrapper.v:56$26 (stimIn).
Removed top 2 bits (of 3) from mux cell fxp_sqrt_top_wrapper.$procmux$946 ($mux).
Removed top 2 bits (of 13) from mux cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$686 ($mux).
Removed top 9 bits (of 13) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:355$221 ($shl).
Removed top 9 bits (of 13) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:353$220 ($shl).
Removed top 3 bits (of 4) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:327$210 ($add).
Removed top 2 bits (of 3) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$procmux$830_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$procmux$827 ($mux).
Removed top 1 bits (of 3) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$procmux$822_CMP0 ($eq).
Removed top 12 bits (of 13) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$gt$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:217$78 ($gt).
Removed top 10 bits (of 11) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:205$75 ($add).
Removed top 1 bits (of 12) from port A of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:203$74 ($add).
Removed top 11 bits (of 12) from port B of cell fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:203$74 ($add).
Removed top 2 bits (of 3) from mux cell fxp_sqrt_top_wrapper.$procmux$910 ($mux).
Removed top 2 bits (of 3) from wire fxp_sqrt_top_wrapper.$0$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_ADDR[2:0]$12.
Removed top 2 bits (of 3) from wire fxp_sqrt_top_wrapper.$2$memwr$\stimIn$../../../fxp_sqrt_top_wrapper.v:68$5_ADDR[2:0]$29.
Removed top 1 bits (of 3) from wire fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.$2\ap_NS_fsm[2:0].
Removed top 2 bits (of 13) from wire fxp_sqrt_top_wrapper.$flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$procmux$686_Y.

6.8.9. Executing PEEPOPT pass (run peephole optimizers).

6.8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.8.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fxp_sqrt_top_wrapper:
  creating $macc model for $flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:203$74 ($add).
  creating $macc model for $flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:205$75 ($add).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:327$210 ($add).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:345$214 ($add).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:343$213 ($sub).
  creating $macc model for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:357$222 ($sub).
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:357$222.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:343$213.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:345$214.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:327$210.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:205$75.
  creating $alu model for $macc $flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:203$74.
  creating $alu model for $flatten\u_fxp_sqrt_top.$gt$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:217$78 ($gt): new $alu
  creating $alu cell for $flatten\u_fxp_sqrt_top.$gt$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:217$78: $auto$alumacc.cc:495:replace_alu$1152
  creating $alu cell for $flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:203$74: $auto$alumacc.cc:495:replace_alu$1165
  creating $alu cell for $flatten\u_fxp_sqrt_top.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:205$75: $auto$alumacc.cc:495:replace_alu$1168
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:327$210: $auto$alumacc.cc:495:replace_alu$1171
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$add$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:345$214: $auto$alumacc.cc:495:replace_alu$1174
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:343$213: $auto$alumacc.cc:495:replace_alu$1177
  creating $alu cell for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$sub$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:357$222: $auto$alumacc.cc:495:replace_alu$1180
  created 7 $alu and 0 $macc cells.

6.8.12. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module fxp_sqrt_top_wrapper that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:355$221 ($shl):
    Found 1 activation_patterns using ctrl signal \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64 [12].
    Found 1 candidates: $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:353$220
    Analyzing resource sharing with $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:353$220 ($shl):
      Found 1 activation_patterns using ctrl signal \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64 [12].
      Activation pattern for cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:355$221: \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64 [12] = 1'1
      Activation pattern for cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:353$220: \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.s_12_fu_64 [12] = 1'0
      Size of SAT problem: 8 variables, 19 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:355$221: $auto$share.cc:977:make_cell_activation_logic$1183
      New cell: $auto$share.cc:667:make_supercell$1190 ($shl)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$1190 ($shl):
    Cell is always active. Therefore no sharing is possible.
Removing 2 cells in module fxp_sqrt_top_wrapper:
  Removing cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:353$220 ($shl).
  Removing cell $flatten\u_fxp_sqrt_top.\grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.$shl$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1.v:355$221 ($shl).

6.8.13. Executing OPT pass (performing simple optimizations).

6.8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~7 debug messages>

6.8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.8.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_fxp_sqrt_top.$ternary$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:217$79.
    dead port 2/2 on $mux $flatten\u_fxp_sqrt_top.$ternary$../../../../Vitis-HLS/hls_component/fxp_sqrt_top/hls/syn/verilog/fxp_sqrt_top.v:217$79.
Removed 2 multiplexer ports.
<suppressed ~35 debug messages>

6.8.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.13.6. Executing OPT_DFF pass (perform DFF optimizations).

6.8.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 1 unused cells and 11 unused wires.
<suppressed ~5 debug messages>

6.8.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.8.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

6.8.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.8.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.8.13.13. Executing OPT_DFF pass (perform DFF optimizations).

6.8.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.8.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.8.13.16. Finished OPT passes. (There is nothing left to do.)

6.8.14. Executing MEMORY pass.

6.8.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.8.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.8.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing fxp_sqrt_top_wrapper.stimIn write port 0.

6.8.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.8.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\stimIn'[0] in module `\fxp_sqrt_top_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\fxp_sqrt_top_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.

6.8.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 3 unused cells and 15 unused wires.
<suppressed ~4 debug messages>

6.8.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory fxp_sqrt_top_wrapper.stimIn by address:
  Merging ports 0, 1 (address 1'1).

6.8.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.8.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.8.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.9. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory fxp_sqrt_top_wrapper.stimIn
<suppressed ~636 debug messages>

6.10. Executing TECHMAP pass (map to technology primitives).

6.10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

6.10.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

6.10.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~36 debug messages>

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.11.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1111 ($dffe) from module fxp_sqrt_top_wrapper (D = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i_fu_136_p2, Q = \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.i1_fu_60, rval = 4'0000).

6.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 4 unused cells and 31 unused wires.
<suppressed ~5 debug messages>

6.11.5. Rerunning OPT passes. (Removed registers in this run.)

6.11.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~3 debug messages>

6.11.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.11.8. Executing OPT_DFF pass (perform DFF optimizations).

6.11.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.11.10. Finished fast OPT passes.

6.12. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \stimIn in module \fxp_sqrt_top_wrapper:
  created 2 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of fxp_sqrt_top_wrapper.stimIn: $\stimIn$rdreg[0]
  read interface: 1 $dff and 0 $mux cells.
  write interface: 2 write mux blocks.

6.13. Executing OPT pass (performing simple optimizations).

6.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~4 debug messages>

6.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

6.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

6.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
    Consolidated identical input bits for $mux cell $auto$share.cc:660:make_supercell$1187:
      Old ports: A={ \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72 2'01 }, B={ \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68 [10:1] 3'011 }, Y=$auto$share.cc:657:make_supercell$1185
      New ports: A={ \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q6_fu_72 1'0 }, B={ \u_fxp_sqrt_top.grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_106_1_fu_60.q_star4_fu_68 [10:1] 2'01 }, Y=$auto$share.cc:657:make_supercell$1185 [12:1]
      New connections: $auto$share.cc:657:make_supercell$1185 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_fxp_sqrt_top.$procmux$819:
      Old ports: A=3'010, B=3'100, Y=$flatten\u_fxp_sqrt_top.$3\ap_NS_fsm[2:0]
      New ports: A=2'01, B=2'10, Y=$flatten\u_fxp_sqrt_top.$3\ap_NS_fsm[2:0] [2:1]
      New connections: $flatten\u_fxp_sqrt_top.$3\ap_NS_fsm[2:0] [0] = 1'0
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 2 changes.

6.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.13.6. Executing OPT_DFF pass (perform DFF optimizations).

6.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

6.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

6.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\stimIn[1]$1423 ($dff) from module fxp_sqrt_top_wrapper (D = \Din_emu, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$1421 ($dff) from module fxp_sqrt_top_wrapper (D = \Din_emu, Q = \stimIn[0]).

6.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

6.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.13.16. Rerunning OPT passes. (Maybe there is more to do..)

6.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

6.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.13.20. Executing OPT_DFF pass (perform DFF optimizations).

6.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.13.23. Finished OPT passes. (There is nothing left to do.)

6.14. Executing TECHMAP pass (map to technology primitives).

6.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.14.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$constmap:c768cd6444756a5c6d9fce4e78a54e591ffad6de$paramod$f242921df9fa568c5af203d64ab47039c3992988\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$418b96f4892c9e1a6a74526184651c8ae040d0c0\_90_alu for cells of type $alu.
Using template $paramod$2780480d52179e2db572a6e5133edf36e733d32e\_90_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$92a1f7a016bf58d33db5a47145e66dde1cbc3210\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1261 debug messages>

6.15. Executing OPT pass (performing simple optimizations).

6.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~213 debug messages>

6.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
<suppressed ~96 debug messages>
Removed a total of 32 cells.

6.15.3. Executing OPT_DFF pass (perform DFF optimizations).

6.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 59 unused cells and 270 unused wires.
<suppressed ~60 debug messages>

6.15.5. Finished fast OPT passes.

6.16. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port fxp_sqrt_top_wrapper.Addr_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.Din_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.Dout_emu using OBUF.
Mapping port fxp_sqrt_top_wrapper.clk_dut using IBUF.
Mapping port fxp_sqrt_top_wrapper.clk_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.get_emu using IBUF.
Mapping port fxp_sqrt_top_wrapper.load_emu using IBUF.

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.18. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.19. Executing TECHMAP pass (map to technology primitives).

6.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.19.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
No more expansions possible.
<suppressed ~144 debug messages>

6.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.
<suppressed ~26 debug messages>

6.21. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.22. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

6.23. Executing ABC9 pass.

6.23.1. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.2. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module fxp_sqrt_top_wrapper.
Found 0 SCCs.

6.23.4. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.5. Executing PROC pass (convert processes to netlists).

6.23.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.23.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.23.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

6.23.5.4. Executing PROC_INIT pass (extract init attributes).

6.23.5.5. Executing PROC_ARST pass (detect async resets in processes).

6.23.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

6.23.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

6.23.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.23.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

6.23.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.23.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.23.5.12. Executing OPT_EXPR pass (perform const folding).

6.23.6. Executing TECHMAP pass (map to technology primitives).

6.23.6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.23.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~250 debug messages>

6.23.7. Executing OPT pass (performing simple optimizations).

6.23.7.1. Executing OPT_EXPR pass (perform const folding).

6.23.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

6.23.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

6.23.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

6.23.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

6.23.7.6. Executing OPT_DFF pass (perform DFF optimizations).

6.23.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

6.23.7.8. Executing OPT_EXPR pass (perform const folding).

6.23.7.9. Finished OPT passes. (There is nothing left to do.)

6.23.8. Executing TECHMAP pass (map to technology primitives).

6.23.8.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

6.23.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

6.23.9. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

6.23.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~258 debug messages>

6.23.11. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

6.23.13. Executing TECHMAP pass (map to technology primitives).

6.23.13.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.23.13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~252 debug messages>

6.23.14. Executing OPT pass (performing simple optimizations).

6.23.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.23.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.23.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fxp_sqrt_top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.23.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fxp_sqrt_top_wrapper.
Performed a total of 0 changes.

6.23.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fxp_sqrt_top_wrapper'.
Removed a total of 0 cells.

6.23.14.6. Executing OPT_DFF pass (perform DFF optimizations).

6.23.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fxp_sqrt_top_wrapper..

6.23.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fxp_sqrt_top_wrapper.

6.23.14.9. Finished OPT passes. (There is nothing left to do.)

6.23.15. Executing AIGMAP pass (map logic to AIG).

6.23.16. Executing AIGMAP pass (map logic to AIG).
Module fxp_sqrt_top_wrapper: replaced 220 cells with 1380 new cells, skipped 586 cells.
  replaced 4 cell types:
      48 $_OR_
      70 $_XOR_
       4 $_ORNOT_
      98 $_MUX_
  not replaced 13 cell types:
       3 $scopeinfo
      48 $_NOT_
     135 $_AND_
       6 DFF
      91 DFFE
       1 DFFS
       1 DFFSE
       3 DFFR
      19 DFFRE
      15 IBUF
       8 OBUF
     121 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
     135 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111

6.23.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

6.23.16.3. Executing XAIGER backend.
<suppressed ~132 debug messages>
Extracted 691 AND gates and 2057 wires from module `fxp_sqrt_top_wrapper' to a netlist network with 157 inputs and 274 outputs.

6.23.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

6.23.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    157/    274  and =     582  lev =   23 (1.64)  mem = 0.02 MB  box = 256  bb = 256
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    157/    274  and =     717  lev =   31 (1.79)  mem = 0.02 MB  ch =   95  box = 256  bb = 256
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =     717.  Ch =    95.  Total mem =    0.27 MB. Peak cut mem =    0.04 MB.
ABC: P:  Del = 9963.00.  Ar =     996.0.  Edge =      784.  Cut =     9682.  T =     0.00 sec
ABC: P:  Del = 9963.00.  Ar =    1048.0.  Edge =      821.  Cut =     9505.  T =     0.00 sec
ABC: P:  Del = 9963.00.  Ar =     788.0.  Edge =      836.  Cut =    18335.  T =     0.00 sec
ABC: F:  Del = 9963.00.  Ar =     397.0.  Edge =      672.  Cut =    13380.  T =     0.00 sec
ABC: A:  Del = 9963.00.  Ar =     361.0.  Edge =      608.  Cut =    11715.  T =     0.00 sec
ABC: A:  Del = 9963.00.  Ar =     355.0.  Edge =      600.  Cut =    11784.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    157/    274  and =     787  lev =   27 (1.58)  mem = 0.02 MB  box = 256  bb = 256
ABC: Mapping (K=8)  :  lut =    154  edge =     568  lev =    6 (0.70)  levB =    7  mem = 0.01 MB
ABC: LUT = 154 : 2=37 24.0 %  3=45 29.2 %  4=35 22.7 %  5=19 12.3 %  6=8 5.2 %  7=4 2.6 %  8=6 3.9 %  Ave = 3.69
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.10 seconds, total: 0.10 seconds

6.23.16.6. Executing AIGER frontend.
<suppressed ~874 debug messages>
Removed 1312 unused cells and 2271 unused wires.

6.23.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      154
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:      260
Removing temp directory.

6.23.17. Executing TECHMAP pass (map to technology primitives).

6.23.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

6.23.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>
Removed 40 unused cells and 2883 unused wires.

6.24. Executing TECHMAP pass (map to technology primitives).

6.24.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.24.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$4a3daff17988f687c78ece5fb1cd4c8e2d24e56b\$lut for cells of type $lut.
Using template $paramod$94c75a2ad8805fb0e3e016eccb709cdf41cf4898\$lut for cells of type $lut.
Using template $paramod$4204a47d6a318e89eeff8e0e627c34c6916f877a\$lut for cells of type $lut.
Using template $paramod$83c1b6108170249166239e09804c5f4542556524\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$0440f5cc43b70283f3edf146e18215da86581b14\$lut for cells of type $lut.
Using template $paramod$3512553b2307827ae706729bb1d14d2a3f51e079\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100111 for cells of type $lut.
Using template $paramod$ef6e63125e9f1696c5326e01a7646a7db8cbbc92\$lut for cells of type $lut.
Using template $paramod$9a6c70dfafdd74c5ad7522ec345ffef893ebeb9c\$lut for cells of type $lut.
Using template $paramod$4382b784523459493e189bb5926297a7c64d0b99\$lut for cells of type $lut.
Using template $paramod$39b0d201a18bed5573a88835da3f39d40814d360\$lut for cells of type $lut.
Using template $paramod$34381cfcbc83cddaa163bf4909fba3e7f04244d9\$lut for cells of type $lut.
Using template $paramod$175b93fcae4007b9f9b3043eddc0b616834529ea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$d6254009073bc9ae71bcc830f45b0eef663abc67\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$c2db175d8428e2fa05b12a95abc070d68dfb855e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod$60d4ec50e85dc833e6d778a9f3d03f97e4fa8242\$lut for cells of type $lut.
Using template $paramod$729aa850e969bb9bb1c205734876853e142656d4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$b10362b71f0fae22c5be855d27fcefe2e81551bf\$lut for cells of type $lut.
Using template $paramod$dde5a9ef7dd688dfe6598c87be62bbece830ebb4\$lut for cells of type $lut.
Using template $paramod$758c1f387a474cd81674de8227563598a835ad3c\$lut for cells of type $lut.
Using template $paramod$6842b8b2a2a38d0fdb35de972b4ce1a464745b17\$lut for cells of type $lut.
Using template $paramod$e84cbadb272cf6e7c0969270fa68324ae967d086\$lut for cells of type $lut.
Using template $paramod$6e11f5cf73cfff8b7abcb3c8a49fcfd6464d8f3e\$lut for cells of type $lut.
Using template $paramod$d63beaa0626926cea42232ece7c151d7fb6e3235\$lut for cells of type $lut.
Using template $paramod$6b4e919a4dc05c94a2f6a92aae0b7156fd5d2089\$lut for cells of type $lut.
Using template $paramod$bbbe45eb4cfd3a602027c9a7ae3ce753e8b85be7\$lut for cells of type $lut.
Using template $paramod$5a08224d27f6506e23571e2fa65d9e96d4340aa2\$lut for cells of type $lut.
Using template $paramod$80a3ad83b0cc21585fc9f61ce42c3a6c3efdaed2\$lut for cells of type $lut.
Using template $paramod$38745078fee25e03b778ea6f18fb650250cc8303\$lut for cells of type $lut.
Using template $paramod$c8c2f45d9083177b70913b41d4370d01f048f309\$lut for cells of type $lut.
Using template $paramod$c31affd30e9f9e4b3aed7961774f3acf8fd2cfde\$lut for cells of type $lut.
Using template $paramod$1bbbfc09bad5e35336fe27223280df5723442004\$lut for cells of type $lut.
Using template $paramod$fe8d59712eb53859780a91a6bffc4d028a74a96c\$lut for cells of type $lut.
Using template $paramod$1d249a681c3bd2ce105b9b74f280ffee082c3e51\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001101 for cells of type $lut.
Using template $paramod$00e3381548143f28ae8ff4543cc5d3057050b238\$lut for cells of type $lut.
Using template $paramod$156317b27bc5744622b7b8627f774fca5b9814bb\$lut for cells of type $lut.
Using template $paramod$25681e44f659adb2fe3fb0490b71d3ec5e17f4a0\$lut for cells of type $lut.
Using template $paramod$95b2e807d56574a7ffe932285494e20585d63aa7\$lut for cells of type $lut.
Using template $paramod$2be4fe0dd172a7aae387fedc00d9c026e8eac7aa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$a699ad34be768465e9f62cdbd92e381326cc035a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$18b6ec0dcba1cb62e25f77de6fbfa4f3a366e14c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$df618a602220c602b7085de6608806366a4a3be7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$7a0b348a7069d0c8f44afe945e212fcf3f3fd64c\$lut for cells of type $lut.
Using template $paramod$1aa3f07d97ff27f3f16c7cc01cc8a319a67599a3\$lut for cells of type $lut.
Using template $paramod$88db77df26c80e710807dc04edda47e28abdce77\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$1a3eb8869bdbccb8c6689b6ea1b3304bceb17458\$lut for cells of type $lut.
Using template $paramod$5fa77cea652fa4c7426d3cf3622cb6c6fda90200\$lut for cells of type $lut.
Using template $paramod$7200fd87090ebd191708f298046e835bddf05650\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$f2ae9a4085e3a3ca0a015825e5717e2429eb72fb\$lut for cells of type $lut.
Using template $paramod$480632dc6f7c037df6062cf8bf88300b5262c395\$lut for cells of type $lut.
Using template $paramod$842d4b2fe22949669eac276c9bebad3774bb02a1\$lut for cells of type $lut.
Using template $paramod$d3058c0c86c90fc25b211dd92f5cb70e26855bb5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$8a204cf7018d60d2d8c91ce780ea15f8a9991a8f\$lut for cells of type $lut.
Using template $paramod$642c5042bb3c2f0b99326b59a2207a035871f138\$lut for cells of type $lut.
Using template $paramod$30b8972458c126c9ae0766d7c18d8952d866f612\$lut for cells of type $lut.
Using template $paramod$7aae7493f7a94841d3471d259b5847df679c1da0\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$2e83c0be045ea266159948a3e796f58ed65be1ee\$lut for cells of type $lut.
Using template $paramod$e97d76f91706997c8a685f19be09a937e5c4836b\$lut for cells of type $lut.
Using template $paramod$7da28eeb4b07a8b1bcb3496ea24af60268cebfef\$lut for cells of type $lut.
Using template $paramod$4a4863561318fa7ef2c018099a6ea38845602a1e\$lut for cells of type $lut.
Using template $paramod$e2e2a123078f31ae444b8ec825d97a0d622d1109\$lut for cells of type $lut.
Using template $paramod$7b72030d2a4aaa70912590a02e33e0a7c5cf9495\$lut for cells of type $lut.
Using template $paramod$bb23cee87839e2e80cdd83174b674f7c7500cf2d\$lut for cells of type $lut.
Using template $paramod$02b8f9b7f335f02f2b28f2bccd9fda0165ed5b57\$lut for cells of type $lut.
Using template $paramod$6075a7059c1f0894f49f44ec697acb3377a79aac\$lut for cells of type $lut.
Using template $paramod$b7b0245cb9bfc07b30a1c7d13c67cfe41ba2bca6\$lut for cells of type $lut.
Using template $paramod$216250efc0e456b4bceff0ad555a5868411c579e\$lut for cells of type $lut.
Using template $paramod$7b6f587479fa3b13341634c549c1ca06e9b65374\$lut for cells of type $lut.
Using template $paramod$6d3c2515d53a7df8edaabc7c845bc0c97fe2bd9e\$lut for cells of type $lut.
Using template $paramod$2b4e927dd91574a662b9f3d20407ca9f9ddc140e\$lut for cells of type $lut.
Using template $paramod$18e11731e3eb61fc627669cd38e6a92ae614f41c\$lut for cells of type $lut.
Using template $paramod$2274a105a4a0f2ee10298ac11fa23fbea35642e1\$lut for cells of type $lut.
Using template $paramod$4d1a00bf0dedcfcb4e11c82804e7c12721583e78\$lut for cells of type $lut.
Using template $paramod$5fdf8684d7bb19763cfa344d090d565f27618203\$lut for cells of type $lut.
Using template $paramod$5f04819b7f9ec1350010493f9c6e9e8e3aa86535\$lut for cells of type $lut.
Using template $paramod$0182f7b6cd9d298dd7f363ad43fe2f726597cae1\$lut for cells of type $lut.
Using template $paramod$877fd89553e44d1994e799248df447d1d7037fe0\$lut for cells of type $lut.
Using template $paramod$5256685f0631dcb7ac7f7270fe3822fefac41e01\$lut for cells of type $lut.
Using template $paramod$2686f936df110711aaa44b9dac99f62b381e812f\$lut for cells of type $lut.
Using template $paramod$44e136289e0bb3c6365d056b0b03ad2894e0a4c7\$lut for cells of type $lut.
Using template $paramod$9d63ef9f6b1c7752add45fdf26a22003d394c2b3\$lut for cells of type $lut.
Using template $paramod$3cfea84e70ad3bc877e16fc16859d0fc30f9d132\$lut for cells of type $lut.
Using template $paramod$32c0df3407085dc731cf46f58d628b3dd7f8d793\$lut for cells of type $lut.
Using template $paramod$6f182055ba5ceb8c2321b15fa461e32f199136db\$lut for cells of type $lut.
Using template $paramod$486362de8109998cb52b0d03d71d3ca0b08d5f98\$lut for cells of type $lut.
Using template $paramod$92293a0973e14206a2d2c9e470d8a5df075279a1\$lut for cells of type $lut.
Using template $paramod$c64b7517fc2f663fc967e3272ed8f33ff1184910\$lut for cells of type $lut.
Using template $paramod$8f81f0c38ae541f955ad17f9f86b131d06265ffa\$lut for cells of type $lut.
Using template $paramod$1b994d8e4b07a2157e1f036baba592c183c43201\$lut for cells of type $lut.
Using template $paramod$45273c721c40e496727bd49dbd88487ccd8d64f6\$lut for cells of type $lut.
Using template $paramod$361c3da89f3868e5451b90ea953dfeca996d3a7d\$lut for cells of type $lut.
Using template $paramod$f212ce7d79c43bf5e93f18b81838c37b2c3e8803\$lut for cells of type $lut.
Using template $paramod$7e22fcb9e18cded042dfd136f30cb2b36bcf369b\$lut for cells of type $lut.
Using template $paramod$7e92b598d0e13bb1de8502fc712fd2dc32f4609a\$lut for cells of type $lut.
Using template $paramod$67d33d1c97e59e9bf2517ce6efb256386c5c72bf\$lut for cells of type $lut.
Using template $paramod$4d536c522402d780053658bd0ba7ff8d19c15e4a\$lut for cells of type $lut.
Using template $paramod$acd94dffd1776217bc0bb0eb80daa4692fb41a6e\$lut for cells of type $lut.
Using template $paramod$cda6c38f304375d98bf175a7ee219705dc34d5ba\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$49d71e2152802b691311d495f81ad770742d11a9\$lut for cells of type $lut.
Using template $paramod$7b4b9eae9aab4154cb5ad8e1e7a3e1773d2c1543\$lut for cells of type $lut.
Using template $paramod$53fd6a82e0ee38a221451447da17a994f5eddda7\$lut for cells of type $lut.
Using template $paramod$b6f6dc143a49a6688995afa81a6278b7120b8e98\$lut for cells of type $lut.
Using template $paramod$af05b53f74126b2df51196256802c101e27f597f\$lut for cells of type $lut.
Using template $paramod$fcbb4ce928acddf4dd5beeb1e4d25df87e58a641\$lut for cells of type $lut.
Using template $paramod$1508212f3a9b85ac6927422cfeb20341c3f77087\$lut for cells of type $lut.
Using template $paramod$6021e32cd6150e7c70cbbfe94a4d5a93593b6ff8\$lut for cells of type $lut.
Using template $paramod$dc3946531b543f127502b5bf604135c040026df6\$lut for cells of type $lut.
Using template $paramod$787be1786a81df1683eabda9f247e20a07ce4837\$lut for cells of type $lut.
Using template $paramod$9e7af80f479494a3062f23490278fc4a90dab392\$lut for cells of type $lut.
Using template $paramod$f71cf94fa33ba479ae1fa8ee2f678103f97277a5\$lut for cells of type $lut.
Using template $paramod$5982904b876d294c0f44cfc740ef85b033b69053\$lut for cells of type $lut.
Using template $paramod$93034d35d43d11f92998a070b0ae5de82eebfc60\$lut for cells of type $lut.
Using template $paramod$5650b22aa7667b7d1cbaf62d236b767082156086\$lut for cells of type $lut.
Using template $paramod$33eb463877620cc6d9d095612f48fb1d5cfa7f6b\$lut for cells of type $lut.
Using template $paramod$163f3f2cf5fe82ed6b4aa477662a4723ce9ee09b\$lut for cells of type $lut.
Using template $paramod$76e41d9e5116808b6422996ee19950483b121907\$lut for cells of type $lut.
Using template $paramod$fb93027d029ea12fb04caad0f4641ea8e0441ac5\$lut for cells of type $lut.
Using template $paramod$88616acc76b90901c70053f39742671395b4ad10\$lut for cells of type $lut.
Using template $paramod$e78e5f4ea59389d3fc4d3e12db1c93ba591d7be0\$lut for cells of type $lut.
Using template $paramod$d2710ca4aafd9b63cf428bfd4ec83897caa56301\$lut for cells of type $lut.
Using template $paramod$f6e4b88553c807ab861e079d277eee02fd39a772\$lut for cells of type $lut.
Using template $paramod$30898eb0bc86cab2371acd5c5984a4d2c4690cf9\$lut for cells of type $lut.
Using template $paramod$09dbe61e58773048a674851ccc0b491df7fd71e3\$lut for cells of type $lut.
Using template $paramod$0b9f6455c9e62c33400a7d9e5363f49b44488a9a\$lut for cells of type $lut.
Using template $paramod$62ffa662818e027e08bd8de418760652bbbbe135\$lut for cells of type $lut.
Using template $paramod$09a63e79a1e6a1839b2fdfbaa07834264a89174b\$lut for cells of type $lut.
Using template $paramod$61750901c2d5df2e2b0c9cc2db9c5a1983ab9642\$lut for cells of type $lut.
Using template $paramod$d92472ffbfdfb8fd1c05c2bd443f9c68503cf52a\$lut for cells of type $lut.
Using template $paramod$33fe27f96e44b034b755b12c12bd7ea03f195619\$lut for cells of type $lut.
Using template $paramod$677d455e3677101e9dfae98fab92c2c244b8b997\$lut for cells of type $lut.
Using template $paramod$60557e79e61195b06626b46ae267d47bece0ef8d\$lut for cells of type $lut.
Using template $paramod$5e3eed6ac57103c9b3a1e65ab65f0cc98b3c8885\$lut for cells of type $lut.
Using template $paramod$320c4e2fadeba62f82e45f2ca595ad26e9496cfb\$lut for cells of type $lut.
Using template $paramod$aa5cd7581739c567421638d2d8a12e617bd31015\$lut for cells of type $lut.
Using template $paramod$bf5df4409d7516ad185555559b3a4622d3e9ff06\$lut for cells of type $lut.
Using template $paramod$07435e1d9525c63d40298b9414e20f2e7955c97e\$lut for cells of type $lut.
Using template $paramod$af5459d95b528a1088fc3d5d43a433d752c7e265\$lut for cells of type $lut.
Using template $paramod$7a6e467e48c8857166c62b3c3b2fef2da43d34cb\$lut for cells of type $lut.
Using template $paramod$05ebf658742d14dfede2ef28f3010a9f1bc37c2d\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$fd20a4c1e413087fe3ada487935ff0c4dc5af9a8\$lut for cells of type $lut.
Using template $paramod$941e7447c8387b20e2527885a2a4271fdd73c2ee\$lut for cells of type $lut.
Using template $paramod$815d92d01a8b87f75d2e03234141f04af89ef0d6\$lut for cells of type $lut.
Using template $paramod$45b4d00f395daa84314776ccf3137f12d8a80d42\$lut for cells of type $lut.
Using template $paramod$84ab56f4afb2ccb2fa99d6ee8f74b2ab7c2a8a78\$lut for cells of type $lut.
Using template $paramod$2e9b94e84d4705f403450885eb2423f2e3de0778\$lut for cells of type $lut.
Using template $paramod$0033768bf65458e2a98d579c193c224e32c4124e\$lut for cells of type $lut.
Using template $paramod$384a5848e699b6eaeb4d262721469a13364292d0\$lut for cells of type $lut.
Using template $paramod$76c93adba313d1afbc5de4a405ce7ff860da86a4\$lut for cells of type $lut.
Using template $paramod$a5c3332b92d9e0ebe7fc842f9117b9991659dd89\$lut for cells of type $lut.
Using template $paramod$5cbdae91d005635572b8750ff04e6ee6268a02a3\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$30c95d8c3b93ccb19f5c83fb83336ef7a655c78f\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$5aff4c24b177a8b5544a2d1184aeb160d9431646\$lut for cells of type $lut.
Using template $paramod$a8a44d951245c612be761294ffb87d7a4e3c3027\$lut for cells of type $lut.
Using template $paramod$b8276c37dbe68ef441501eff037df48ffc90ca0e\$lut for cells of type $lut.
Using template $paramod$4cd2605eacf1a61411197bad06ef208db50ecd5f\$lut for cells of type $lut.
Using template $paramod$c31749656af9dfeda8ba6bb63e214a03ce3ead28\$lut for cells of type $lut.
Using template $paramod$50bbcee185905b6b3854491a6647fb932db56b0d\$lut for cells of type $lut.
Using template $paramod$855f23e45a7beea2204f9e477a9aed1518323e04\$lut for cells of type $lut.
Using template $paramod$7a36951baf95cd2183bd59cb8867efd49cdcf08c\$lut for cells of type $lut.
Using template $paramod$7a44d7a29e658f79fded008243c8ec59cc1f7cff\$lut for cells of type $lut.
Using template $paramod$9226d8237b35bcf3e4152eb8f1fd14e007c791ae\$lut for cells of type $lut.
Using template $paramod$a688acff55d32ce3ce8dc93cec97efa2647eb906\$lut for cells of type $lut.
Using template $paramod$e3c591c7d3abab4bfabadf10b1fc869920c95fef\$lut for cells of type $lut.
Using template $paramod$444b7b7c35e4af2d15a9bd1fd16584ea74a290cc\$lut for cells of type $lut.
Using template $paramod$db3cc515e6967efc802249619c7772e9ca1c5c71\$lut for cells of type $lut.
Using template $paramod$45b781be2d3e3c12da03451bf43ad36bf1ed767b\$lut for cells of type $lut.
Using template $paramod$8f06d07a127ff875b1d9e8832a30e7d85de2e681\$lut for cells of type $lut.
Using template $paramod$a2338460ffee92511073d5e7a257ff7f07910861\$lut for cells of type $lut.
Using template $paramod$6dc819338504e109c8a7aeb7e29aff7190523515\$lut for cells of type $lut.
Using template $paramod$f815959d7f2c8a7d85dee313192f032c1f7c8ef7\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
Using template $paramod$ec7cf2133f8ed161df25987beefbf994c708ae2d\$lut for cells of type $lut.
Using template $paramod$8bba7f722d7a514c8e27a6a1dad79e97a586d7b4\$lut for cells of type $lut.
Using template $paramod$9afb92bb9674ff19bd505f4da997b1b1c17a5096\$lut for cells of type $lut.
Using template $paramod$6cc6db3dff3c7f80430bc44c90baf86834379a17\$lut for cells of type $lut.
Using template $paramod$93330ac53437c447b130c7a58760398e3a076af7\$lut for cells of type $lut.
Using template $paramod$f7ff324151fad2153a60daa319d2c285bfeca8b9\$lut for cells of type $lut.
Using template $paramod$23da557f2b6b4016d37c2477d03c149dbfa261fa\$lut for cells of type $lut.
Using template $paramod$316d4bdee1cc50644fd2c0571c3d607ba1b4480e\$lut for cells of type $lut.
Using template $paramod$ed90664a7567213243998ea2e4b8679a8d7b49ee\$lut for cells of type $lut.
Using template $paramod$ec129e132ce16b0b74321a86d64bcef5f539837f\$lut for cells of type $lut.
Using template $paramod$41a92c7c14fa5c4dbe744d57d7df7b28c17fb610\$lut for cells of type $lut.
Using template $paramod$6a1ad38aa096363a269fa8b92bad934863f33ef6\$lut for cells of type $lut.
Using template $paramod$9ac337f7813639a14aff8f94f0dde8960ad8f4ee\$lut for cells of type $lut.
Using template $paramod$b7d089b2db27de1ac6c41a7e18757a152c072bb4\$lut for cells of type $lut.
Using template $paramod$6d472b9eeaa16823a0af232c8b8315ead020902f\$lut for cells of type $lut.
Using template $paramod$96c7e24ffc799e36cc40e2c0252d9e1b96c9ad3f\$lut for cells of type $lut.
Using template $paramod$83df6c762b0b63f65ca866c9c6dccde26a84d9e7\$lut for cells of type $lut.
Using template $paramod$ebc2e968064ab78d460cab3ac1b6090afedfac54\$lut for cells of type $lut.
Using template $paramod$965624dcafc9223e62e6594161c7515c055a177d\$lut for cells of type $lut.
Using template $paramod$7767f13727248b6e5c198ecd33fb581b68d8038d\$lut for cells of type $lut.
Using template $paramod$550e018cb755d79f7ac98aa2903b15129a907e37\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$04ae10f7d848c17f6abdd4c00ba30939b2cb4eb5\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$ef7f1e65df746b0baa248bc34b422614333608b7\$lut for cells of type $lut.
Using template $paramod$853b4f3bc3530c8e663a893e811eb734e3bf352a\$lut for cells of type $lut.
Using template $paramod$fad96f787684e885149b34f2c78b57a6dd9661ad\$lut for cells of type $lut.
Using template $paramod$38dccdacd878e53426aa0c93e8753e0f291a3a6c\$lut for cells of type $lut.
Using template $paramod$bded949f39280a0acf7b7f396a14e87f4e2a522e\$lut for cells of type $lut.
Using template $paramod$673efda7cf44a4b6d45e0ebc2f03e84a40f7777f\$lut for cells of type $lut.
Using template $paramod$6bd65f67672ceb7d5a40ab887edcc70204ee422d\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$088b2c54975d050646c2d500828b95d1d572b935\$lut for cells of type $lut.
Using template $paramod$0ec5f2d0f0bf589cd6c968f355a7263caf460c0e\$lut for cells of type $lut.
Using template $paramod$9a64075a15d14cff8610823ec8a461f9c6ec5e1d\$lut for cells of type $lut.
Using template $paramod$0832fe92b930662ba59b9d4cd99902bc6dab2bdc\$lut for cells of type $lut.
Using template $paramod$f74527c2a95e50710e27e0367eb03c093d76ee76\$lut for cells of type $lut.
Using template $paramod$692f6e1d1519a03cb87a7173e56a03a5f5d1d360\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$1cdbb60b54bf294f00cc96c761049dbdcbf0180f\$lut for cells of type $lut.
Using template $paramod$50c5c7f413681718c36b2a83ead400621f868319\$lut for cells of type $lut.
Using template $paramod$275da76fc43754d2f8b3d2a3e1c9e7257d03e925\$lut for cells of type $lut.
Using template $paramod$b4da950a040941cc7dfc9dd2fb8de07c698e08bd\$lut for cells of type $lut.
Using template $paramod$f6277b267019517e5357fe94aaa6feb4dcbdf7f1\$lut for cells of type $lut.
Using template $paramod$8fdff4486184e2ab09b5573182637ddeabb828ba\$lut for cells of type $lut.
Using template $paramod$ba077d6d1ad1fd217498cd6e3cb04dfe79fe2d82\$lut for cells of type $lut.
Using template $paramod$1649adc66804021958d5aa120f711c45a44e04ff\$lut for cells of type $lut.
Using template $paramod$4a4dbe48a8ad98196ebe5d48b752c783fc73b04a\$lut for cells of type $lut.
Using template $paramod$e26edb957c475ace3cf3bb43b1991447c266aacd\$lut for cells of type $lut.
Using template $paramod$c5a6a89fd51d01394d1004213b367c4851962a75\$lut for cells of type $lut.
Using template $paramod$007dc4e47f462f846d2fd9199361fba54d3a1fc5\$lut for cells of type $lut.
Using template $paramod$a8cb9dc6eccb911035b7155b3fa8bdcdb987b386\$lut for cells of type $lut.
Using template $paramod$5b75da83ac7a1974960c1232880751d4288a09c0\$lut for cells of type $lut.
Using template $paramod$01f259270bf50b82cd342c2217aa220d2ccaa309\$lut for cells of type $lut.
Using template $paramod$84a4faa1942c074bf352298d2a6a3e53e89af7ae\$lut for cells of type $lut.
Using template $paramod$ca2766e84260da18b856a2c050be69cc90076050\$lut for cells of type $lut.
Using template $paramod$009a5ffa15ad7a41118c11c779df37adbb67a21a\$lut for cells of type $lut.
Using template $paramod$fead7a21e63806e571efbd5913f7b55ad288c435\$lut for cells of type $lut.
Using template $paramod$1aa23d49ecd0e4df09aedc426559b41d00997bcd\$lut for cells of type $lut.
Using template $paramod$f64b0811127dd104926cfeccffdeaffb5d17d3e1\$lut for cells of type $lut.
Using template $paramod$fe9ce00a821631c08d92b3258ec254abd4a92f3e\$lut for cells of type $lut.
Using template $paramod$73bf089a913e94328bc0bc6a26cb796548d0bf86\$lut for cells of type $lut.
Using template $paramod$eb968d3cb37f46bfaa7ce3a0f5cb2cd24d7e3a55\$lut for cells of type $lut.
Using template $paramod$b783902d30c3405777d869982ddc0f68deb78eac\$lut for cells of type $lut.
Using template $paramod$6752768c0fae1a4c8253a22efee2ae012466caba\$lut for cells of type $lut.
Using template $paramod$dc099e6975ce3a26f5ec45fecedd0ea431b494f1\$lut for cells of type $lut.
Using template $paramod$6d21dd8b50d05c2d6bd4dc3b573e4251c51198a4\$lut for cells of type $lut.
Using template $paramod$65ca986451a70e11046ba5d4d305846973c222d6\$lut for cells of type $lut.
Using template $paramod$4de7b9b4cc6f16e07fdbf819982463cab40c7b25\$lut for cells of type $lut.
Using template $paramod$65dcb43a86aeacf663ef2fc1f59ec077928d2657\$lut for cells of type $lut.
Using template $paramod$8f6bec787a3337fac89493b032dcc42ab6787b76\$lut for cells of type $lut.
Using template $paramod$daee3517a6893fe27fb2b2ec89c73a263328af38\$lut for cells of type $lut.
Using template $paramod$eacec56d9f8a17dd8bd05ab410777702ff3be351\$lut for cells of type $lut.
Using template $paramod$583e8ebbf182c0a8010688a5f7131556efb6c7f0\$lut for cells of type $lut.
Using template $paramod$323e1ff443bbbeda52cb8888dad043fe6d8cda43\$lut for cells of type $lut.
Using template $paramod$73bf0e15dc18f09ffd37bb1ff58f6eb73417bec9\$lut for cells of type $lut.
Using template $paramod$d8a37936ce5bbb59d8a8f6bf0d5cbf111dfaf5c7\$lut for cells of type $lut.
Using template $paramod$bb792d4d6dc7d7f78458e0a50eb9890873680855\$lut for cells of type $lut.
Using template $paramod$7f21164a29286b30cd9ee1d32fa329413cf9841a\$lut for cells of type $lut.
Using template $paramod$b36a08c48d8034f1d877c84b12f0961c7a1315b3\$lut for cells of type $lut.
Using template $paramod$dad62816e8563071ff9681d53706b05859ca2d63\$lut for cells of type $lut.
Using template $paramod$a9d8247ce3c534256335b6adbbaa1e0712747947\$lut for cells of type $lut.
Using template $paramod$02a03178a234ee0315bbfc4069935dcfa30b947c\$lut for cells of type $lut.
Using template $paramod$40614bc945b57aab95fbc31af093a3fc79ada1f6\$lut for cells of type $lut.
Using template $paramod$3129c64ac02f22952f34386bd50757aae06cd5a6\$lut for cells of type $lut.
Using template $paramod$ae750a7f595e858fbf55f7f70bd3009d52e20d4c\$lut for cells of type $lut.
Using template $paramod$a0cf25a462775f827a095ab1cfae41bffe2a7b04\$lut for cells of type $lut.
Using template $paramod$868627227fd3d66bc8d333f71562b24dd84d4c99\$lut for cells of type $lut.
Using template $paramod$2cc2c8ab2fe1e28e9df544d2502f2335b510c8b3\$lut for cells of type $lut.
Using template $paramod$3318024b162d423caafa4281b2bacbce47e0d365\$lut for cells of type $lut.
Using template $paramod$fa5e494c2b2da5955c99522db0c5a4b926980d21\$lut for cells of type $lut.
Using template $paramod$46cb1a47f280f01232b3482347cbdc2c7514d98c\$lut for cells of type $lut.
Using template $paramod$afb742e5b30213a0b722e0866cc620559a0c0739\$lut for cells of type $lut.
Using template $paramod$556c69dc46ef4798e751bb353ac057129ae20bb0\$lut for cells of type $lut.
Using template $paramod$882c715547a181e77bb74bb0052d6b005b29665d\$lut for cells of type $lut.
Using template $paramod$e5115648a920628d596a6ca07d64929e13bebb8d\$lut for cells of type $lut.
Using template $paramod$62f3f801ece4a49c394e6ff4f300e5b2fac36572\$lut for cells of type $lut.
Using template $paramod$552e3322e4b067f4d534291d7d7f0fa4db22b890\$lut for cells of type $lut.
Using template $paramod$3ae70c96a303dcfa2adae6cd3477fe1febd9310d\$lut for cells of type $lut.
Using template $paramod$77ad5b5a13077339c889d22d77e93cfd4da9d15f\$lut for cells of type $lut.
Using template $paramod$bf55e41ef19adbe8c679ae1da061306dcc6b30f7\$lut for cells of type $lut.
Using template $paramod$ea262bfa2ead0f2caa44292f9d53fc9e1f369609\$lut for cells of type $lut.
Using template $paramod$2e4a9cf9937ebe2aa9720877e88145e6a7a9a4b1\$lut for cells of type $lut.
Using template $paramod$684096bfb6369cdea67bf6f652d7486c13ffca20\$lut for cells of type $lut.
Using template $paramod$59cf36e9742dfb47ec825ee917a66ae8bf73fd39\$lut for cells of type $lut.
Using template $paramod$dfc90b3390437a76dbb7f95e3210a878a10697f9\$lut for cells of type $lut.
Using template $paramod$0db82c8da1ea356b43e8b89df50f8aefa6dec03d\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4672 debug messages>

6.25. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in fxp_sqrt_top_wrapper.
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$700.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$1109.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$509.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$673.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6301$lut$aiger6300$688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6301$lut$aiger6300$713.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6301$lut$aiger6300$638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$6312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)

6.26. Executing SETUNDEF pass (replace undef values with defined constants).

6.27. Executing HILOMAP pass (mapping to constant drivers).

6.28. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 2515 unused wires.

6.29. Executing AUTONAME pass.
Renamed 10452 objects in module fxp_sqrt_top_wrapper (64 iterations).
<suppressed ~1120 debug messages>

6.30. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `fxp_sqrt_top_wrapper'. Setting top module to fxp_sqrt_top_wrapper.

6.30.1. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper

6.30.2. Analyzing design hierarchy..
Top module:  \fxp_sqrt_top_wrapper
Removed 0 unused modules.

6.31. Printing statistics.

=== fxp_sqrt_top_wrapper ===

   Number of wires:                926
   Number of wire bits:            926
   Number of public wires:         926
   Number of public wire bits:     926
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                625
     $scopeinfo                      3
     DFF                             6
     DFFE                           91
     DFFR                            3
     DFFRE                          19
     DFFS                            1
     DFFSE                           1
     GND                             1
     IBUF                           15
     LUT1                           38
     LUT2                           51
     LUT3                           79
     LUT4                          147
     MUX2_LUT5                      99
     MUX2_LUT6                      40
     MUX2_LUT7                      16
     MUX2_LUT8                       6
     OBUF                            8
     VCC                             1

6.32. Executing CHECK pass (checking for obvious problems).
Checking module fxp_sqrt_top_wrapper...
Found and reported 0 problems.

6.33. Executing Verilog backend.

6.33.1. Executing BMUXMAP pass.

6.33.2. Executing DEMUXMAP pass.
Dumping module `\fxp_sqrt_top_wrapper'.

7. Executing Verilog backend.

7.1. Executing BMUXMAP pass.

7.2. Executing DEMUXMAP pass.
Dumping module `\fxp_sqrt_top_wrapper'.

8. Printing statistics.

=== fxp_sqrt_top_wrapper ===

   Number of wires:                926
   Number of wire bits:            926
   Number of public wires:         926
   Number of public wire bits:     926
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                625
     $scopeinfo                      3
     DFF                             6
     DFFE                           91
     DFFR                            3
     DFFRE                          19
     DFFS                            1
     DFFSE                           1
     GND                             1
     IBUF                           15
     LUT1                           38
     LUT2                           51
     LUT3                           79
     LUT4                          147
     MUX2_LUT5                      99
     MUX2_LUT6                      40
     MUX2_LUT7                      16
     MUX2_LUT8                       6
     OBUF                            8
     VCC                             1

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: e49e942bde, CPU: user 1.22s system 0.05s, MEM: 70.98 MB peak
Yosys 0.50+56 (git sha1 176131b50, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 26% 8x techmap (0 sec), 9% 27x opt_clean (0 sec), ...
