Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.memory_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC_unit
Compiling module xil_defaultlib.IR_unit
Compiling module xil_defaultlib.memory_mux
Compiling module xil_defaultlib.data_mux
Compiling module xil_defaultlib.RISC_MIPS_processor
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
