/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
/*
 * Synaptics AS470 clock tree IDs
 *
 * Copyright (C) 2020 Synaptics Incorporated
 *
 * Author: Benson Gui <begu@synaptics.com>
 */

/* common clks */
#define CLK_CPUFASTREF		0
#define CLK_MEMFASTREF		1
#define CLK_CFG			2
#define CLK_PERIFSYS		3
#define CLK_ATB			4
#define CLK_APBCORE		5
#define CLK_EMMC		6
#define CLK_SD0			7
#define CLK_USB2TEST		8
#define CLK_NPU			9
#define CLK_SYS			10
#define CLK_USB2TEST480MG0	11
#define CLK_USB2TEST480MG1	12
#define CLK_USB2TEST480MG2	13
#define CLK_USB2TEST100MG0	14
#define CLK_USB2TEST100MG1	15
#define CLK_USB2TEST100MG2	16
#define CLK_USB2TEST100MG3	17
#define CLK_AIOSYS		18

/* gate clks */
#define CLK_USB0CORE		0
#define CLK_SDIOSYS		1
#define CLK_EMMCSYS		2
#define CLK_PBRIDGECORE		3
#define CLK_NPUAXI		4
