// Seed: 2623974064
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  always @(*) begin
    if (1'b0) begin
      id_1 = (id_1);
      id_1 = id_4;
      id_2 <= 1;
      #(1);
    end
  end
  assign id_1 = id_1;
  always @(id_3 or posedge id_1) begin
    id_1 <= id_2;
  end
endmodule
