Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date              : Mon Sep  7 00:28:39 2020
| Host              : LPHPOMEN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: processor_zipi8/state_machine_i/t_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTPADOUTP[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 2 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.730        0.000                      0                  893        0.032        0.000                      0                  893        0.500        0.000                       0                   162  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK_300_P             {0.000 1.666}        3.333           300.030         
  clk_out1_clk_wiz_0  {0.000 4.999}        9.999           100.010         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_300_P                                                                                                                                                               0.500        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.730        0.000                      0                  893        0.032        0.000                      0                  893        4.457        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_300_P
  To Clock:  CLK_300_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_300_P
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { CLK_300_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X1Y1  clock_gen/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X1Y1  clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  clock_gen/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/program_counter_i/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.301ns (38.280%)  route 3.710ns (61.720%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 13.236 - 9.999 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.956ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.868ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     3.019    test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     3.953 r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=16, routed)          0.511     4.464    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/ADDRA1
    SLICE_X67Y247        RAMD32 (Prop_A5LUT_SLICEM_RADR1_O)
                                                      0.139     4.603 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/RAMA/O
                         net (fo=2, routed)           0.252     4.855    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/sy[0]
    SLICE_X68Y246        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.954 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_0_255_0_0_i_9/O
                         net (fo=35, routed)          0.712     5.666    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/A0
    SLICE_X70Y244        RAMS64E (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.814 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.023     5.837    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/OB
    SLICE_X70Y244        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.898 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     5.898    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/O1
    SLICE_X70Y244        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.926 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289     6.215    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_1_0[0]
    SLICE_X68Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.313 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_0_0_i_1/O
                         net (fo=6, routed)           0.163     6.476    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_3_0[0]
    SLICE_X66Y245        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.599 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10/O
                         net (fo=1, routed)           0.151     6.750    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10_n_0
    SLICE_X68Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     6.874 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6/O
                         net (fo=1, routed)           0.180     7.054    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6_n_0
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.090 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4/O
                         net (fo=1, routed)           0.091     7.181    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4_n_0
    SLICE_X70Y246        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.279 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_2/O
                         net (fo=40, routed)          0.226     7.505    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_5
    SLICE_X70Y249        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     7.556 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_7/O
                         net (fo=8, routed)           0.265     7.821    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/bbstub_doutb[16]
    SLICE_X69Y246        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     7.944 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_9/O
                         net (fo=10, routed)          0.258     8.202    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_9_n_0
    SLICE_X70Y249        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.302 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[11]_i_7/O
                         net (fo=10, routed)          0.343     8.645    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/p_12_in30_in
    SLICE_X68Y251        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     8.696 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[7]_i_3/O
                         net (fo=1, routed)           0.196     8.892    processor_zipi8/program_counter_i/pc_reg[7]_0
    SLICE_X66Y250        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     8.980 r  processor_zipi8/program_counter_i/pc[7]_i_1/O
                         net (fo=1, routed)           0.050     9.030    processor_zipi8/program_counter_i/p_0_in[7]
    SLICE_X66Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     9.999    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.645    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.669 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.567    13.236    processor_zipi8/program_counter_i/clk
    SLICE_X66Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[7]/C
                         clock pessimism             -0.439    12.797    
                         clock uncertainty           -0.062    12.735    
    SLICE_X66Y250        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.760    processor_zipi8/program_counter_i/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/program_counter_i/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 2.383ns (39.930%)  route 3.585ns (60.070%))
  Logic Levels:           15  (LUT3=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 13.236 - 9.999 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.956ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.868ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     3.019    test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     3.953 r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=16, routed)          0.511     4.464    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/ADDRA1
    SLICE_X67Y247        RAMD32 (Prop_A5LUT_SLICEM_RADR1_O)
                                                      0.139     4.603 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/RAMA/O
                         net (fo=2, routed)           0.252     4.855    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/sy[0]
    SLICE_X68Y246        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.954 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_0_255_0_0_i_9/O
                         net (fo=35, routed)          0.712     5.666    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/A0
    SLICE_X70Y244        RAMS64E (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.814 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.023     5.837    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/OB
    SLICE_X70Y244        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.898 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     5.898    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/O1
    SLICE_X70Y244        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.926 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289     6.215    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_1_0[0]
    SLICE_X68Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.313 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_0_0_i_1/O
                         net (fo=6, routed)           0.163     6.476    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_3_0[0]
    SLICE_X66Y245        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.599 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10/O
                         net (fo=1, routed)           0.151     6.750    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10_n_0
    SLICE_X68Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     6.874 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6/O
                         net (fo=1, routed)           0.180     7.054    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6_n_0
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.090 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4/O
                         net (fo=1, routed)           0.091     7.181    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4_n_0
    SLICE_X70Y246        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.279 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_2/O
                         net (fo=40, routed)          0.226     7.505    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_5
    SLICE_X70Y249        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     7.556 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_7/O
                         net (fo=8, routed)           0.265     7.821    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/bbstub_doutb[16]
    SLICE_X69Y246        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     7.944 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_9/O
                         net (fo=10, routed)          0.258     8.202    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_9_n_0
    SLICE_X70Y249        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.302 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[11]_i_7/O
                         net (fo=10, routed)          0.309     8.611    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/p_12_in30_in
    SLICE_X68Y250        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     8.708 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[11]_i_2/O
                         net (fo=1, routed)           0.107     8.815    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/pc2_value[11]
    SLICE_X66Y250        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     8.939 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[11]_i_1/O
                         net (fo=1, routed)           0.048     8.987    processor_zipi8/program_counter_i/D[1]
    SLICE_X66Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     9.999    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.645    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.669 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.567    13.236    processor_zipi8/program_counter_i/clk
    SLICE_X66Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[11]/C
                         clock pessimism             -0.439    12.797    
                         clock uncertainty           -0.062    12.735    
    SLICE_X66Y250        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    12.760    processor_zipi8/program_counter_i/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/program_counter_i/pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 2.374ns (39.832%)  route 3.586ns (60.168%))
  Logic Levels:           15  (LUT3=1 LUT5=4 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 13.241 - 9.999 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.956ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.868ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     3.019    test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     3.953 r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=16, routed)          0.511     4.464    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/ADDRA1
    SLICE_X67Y247        RAMD32 (Prop_A5LUT_SLICEM_RADR1_O)
                                                      0.139     4.603 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/RAMA/O
                         net (fo=2, routed)           0.252     4.855    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/sy[0]
    SLICE_X68Y246        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.954 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_0_255_0_0_i_9/O
                         net (fo=35, routed)          0.712     5.666    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/A0
    SLICE_X70Y244        RAMS64E (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.814 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.023     5.837    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/OB
    SLICE_X70Y244        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.898 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     5.898    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/O1
    SLICE_X70Y244        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.926 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289     6.215    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_1_0[0]
    SLICE_X68Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.313 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_0_0_i_1/O
                         net (fo=6, routed)           0.163     6.476    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_3_0[0]
    SLICE_X66Y245        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.599 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10/O
                         net (fo=1, routed)           0.151     6.750    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10_n_0
    SLICE_X68Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     6.874 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6/O
                         net (fo=1, routed)           0.180     7.054    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6_n_0
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.090 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4/O
                         net (fo=1, routed)           0.091     7.181    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4_n_0
    SLICE_X70Y246        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.279 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_2/O
                         net (fo=40, routed)          0.226     7.505    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_5
    SLICE_X70Y249        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     7.556 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_7/O
                         net (fo=8, routed)           0.265     7.821    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/bbstub_doutb[16]
    SLICE_X69Y246        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     7.944 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_9/O
                         net (fo=10, routed)          0.258     8.202    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_9_n_0
    SLICE_X70Y249        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.302 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[11]_i_7/O
                         net (fo=10, routed)          0.304     8.606    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/p_12_in30_in
    SLICE_X68Y250        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     8.696 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[10]_i_3/O
                         net (fo=1, routed)           0.089     8.785    processor_zipi8/program_counter_i/pc_reg[10]_0
    SLICE_X67Y250        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     8.907 r  processor_zipi8/program_counter_i/pc[10]_i_1/O
                         net (fo=1, routed)           0.072     8.979    processor_zipi8/program_counter_i/p_0_in[10]
    SLICE_X67Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     9.999    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.645    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.669 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.572    13.241    processor_zipi8/program_counter_i/clk
    SLICE_X67Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[10]/C
                         clock pessimism             -0.439    12.802    
                         clock uncertainty           -0.062    12.740    
    SLICE_X67Y250        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.765    processor_zipi8/program_counter_i/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/program_counter_i/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.347ns (39.578%)  route 3.583ns (60.422%))
  Logic Levels:           15  (LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 13.238 - 9.999 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.956ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.868ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     3.019    test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     3.953 r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=16, routed)          0.511     4.464    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/ADDRA1
    SLICE_X67Y247        RAMD32 (Prop_A5LUT_SLICEM_RADR1_O)
                                                      0.139     4.603 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/RAMA/O
                         net (fo=2, routed)           0.252     4.855    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/sy[0]
    SLICE_X68Y246        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.954 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_0_255_0_0_i_9/O
                         net (fo=35, routed)          0.712     5.666    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/A0
    SLICE_X70Y244        RAMS64E (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.814 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.023     5.837    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/OB
    SLICE_X70Y244        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.898 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     5.898    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/O1
    SLICE_X70Y244        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.926 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289     6.215    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_1_0[0]
    SLICE_X68Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.313 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_0_0_i_1/O
                         net (fo=6, routed)           0.163     6.476    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_3_0[0]
    SLICE_X66Y245        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.599 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10/O
                         net (fo=1, routed)           0.151     6.750    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10_n_0
    SLICE_X68Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     6.874 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6/O
                         net (fo=1, routed)           0.180     7.054    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6_n_0
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.090 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4/O
                         net (fo=1, routed)           0.091     7.181    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4_n_0
    SLICE_X70Y246        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.279 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_2/O
                         net (fo=40, routed)          0.226     7.505    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_5
    SLICE_X70Y249        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     7.556 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_7/O
                         net (fo=8, routed)           0.265     7.821    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/bbstub_doutb[16]
    SLICE_X69Y246        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     7.944 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_9/O
                         net (fo=10, routed)          0.258     8.202    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_9_n_0
    SLICE_X70Y249        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.302 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[11]_i_7/O
                         net (fo=10, routed)          0.304     8.606    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/p_12_in30_in
    SLICE_X68Y250        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     8.702 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[9]_i_3/O
                         net (fo=1, routed)           0.109     8.811    processor_zipi8/program_counter_i/pc_reg[9]_0
    SLICE_X68Y251        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     8.900 r  processor_zipi8/program_counter_i/pc[9]_i_1/O
                         net (fo=1, routed)           0.049     8.949    processor_zipi8/program_counter_i/p_0_in[9]
    SLICE_X68Y251        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     9.999    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.645    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.669 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.569    13.238    processor_zipi8/program_counter_i/clk
    SLICE_X68Y251        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[9]/C
                         clock pessimism             -0.439    12.799    
                         clock uncertainty           -0.062    12.737    
    SLICE_X68Y251        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.762    processor_zipi8/program_counter_i/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/program_counter_i/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.286ns (38.550%)  route 3.644ns (61.450%))
  Logic Levels:           15  (LUT3=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 13.245 - 9.999 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.956ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.868ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     3.019    test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     3.953 r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=16, routed)          0.511     4.464    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/ADDRA1
    SLICE_X67Y247        RAMD32 (Prop_A5LUT_SLICEM_RADR1_O)
                                                      0.139     4.603 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/RAMA/O
                         net (fo=2, routed)           0.252     4.855    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/sy[0]
    SLICE_X68Y246        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.954 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_0_255_0_0_i_9/O
                         net (fo=35, routed)          0.712     5.666    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/A0
    SLICE_X70Y244        RAMS64E (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.814 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.023     5.837    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/OB
    SLICE_X70Y244        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.898 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     5.898    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/O1
    SLICE_X70Y244        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.926 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289     6.215    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_1_0[0]
    SLICE_X68Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.313 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_0_0_i_1/O
                         net (fo=6, routed)           0.163     6.476    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_3_0[0]
    SLICE_X66Y245        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.599 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10/O
                         net (fo=1, routed)           0.151     6.750    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10_n_0
    SLICE_X68Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     6.874 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6/O
                         net (fo=1, routed)           0.180     7.054    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6_n_0
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.090 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4/O
                         net (fo=1, routed)           0.091     7.181    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4_n_0
    SLICE_X70Y246        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.279 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_2/O
                         net (fo=40, routed)          0.226     7.505    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_5
    SLICE_X70Y249        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     7.556 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_7/O
                         net (fo=8, routed)           0.265     7.821    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/bbstub_doutb[16]
    SLICE_X69Y246        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     7.944 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_9/O
                         net (fo=10, routed)          0.258     8.202    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_9_n_0
    SLICE_X70Y249        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     8.302 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[11]_i_7/O
                         net (fo=10, routed)          0.343     8.645    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/p_12_in30_in
    SLICE_X68Y251        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     8.718 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[8]_i_3/O
                         net (fo=1, routed)           0.108     8.826    processor_zipi8/program_counter_i/pc_reg[8]_0
    SLICE_X67Y251        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     8.877 r  processor_zipi8/program_counter_i/pc[8]_i_1/O
                         net (fo=1, routed)           0.072     8.949    processor_zipi8/program_counter_i/p_0_in[8]
    SLICE_X67Y251        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     9.999    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.645    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.669 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576    13.245    processor_zipi8/program_counter_i/clk
    SLICE_X67Y251        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[8]/C
                         clock pessimism             -0.439    12.806    
                         clock uncertainty           -0.062    12.744    
    SLICE_X67Y251        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    12.769    processor_zipi8/program_counter_i/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  3.820    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/program_counter_i/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.371ns (41.220%)  route 3.381ns (58.780%))
  Logic Levels:           15  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.237ns = ( 13.236 - 9.999 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.956ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.868ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     3.019    test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     3.953 r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=16, routed)          0.511     4.464    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/ADDRA1
    SLICE_X67Y247        RAMD32 (Prop_A5LUT_SLICEM_RADR1_O)
                                                      0.139     4.603 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/RAMA/O
                         net (fo=2, routed)           0.252     4.855    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/sy[0]
    SLICE_X68Y246        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.954 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_0_255_0_0_i_9/O
                         net (fo=35, routed)          0.712     5.666    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/A0
    SLICE_X70Y244        RAMS64E (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.814 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.023     5.837    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/OB
    SLICE_X70Y244        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.898 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     5.898    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/O1
    SLICE_X70Y244        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.926 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289     6.215    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_1_0[0]
    SLICE_X68Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.313 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_0_0_i_1/O
                         net (fo=6, routed)           0.163     6.476    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_3_0[0]
    SLICE_X66Y245        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.599 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10/O
                         net (fo=1, routed)           0.151     6.750    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10_n_0
    SLICE_X68Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     6.874 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6/O
                         net (fo=1, routed)           0.180     7.054    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6_n_0
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.090 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4/O
                         net (fo=1, routed)           0.091     7.181    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4_n_0
    SLICE_X70Y246        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.279 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_2/O
                         net (fo=40, routed)          0.249     7.528    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_5
    SLICE_X69Y248        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     7.596 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_23/O
                         net (fo=1, routed)           0.115     7.711    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_23_n_0
    SLICE_X70Y248        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     7.799 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_10/O
                         net (fo=6, routed)           0.354     8.153    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_10_n_0
    SLICE_X68Y249        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     8.301 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_5/O
                         net (fo=2, routed)           0.044     8.345    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/p_10_in27_in
    SLICE_X68Y249        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     8.435 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_3/O
                         net (fo=1, routed)           0.198     8.633    processor_zipi8/program_counter_i/pc_reg[6]_0
    SLICE_X66Y250        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     8.722 r  processor_zipi8/program_counter_i/pc[6]_i_1/O
                         net (fo=1, routed)           0.049     8.771    processor_zipi8/program_counter_i/p_0_in[6]
    SLICE_X66Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     9.999    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.645    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.669 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.567    13.236    processor_zipi8/program_counter_i/clk
    SLICE_X66Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc_reg[6]/C
                         clock pessimism             -0.439    12.797    
                         clock uncertainty           -0.062    12.735    
    SLICE_X66Y250        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.760    processor_zipi8/program_counter_i/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/program_counter_i/pc2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 2.478ns (43.043%)  route 3.279ns (56.957%))
  Logic Levels:           16  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.956ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.868ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     3.019    test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     3.953 r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=16, routed)          0.511     4.464    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/ADDRA1
    SLICE_X67Y247        RAMD32 (Prop_A5LUT_SLICEM_RADR1_O)
                                                      0.139     4.603 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/RAMA/O
                         net (fo=2, routed)           0.252     4.855    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/sy[0]
    SLICE_X68Y246        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.954 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_0_255_0_0_i_9/O
                         net (fo=35, routed)          0.712     5.666    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/A0
    SLICE_X70Y244        RAMS64E (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.814 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.023     5.837    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/OB
    SLICE_X70Y244        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.898 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     5.898    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/O1
    SLICE_X70Y244        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.926 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289     6.215    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_1_0[0]
    SLICE_X68Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.313 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_0_0_i_1/O
                         net (fo=6, routed)           0.163     6.476    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_3_0[0]
    SLICE_X66Y245        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.599 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10/O
                         net (fo=1, routed)           0.151     6.750    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10_n_0
    SLICE_X68Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     6.874 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6/O
                         net (fo=1, routed)           0.180     7.054    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6_n_0
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.090 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4/O
                         net (fo=1, routed)           0.091     7.181    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4_n_0
    SLICE_X70Y246        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.279 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_2/O
                         net (fo=40, routed)          0.249     7.528    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_5
    SLICE_X69Y248        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     7.596 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_23/O
                         net (fo=1, routed)           0.115     7.711    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_23_n_0
    SLICE_X70Y248        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     7.799 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_10/O
                         net (fo=6, routed)           0.354     8.153    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_10_n_0
    SLICE_X68Y249        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     8.301 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_5/O
                         net (fo=2, routed)           0.129     8.430    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/p_10_in27_in
    SLICE_X69Y249        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     8.519 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2[7]_i_3/O
                         net (fo=1, routed)           0.008     8.527    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2[7]_i_3_n_0
    SLICE_X69Y249        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.642 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.668    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[7]_i_1_n_0
    SLICE_X69Y250        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     8.750 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.026     8.776    processor_zipi8/program_counter_i/pc2_reg[11]_1[11]
    SLICE_X69Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     9.999    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.645    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.669 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.570    13.239    processor_zipi8/program_counter_i/clk
    SLICE_X69Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc2_reg[11]/C
                         clock pessimism             -0.393    12.846    
                         clock uncertainty           -0.062    12.784    
    SLICE_X69Y250        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.809    processor_zipi8/program_counter_i/pc2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/program_counter_i/pc2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 2.472ns (42.991%)  route 3.278ns (57.009%))
  Logic Levels:           16  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.956ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.868ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     3.019    test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     3.953 r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=16, routed)          0.511     4.464    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/ADDRA1
    SLICE_X67Y247        RAMD32 (Prop_A5LUT_SLICEM_RADR1_O)
                                                      0.139     4.603 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/RAMA/O
                         net (fo=2, routed)           0.252     4.855    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/sy[0]
    SLICE_X68Y246        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.954 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_0_255_0_0_i_9/O
                         net (fo=35, routed)          0.712     5.666    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/A0
    SLICE_X70Y244        RAMS64E (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.814 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.023     5.837    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/OB
    SLICE_X70Y244        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.898 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     5.898    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/O1
    SLICE_X70Y244        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.926 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289     6.215    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_1_0[0]
    SLICE_X68Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.313 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_0_0_i_1/O
                         net (fo=6, routed)           0.163     6.476    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_3_0[0]
    SLICE_X66Y245        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.599 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10/O
                         net (fo=1, routed)           0.151     6.750    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10_n_0
    SLICE_X68Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     6.874 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6/O
                         net (fo=1, routed)           0.180     7.054    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6_n_0
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.090 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4/O
                         net (fo=1, routed)           0.091     7.181    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4_n_0
    SLICE_X70Y246        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.279 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_2/O
                         net (fo=40, routed)          0.249     7.528    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_5
    SLICE_X69Y248        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     7.596 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_23/O
                         net (fo=1, routed)           0.115     7.711    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_23_n_0
    SLICE_X70Y248        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     7.799 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_10/O
                         net (fo=6, routed)           0.354     8.153    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_10_n_0
    SLICE_X68Y249        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     8.301 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_5/O
                         net (fo=2, routed)           0.129     8.430    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/p_10_in27_in
    SLICE_X69Y249        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     8.519 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2[7]_i_3/O
                         net (fo=1, routed)           0.008     8.527    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2[7]_i_3_n_0
    SLICE_X69Y249        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.642 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.668    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[7]_i_1_n_0
    SLICE_X69Y250        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     8.744 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.025     8.769    processor_zipi8/program_counter_i/pc2_reg[11]_1[9]
    SLICE_X69Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     9.999    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.645    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.669 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.570    13.239    processor_zipi8/program_counter_i/clk
    SLICE_X69Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc2_reg[9]/C
                         clock pessimism             -0.393    12.846    
                         clock uncertainty           -0.062    12.784    
    SLICE_X69Y250        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.809    processor_zipi8/program_counter_i/pc2_reg[9]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.769    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/program_counter_i/pc2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 2.463ns (42.894%)  route 3.279ns (57.106%))
  Logic Levels:           16  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.956ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.868ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     3.019    test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     3.953 r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=16, routed)          0.511     4.464    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/ADDRA1
    SLICE_X67Y247        RAMD32 (Prop_A5LUT_SLICEM_RADR1_O)
                                                      0.139     4.603 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/RAMA/O
                         net (fo=2, routed)           0.252     4.855    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/sy[0]
    SLICE_X68Y246        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.954 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_0_255_0_0_i_9/O
                         net (fo=35, routed)          0.712     5.666    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/A0
    SLICE_X70Y244        RAMS64E (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.814 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.023     5.837    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/OB
    SLICE_X70Y244        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.898 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     5.898    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/O1
    SLICE_X70Y244        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.926 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289     6.215    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_1_0[0]
    SLICE_X68Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.313 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_0_0_i_1/O
                         net (fo=6, routed)           0.163     6.476    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_3_0[0]
    SLICE_X66Y245        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.599 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10/O
                         net (fo=1, routed)           0.151     6.750    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10_n_0
    SLICE_X68Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     6.874 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6/O
                         net (fo=1, routed)           0.180     7.054    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6_n_0
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.090 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4/O
                         net (fo=1, routed)           0.091     7.181    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4_n_0
    SLICE_X70Y246        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.279 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_2/O
                         net (fo=40, routed)          0.249     7.528    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_5
    SLICE_X69Y248        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     7.596 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_23/O
                         net (fo=1, routed)           0.115     7.711    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_23_n_0
    SLICE_X70Y248        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     7.799 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_10/O
                         net (fo=6, routed)           0.354     8.153    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_10_n_0
    SLICE_X68Y249        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     8.301 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_5/O
                         net (fo=2, routed)           0.129     8.430    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/p_10_in27_in
    SLICE_X69Y249        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     8.519 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2[7]_i_3/O
                         net (fo=1, routed)           0.008     8.527    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2[7]_i_3_n_0
    SLICE_X69Y249        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.642 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.668    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[7]_i_1_n_0
    SLICE_X69Y250        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     8.735 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.026     8.761    processor_zipi8/program_counter_i/pc2_reg[11]_1[10]
    SLICE_X69Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     9.999    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.645    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.669 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.570    13.239    processor_zipi8/program_counter_i/clk
    SLICE_X69Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc2_reg[10]/C
                         clock pessimism             -0.393    12.846    
                         clock uncertainty           -0.062    12.784    
    SLICE_X69Y250        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.809    processor_zipi8/program_counter_i/pc2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/program_counter_i/pc2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 2.452ns (42.792%)  route 3.278ns (57.208%))
  Logic Levels:           16  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns = ( 13.239 - 9.999 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    -0.393ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.956ns, distribution 0.959ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.868ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.915     3.019    test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y49         RAMB36E2                                     r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[5])
                                                      0.934     3.953 r  test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTADOUT[5]
                         net (fo=16, routed)          0.511     4.464    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/ADDRA1
    SLICE_X67Y247        RAMD32 (Prop_A5LUT_SLICEM_RADR1_O)
                                                      0.139     4.603 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_r1_0_31_0_7/RAMA/O
                         net (fo=2, routed)           0.252     4.855    processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/sy[0]
    SLICE_X68Y246        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     4.954 r  processor_zipi8/two_banks_of_16_gp_reg_i/sy_bank/ram_s_reg_0_255_0_0_i_9/O
                         net (fo=35, routed)          0.712     5.666    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/A0
    SLICE_X70Y244        RAMS64E (Prop_F6LUT_SLICEM_ADR0_O)
                                                      0.148     5.814 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/RAMS64E_B/O
                         net (fo=1, routed)           0.023     5.837    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/OB
    SLICE_X70Y244        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.898 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000     5.898    processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/O1
    SLICE_X70Y244        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.926 r  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.289     6.215    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_1_0[0]
    SLICE_X68Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.313 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_0_0_i_1/O
                         net (fo=6, routed)           0.163     6.476    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/ram_s_reg_0_31_7_7_i_3_0[0]
    SLICE_X66Y245        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     6.599 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10/O
                         net (fo=1, routed)           0.151     6.750    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_10_n_0
    SLICE_X68Y244        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     6.874 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6/O
                         net (fo=1, routed)           0.180     7.054    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_6_n_0
    SLICE_X69Y246        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.090 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4/O
                         net (fo=1, routed)           0.091     7.181    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_4_n_0
    SLICE_X70Y246        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     7.279 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_2/O
                         net (fo=40, routed)          0.249     7.528    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/guessed_value_is_used_i_5
    SLICE_X69Y248        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     7.596 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_23/O
                         net (fo=1, routed)           0.115     7.711    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_23_n_0
    SLICE_X70Y248        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     7.799 f  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_10/O
                         net (fo=6, routed)           0.354     8.153    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[5]_i_10_n_0
    SLICE_X68Y249        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     8.301 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc[6]_i_5/O
                         net (fo=2, routed)           0.129     8.430    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/program_counter_i/p_10_in27_in
    SLICE_X69Y249        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     8.519 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2[7]_i_3/O
                         net (fo=1, routed)           0.008     8.527    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2[7]_i_3_n_0
    SLICE_X69Y249        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     8.642 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     8.668    processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[7]_i_1_n_0
    SLICE_X69Y250        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.724 r  processor_zipi8/two_banks_of_16_gp_reg_i/sx_bank/pc2_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.025     8.749    processor_zipi8/program_counter_i/pc2_reg[11]_1[8]
    SLICE_X69Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     9.999    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.645    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.669 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.570    13.239    processor_zipi8/program_counter_i/clk
    SLICE_X69Y250        FDRE                                         r  processor_zipi8/program_counter_i/pc2_reg[8]/C
                         clock pessimism             -0.393    12.846    
                         clock uncertainty           -0.062    12.784    
    SLICE_X69Y250        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    12.809    processor_zipi8/program_counter_i/pc2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  4.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_zipi8/stack_i/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.576ns (routing 0.868ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.956ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.646    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.670 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576     3.246    processor_zipi8/stack_i/clk
    SLICE_X71Y248        FDRE                                         r  processor_zipi8/stack_i/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.304 r  processor_zipi8/stack_i/stack_pointer_reg[2]/Q
                         net (fo=56, routed)          0.172     3.476    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/A2
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.808     2.912    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/WCLK
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/DP/CLK
                         clock pessimism              0.441     3.354    
    SLICE_X70Y250        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.444    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_zipi8/stack_i/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.576ns (routing 0.868ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.956ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.646    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.670 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576     3.246    processor_zipi8/stack_i/clk
    SLICE_X71Y248        FDRE                                         r  processor_zipi8/stack_i/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.304 r  processor_zipi8/stack_i/stack_pointer_reg[2]/Q
                         net (fo=56, routed)          0.172     3.476    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/A2
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.808     2.912    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/WCLK
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/SP/CLK
                         clock pessimism              0.441     3.354    
    SLICE_X70Y250        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.444    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_zipi8/stack_i/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.576ns (routing 0.868ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.956ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.646    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.670 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576     3.246    processor_zipi8/stack_i/clk
    SLICE_X71Y248        FDRE                                         r  processor_zipi8/stack_i/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.304 r  processor_zipi8/stack_i/stack_pointer_reg[2]/Q
                         net (fo=56, routed)          0.172     3.476    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/A2
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.808     2.912    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/WCLK
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/DP/CLK
                         clock pessimism              0.441     3.354    
    SLICE_X70Y250        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.444    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/DP
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_zipi8/stack_i/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.576ns (routing 0.868ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.956ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.646    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.670 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576     3.246    processor_zipi8/stack_i/clk
    SLICE_X71Y248        FDRE                                         r  processor_zipi8/stack_i/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.304 r  processor_zipi8/stack_i/stack_pointer_reg[2]/Q
                         net (fo=56, routed)          0.172     3.476    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/A2
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.808     2.912    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/WCLK
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/SP/CLK
                         clock pessimism              0.441     3.354    
    SLICE_X70Y250        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.444    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_zipi8/stack_i/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.576ns (routing 0.868ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.956ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.646    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.670 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576     3.246    processor_zipi8/stack_i/clk
    SLICE_X71Y248        FDRE                                         r  processor_zipi8/stack_i/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.304 r  processor_zipi8/stack_i/stack_pointer_reg[2]/Q
                         net (fo=56, routed)          0.172     3.476    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/A2
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.808     2.912    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/WCLK
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/DP/CLK
                         clock pessimism              0.441     3.354    
    SLICE_X70Y250        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.444    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/DP
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_zipi8/stack_i/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.576ns (routing 0.868ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.956ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.646    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.670 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576     3.246    processor_zipi8/stack_i/clk
    SLICE_X71Y248        FDRE                                         r  processor_zipi8/stack_i/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.304 r  processor_zipi8/stack_i/stack_pointer_reg[2]/Q
                         net (fo=56, routed)          0.172     3.476    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/A2
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.808     2.912    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/WCLK
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/SP/CLK
                         clock pessimism              0.441     3.354    
    SLICE_X70Y250        RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.444    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_zipi8/stack_i/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.576ns (routing 0.868ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.956ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.646    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.670 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576     3.246    processor_zipi8/stack_i/clk
    SLICE_X71Y248        FDRE                                         r  processor_zipi8/stack_i/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.304 r  processor_zipi8/stack_i/stack_pointer_reg[2]/Q
                         net (fo=56, routed)          0.172     3.476    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/A2
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.808     2.912    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/WCLK
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/DP/CLK
                         clock pessimism              0.441     3.354    
    SLICE_X70Y250        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.444    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/DP
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_zipi8/stack_i/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.576ns (routing 0.868ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.956ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.646    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.670 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576     3.246    processor_zipi8/stack_i/clk
    SLICE_X71Y248        FDRE                                         r  processor_zipi8/stack_i/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.304 r  processor_zipi8/stack_i/stack_pointer_reg[2]/Q
                         net (fo=56, routed)          0.172     3.476    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/A2
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.808     2.912    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/WCLK
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/SP/CLK
                         clock pessimism              0.441     3.354    
    SLICE_X70Y250        RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.444    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_zipi8/stack_i/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.576ns (routing 0.868ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.956ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.646    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.670 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576     3.246    processor_zipi8/stack_i/clk
    SLICE_X71Y248        FDRE                                         r  processor_zipi8/stack_i/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.304 r  processor_zipi8/stack_i/stack_pointer_reg[2]/Q
                         net (fo=56, routed)          0.172     3.476    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/A2
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.808     2.912    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/WCLK
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/DP/CLK
                         clock pessimism              0.441     3.354    
    SLICE_X70Y250        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.444    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/DP
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processor_zipi8/stack_i/stack_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.058ns (25.217%)  route 0.172ns (74.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.912ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Net Delay (Source):      1.576ns (routing 0.868ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.808ns (routing 0.956ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.646    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.670 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.576     3.246    processor_zipi8/stack_i/clk
    SLICE_X71Y248        FDRE                                         r  processor_zipi8/stack_i/stack_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y248        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.304 r  processor_zipi8/stack_i/stack_pointer_reg[2]/Q
                         net (fo=56, routed)          0.172     3.476    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/A2
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    clock_gen/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.076    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.104 r  clock_gen/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=159, routed)         1.808     2.912    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/WCLK
    SLICE_X70Y250        RAMD32                                       r  processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/SP/CLK
                         clock pessimism              0.441     3.354    
    SLICE_X70Y250        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR2)
                                                      0.090     3.444    processor_zipi8/stack_i/stack_ram_high/ram_s_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         9.999
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         9.999       8.430      RAMB36_X2Y50   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         9.999       8.430      RAMB36_X2Y49   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y50   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X2Y49   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         9.999       8.709      BUFGCE_X1Y26   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         9.999       8.928      MMCM_X1Y1      clock_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     RAMS64E/CLK         n/a            1.064         9.999       8.935      SLICE_X70Y244  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_1_1/RAMS64E_D/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         9.999       8.935      SLICE_X67Y244  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_2_2/RAMS64E_A/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         9.999       8.935      SLICE_X67Y244  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_2_2/RAMS64E_B/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         9.999       8.935      SLICE_X67Y244  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X2Y50   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X2Y50   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y50   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y50   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y49   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y49   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y49   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y49   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.532         4.999       4.467      SLICE_X70Y244  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            0.532         4.999       4.467      SLICE_X67Y245  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X2Y50   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X2Y50   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X2Y50   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y50   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y49   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y49   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y49   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y49   test_program/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            0.532         4.999       4.467      SLICE_X67Y244  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            0.532         4.999       4.467      SLICE_X67Y244  processor_zipi8/spm_with_output_reg_i/spm_ram/ram_s_reg_0_255_2_2/RAMS64E_A/CLK



