

================================================================
== Vitis HLS Report for 'addrbound_1'
================================================================
* Date:           Sun Feb 25 01:46:21 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows"   --->   Operation 4 'read' 'rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols"   --->   Operation 5 'read' 'cols_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%write_ln1162 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rows_out, i32 %rows_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1162]   --->   Operation 6 'write' 'write_ln1162' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%write_ln1162 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %cols_out, i32 %cols_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1162]   --->   Operation 7 'write' 'write_ln1162' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = trunc i32 %rows_read"   --->   Operation 8 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_102 = trunc i32 %cols_read"   --->   Operation 9 'trunc' 'empty_102' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 10 [1/1] (6.32ns)   --->   "%mul_ln997 = mul i22 %empty, i22 %empty_102" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 10 'mul' 'mul_ln997' <Predicate = true> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i22.i3, i22 %mul_ln997, i3 0" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (2.34ns)   --->   "%add_ln997 = add i25 %shl_ln, i25 63" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 16 'add' 'add_ln997' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %add_ln997, i32 6, i32 24" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%write_ln997 = write void @_ssdm_op_Write.ap_auto.volatile.i19P0A, i19 %return_r, i19 %trunc_ln" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:997]   --->   Operation 18 'write' 'write_ln997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln1162 = ret" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1162]   --->   Operation 19 'ret' 'ret_ln1162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ return_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rows_read         (read          ) [ 0000]
cols_read         (read          ) [ 0000]
write_ln1162      (write         ) [ 0000]
write_ln1162      (write         ) [ 0000]
empty             (trunc         ) [ 0010]
empty_102         (trunc         ) [ 0010]
mul_ln997         (mul           ) [ 0001]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
shl_ln            (bitconcatenate) [ 0000]
add_ln997         (add           ) [ 0000]
trunc_ln          (partselect    ) [ 0000]
write_ln997       (write         ) [ 0000]
ret_ln1162        (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="return_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="return_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i22.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i19P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="rows_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="cols_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln1162_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1162/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln1162_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1162/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln997_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="19" slack="0"/>
<pin id="73" dir="0" index="2" bw="19" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln997/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="empty_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="empty_102_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_102/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="mul_ln997_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="22" slack="1"/>
<pin id="87" dir="0" index="1" bw="22" slack="1"/>
<pin id="88" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln997/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="shl_ln_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="25" slack="0"/>
<pin id="91" dir="0" index="1" bw="22" slack="1"/>
<pin id="92" dir="0" index="2" bw="1" slack="0"/>
<pin id="93" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln997_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="25" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln997/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="19" slack="0"/>
<pin id="104" dir="0" index="1" bw="25" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="0" index="3" bw="6" slack="0"/>
<pin id="107" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="empty_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="22" slack="1"/>
<pin id="115" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="118" class="1005" name="empty_102_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="22" slack="1"/>
<pin id="120" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="empty_102 "/>
</bind>
</comp>

<comp id="123" class="1005" name="mul_ln997_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="22" slack="1"/>
<pin id="125" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln997 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="42" pin="2"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="48" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="42" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="48" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="100"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="96" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="112"><net_src comp="102" pin="4"/><net_sink comp="70" pin=2"/></net>

<net id="116"><net_src comp="77" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="121"><net_src comp="81" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="126"><net_src comp="85" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="89" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: return_r | {3 }
	Port: rows_out | {1 }
	Port: cols_out | {1 }
 - Input state : 
	Port: addrbound.1 : rows | {1 }
	Port: addrbound.1 : cols | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		add_ln997 : 1
		trunc_ln : 2
		write_ln997 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|    add   |      add_ln997_fu_96     |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|    mul   |      mul_ln997_fu_85     |    1    |    0    |    24   |
|----------|--------------------------|---------|---------|---------|
|   read   |   rows_read_read_fu_42   |    0    |    0    |    0    |
|          |   cols_read_read_fu_48   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | write_ln1162_write_fu_54 |    0    |    0    |    0    |
|   write  | write_ln1162_write_fu_62 |    0    |    0    |    0    |
|          |  write_ln997_write_fu_70 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |        empty_fu_77       |    0    |    0    |    0    |
|          |      empty_102_fu_81     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln_fu_89       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|      trunc_ln_fu_102     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |    56   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|empty_102_reg_118|   22   |
|  empty_reg_113  |   22   |
|mul_ln997_reg_123|   22   |
+-----------------+--------+
|      Total      |   66   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   56   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   66   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   66   |   56   |
+-----------+--------+--------+--------+
