{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770314822835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770314822835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 23:37:02 2026 " "Processing started: Thu Feb 05 23:37:02 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770314822835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770314822835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart_Interface -c Uart_Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uart_Interface -c Uart_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770314822835 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770314823596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770314823596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Receiver " "Found entity 1: Uart_Receiver" {  } { { "Uart_Receiver.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770314833163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770314833163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Transmitter " "Found entity 1: Uart_Transmitter" {  } { { "Uart_Transmitter.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Transmitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770314833167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770314833167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_if " "Found entity 1: uart_if" {  } { { "uart_if.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/uart_if.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770314833168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770314833168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Interface " "Found entity 1: Uart_Interface" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770314833170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770314833170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uart_Interface " "Elaborating entity \"Uart_Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770314833226 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "uart.RxD uart.TxD Uart_Interface.sv(1) " "Bidirectional port \"uart.TxD\" at Uart_Interface.sv(1) has a one-way connection to bidirectional port \"uart.RxD\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770314833237 "|Uart_Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Transmitter Uart_Transmitter:tx_inst " "Elaborating entity \"Uart_Transmitter\" for hierarchy \"Uart_Transmitter:tx_inst\"" {  } { { "Uart_Interface.sv" "tx_inst" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770314833241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Uart_Transmitter.sv(32) " "Verilog HDL assignment warning at Uart_Transmitter.sv(32): truncated value with size 32 to match size of target (4)" {  } { { "Uart_Transmitter.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Transmitter.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770314833241 "|Uart_Interface|Uart_Transmitter:tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Uart_Transmitter.sv(41) " "Verilog HDL assignment warning at Uart_Transmitter.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "Uart_Transmitter.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Transmitter.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770314833241 "|Uart_Interface|Uart_Transmitter:tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Receiver Uart_Receiver:rx_inst " "Elaborating entity \"Uart_Receiver\" for hierarchy \"Uart_Receiver:rx_inst\"" {  } { { "Uart_Interface.sv" "rx_inst" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770314833241 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Uart_Receiver.sv(46) " "Verilog HDL assignment warning at Uart_Receiver.sv(46): truncated value with size 32 to match size of target (4)" {  } { { "Uart_Receiver.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Receiver.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770314833241 "|Uart_Interface|Uart_Receiver:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Uart_Receiver.sv(56) " "Verilog HDL assignment warning at Uart_Receiver.sv(56): truncated value with size 32 to match size of target (4)" {  } { { "Uart_Receiver.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Receiver.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770314833241 "|Uart_Interface|Uart_Receiver:rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Uart_Receiver.sv(68) " "Verilog HDL assignment warning at Uart_Receiver.sv(68): truncated value with size 32 to match size of target (5)" {  } { { "Uart_Receiver.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Receiver.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1770314833241 "|Uart_Interface|Uart_Receiver:rx_inst"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.valid_rx " "Inserted always-enabled tri-state buffer between \"uart.valid_rx\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[0\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[0\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[1\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[1\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[2\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[2\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[3\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[3\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[4\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[4\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[5\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[5\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[6\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[6\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.RxData\[7\] " "Inserted always-enabled tri-state buffer between \"uart.RxData\[7\]\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.busy " "Inserted always-enabled tri-state buffer between \"uart.busy\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "uart.TxD " "Inserted always-enabled tri-state buffer between \"uart.TxD\" and its non-tri-state driver." {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1770314834068 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1770314834068 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[0\] " "bidirectional pin \"uart.TxData\[0\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[1\] " "bidirectional pin \"uart.TxData\[1\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[2\] " "bidirectional pin \"uart.TxData\[2\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[3\] " "bidirectional pin \"uart.TxData\[3\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[4\] " "bidirectional pin \"uart.TxData\[4\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[5\] " "bidirectional pin \"uart.TxData\[5\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[6\] " "bidirectional pin \"uart.TxData\[6\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.TxData\[7\] " "bidirectional pin \"uart.TxData\[7\]\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.transmit " "bidirectional pin \"uart.transmit\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.reset " "bidirectional pin \"uart.reset\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "uart.clk " "bidirectional pin \"uart.clk\" has no driver" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1770314834068 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1770314834068 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "uart.busy " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"uart.busy\" is moved to its source" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "uart.RxD " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"uart.RxD\" is moved to its source" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1770314834068 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "uart.TxD " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"uart.TxD\" is moved to its source" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1770314834068 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1770314834068 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "uart.valid_rx~synth " "Node \"uart.valid_rx~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[0\]~synth " "Node \"uart.RxData\[0\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[1\]~synth " "Node \"uart.RxData\[1\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[2\]~synth " "Node \"uart.RxData\[2\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[3\]~synth " "Node \"uart.RxData\[3\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[4\]~synth " "Node \"uart.RxData\[4\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[5\]~synth " "Node \"uart.RxData\[5\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[6\]~synth " "Node \"uart.RxData\[6\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxData\[7\]~synth " "Node \"uart.RxData\[7\]~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.busy~synth " "Node \"uart.busy~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.RxD~synth " "Node \"uart.RxD~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""} { "Warning" "WMLS_MLS_NODE_NAME" "uart.TxD~synth " "Node \"uart.TxD~synth\"" {  } { { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1770314834106 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1770314834106 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1770314834231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1770314834914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770314834914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1770314835056 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1770314835056 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "23 " "Implemented 23 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1770314835056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1770314835056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1770314835056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770314835077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 23:37:15 2026 " "Processing ended: Thu Feb 05 23:37:15 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770314835077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770314835077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770314835077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770314835077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1770314836927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770314836927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 23:37:16 2026 " "Processing started: Thu Feb 05 23:37:16 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770314836927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1770314836927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Uart_Interface -c Uart_Interface " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Uart_Interface -c Uart_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1770314836927 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1770314837417 ""}
{ "Info" "0" "" "Project  = Uart_Interface" {  } {  } 0 0 "Project  = Uart_Interface" 0 0 "Fitter" 0 0 1770314837417 ""}
{ "Info" "0" "" "Revision = Uart_Interface" {  } {  } 0 0 "Revision = Uart_Interface" 0 0 "Fitter" 0 0 1770314837417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1770314837600 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1770314837600 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Uart_Interface 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Uart_Interface\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1770314837620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770314837764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1770314837764 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1770314838493 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1770314838673 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1770314839071 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1770314839868 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1770314867341 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "uart.clk~inputCLKENA0 48 global CLKCTRL_G10 " "uart.clk~inputCLKENA0 with 48 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1770314868224 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1770314868224 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770314868231 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1770314868271 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770314868282 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1770314868282 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1770314868286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1770314868288 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1770314868288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Uart_Interface.sdc " "Synopsys Design Constraints File file not found: 'Uart_Interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1770314871041 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1770314871048 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1770314871056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1770314871058 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1770314871060 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1770314871119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1770314871119 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1770314871119 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:33 " "Fitter preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770314871430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1770314889926 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1770314890626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770314895732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1770314897864 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1770314914253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770314914253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1770314919103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y35 X89_Y45 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45" {  } { { "loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y35 to location X89_Y45"} { { 12 { 0 ""} 78 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1770314939839 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1770314939839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1770314943356 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1770314943356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770314943370 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.44 " "Total time spent on timing analysis during the Fitter is 1.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1770314947866 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770314948026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770314949512 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1770314949512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1770314953547 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1770314965576 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "23 " "Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.valid_rx a permanently enabled " "Pin uart.valid_rx has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.valid_rx } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.RxData\[0\] a permanently enabled " "Pin uart.RxData\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.RxData[0] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.RxData\[1\] a permanently enabled " "Pin uart.RxData\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.RxData[1] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.RxData\[2\] a permanently enabled " "Pin uart.RxData\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.RxData[2] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.RxData\[3\] a permanently enabled " "Pin uart.RxData\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.RxData[3] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.RxData\[4\] a permanently enabled " "Pin uart.RxData\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.RxData[4] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.RxData\[5\] a permanently enabled " "Pin uart.RxData\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.RxData[5] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.RxData\[6\] a permanently enabled " "Pin uart.RxData\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.RxData[6] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.RxData\[7\] a permanently enabled " "Pin uart.RxData\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.RxData[7] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.busy a permanently enabled " "Pin uart.busy has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.busy } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.RxD a permanently enabled " "Pin uart.RxD has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.RxD } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart.RxD" } } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.TxD a permanently enabled " "Pin uart.TxD has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.TxD } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.TxData\[0\] a permanently disabled " "Pin uart.TxData\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.TxData[0] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.TxData\[1\] a permanently disabled " "Pin uart.TxData\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.TxData[1] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.TxData\[2\] a permanently disabled " "Pin uart.TxData\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.TxData[2] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.TxData\[3\] a permanently disabled " "Pin uart.TxData\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.TxData[3] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.TxData\[4\] a permanently disabled " "Pin uart.TxData\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.TxData[4] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.TxData\[5\] a permanently disabled " "Pin uart.TxData\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.TxData[5] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.TxData\[6\] a permanently disabled " "Pin uart.TxData\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.TxData[6] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.TxData\[7\] a permanently disabled " "Pin uart.TxData\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.TxData[7] } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.transmit a permanently disabled " "Pin uart.transmit has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.transmit } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.reset a permanently disabled " "Pin uart.reset has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.reset } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "uart.clk a permanently disabled " "Pin uart.clk has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { uart.clk } } } { "Uart_Interface.sv" "" { Text "D:/VLSI PROJECTS/UART_Comm_VLSI/Uart_Interface.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/VLSI PROJECTS/UART_Comm_VLSI/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1770314966382 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1770314966382 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VLSI PROJECTS/UART_Comm_VLSI/output_files/Uart_Interface.fit.smsg " "Generated suppressed messages file D:/VLSI PROJECTS/UART_Comm_VLSI/output_files/Uart_Interface.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1770314966665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6637 " "Peak virtual memory: 6637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770314968930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 23:39:28 2026 " "Processing ended: Thu Feb 05 23:39:28 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770314968930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:12 " "Elapsed time: 00:02:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770314968930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:31 " "Total CPU time (on all processors): 00:03:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770314968930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1770314968930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1770314971548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770314971548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 23:39:31 2026 " "Processing started: Thu Feb 05 23:39:31 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770314971548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1770314971548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Uart_Interface -c Uart_Interface " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Uart_Interface -c Uart_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1770314971548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1770314972756 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1770314987503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770314989156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 23:39:49 2026 " "Processing ended: Thu Feb 05 23:39:49 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770314989156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770314989156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770314989156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1770314989156 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1770314990426 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1770314991374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770314991374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 23:39:50 2026 " "Processing started: Thu Feb 05 23:39:50 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770314991374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770314991374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Uart_Interface -c Uart_Interface " "Command: quartus_sta Uart_Interface -c Uart_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770314991374 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770314991547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1770314992490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1770314992490 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770314992549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770314992549 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Uart_Interface.sdc " "Synopsys Design Constraints File file not found: 'Uart_Interface.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1770314993367 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1770314993367 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uart.clk uart.clk " "create_clock -period 1.000 -name uart.clk uart.clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1770314993369 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770314993369 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1770314993373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770314993373 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770314993379 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770314993401 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770314993435 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770314993435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.493 " "Worst-case setup slack is -2.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770314993440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770314993440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.493            -104.015 uart.clk  " "   -2.493            -104.015 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770314993440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770314993440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.350 " "Worst-case hold slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770314993446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770314993446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 uart.clk  " "    0.350               0.000 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770314993446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770314993446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770314993452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770314993456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770314993459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770314993459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -63.439 uart.clk  " "   -0.724             -63.439 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770314993459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770314993459 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770314993487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1770314993623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1770314999716 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770315000033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770315000045 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770315000045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.598 " "Worst-case setup slack is -2.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315000048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315000048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.598            -100.384 uart.clk  " "   -2.598            -100.384 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315000048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770315000048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315000057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315000057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 uart.clk  " "    0.344               0.000 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315000057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770315000057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770315000070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770315000078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315000083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315000083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -63.403 uart.clk  " "   -0.724             -63.403 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315000083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770315000083 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770315000113 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1770315001075 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1770315004182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770315004341 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770315004345 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770315004345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.400 " "Worst-case setup slack is -0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -8.614 uart.clk  " "   -0.400              -8.614 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770315004352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 uart.clk  " "    0.157               0.000 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770315004361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770315004373 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770315004381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -4.968 uart.clk  " "   -0.091              -4.968 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770315004387 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770315004417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770315004959 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770315004966 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770315004966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.287 " "Worst-case setup slack is -0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -4.811 uart.clk  " "   -0.287              -4.811 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770315004969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 uart.clk  " "    0.144               0.000 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770315004979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770315004979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770315004989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.089 " "Worst-case minimum pulse width slack is -0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -4.880 uart.clk  " "   -0.089              -4.880 uart.clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770315004998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770315004998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770315010202 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770315010202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5211 " "Peak virtual memory: 5211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770315010392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 23:40:10 2026 " "Processing ended: Thu Feb 05 23:40:10 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770315010392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770315010392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770315010392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770315010392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1770315012340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770315012340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 05 23:40:12 2026 " "Processing started: Thu Feb 05 23:40:12 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770315012340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1770315012340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Uart_Interface -c Uart_Interface " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Uart_Interface -c Uart_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1770315012340 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1770315013677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uart_Interface.svo D:/VLSI PROJECTS/UART_Comm_VLSI/simulation/modelsim/ simulation " "Generated file Uart_Interface.svo in folder \"D:/VLSI PROJECTS/UART_Comm_VLSI/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1770315013802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770315013896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 05 23:40:13 2026 " "Processing ended: Thu Feb 05 23:40:13 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770315013896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770315013896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770315013896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1770315013896 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1770315014775 ""}
