INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/Downloads/vivadotemp-20220514T100855Z-001/vivadotemp/flashtimerinclass/flashtimerinclass.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/Downloads/vivadotemp-20220514T100855Z-001/vivadotemp/factorial1/factorial1.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol fact, assumed default net type wire [C:/Users/gsahinpi/Downloads/vivadotemp-20220514T100855Z-001/vivadotemp/factorial1/factorial1.srcs/sources_1/new/controller.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/Downloads/vivadotemp-20220514T100855Z-001/vivadotemp/factorial1/factorial1.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/Downloads/vivadotemp-20220514T100855Z-001/vivadotemp/factorial1/factorial1.srcs/sim_1/new/testcontroller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcontroller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gsahinpi/Downloads/vivadotemp-20220514T100855Z-001/vivadotemp/factorial1/factorial1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
