Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 17:29:39 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_38_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 Delay1No22_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.980ns (28.414%)  route 2.469ns (71.586%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 6.531 - 4.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.921ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.836ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=47743, routed)       2.004     2.955    Delay1No22_instance/clk_IBUF_BUFG
    SLICE_X134Y311       FDCE                                         r  Delay1No22_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y311       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.034 r  Delay1No22_instance/Y_reg[2]/Q
                         net (fo=4, routed)           1.108     4.142    Delay1No22_instance/Q[2]
    SLICE_X150Y382       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.231 r  Delay1No22_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.016     4.247    Sum10_4_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X150Y382       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.437 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.463    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X150Y383       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.478 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.504    Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X150Y384       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.556 r  Sum10_4_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.271     4.827    Delay1No22_instance/CO[0]
    SLICE_X152Y387       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     4.917 f  Delay1No22_instance/shiftedFracY_d1[32]_i_5__0/O
                         net (fo=3, routed)           0.138     5.055    Delay1No22_instance/Sum10_4_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X151Y386       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     5.145 f  Delay1No22_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.164     5.309    Delay1No22_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X152Y386       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     5.398 r  Delay1No22_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.317     5.715    Delay1No23_instance/Y_reg[23]_0
    SLICE_X153Y380       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     5.812 r  Delay1No23_instance/shiftedFracY_d1[18]_i_3__0/O
                         net (fo=5, routed)           0.160     5.972    Delay1No23_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X154Y382       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     6.072 r  Delay1No23_instance/shiftedFracY_d1[6]_i_1__0/O
                         net (fo=2, routed)           0.195     6.267    Delay1No23_instance/level4__0[2]
    SLICE_X153Y384       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.356 r  Delay1No23_instance/shiftedFracY_d1[22]_i_1__0/O
                         net (fo=1, routed)           0.048     6.404    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY[11]
    SLICE_X153Y384       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=47743, routed)       1.871     6.531    Sum10_4_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X153Y384       FDRE                                         r  Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.376     6.907    
                         clock uncertainty           -0.035     6.871    
    SLICE_X153Y384       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     6.896    Sum10_4_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  0.493    




