// Seed: 1308408705
module module_0 ();
  initial $display(id_1, 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  logic [7:0] id_2;
  assign id_2[1] = id_2;
  assign id_2[1?1'd0 : 1] = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
