// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "06/14/2023 15:36:28"

// 
// Device: Altera EP4CE115F29I8L Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level_KMC (
	ALUsrc,
	clock,
	INSTRUCTION,
	CONSTANT_4,
	ADDRESS,
	CURRENT_PC,
	ForwardA,
	ForwardB,
	LOOK,
	op1,
	op2,
	PROBE,
	READ_VALUE,
	result);
output 	ALUsrc;
input 	clock;
input 	[31:0] INSTRUCTION;
input 	[63:0] CONSTANT_4;
output 	[63:0] ADDRESS;
output 	[63:0] CURRENT_PC;
output 	[1:0] ForwardA;
output 	[1:0] ForwardB;
output 	[63:0] LOOK;
output 	[63:0] op1;
output 	[63:0] op2;
output 	[63:0] PROBE;
output 	[63:0] READ_VALUE;
output 	[63:0] result;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALUsrc~output_o ;
wire \ADDRESS[63]~output_o ;
wire \ADDRESS[62]~output_o ;
wire \ADDRESS[61]~output_o ;
wire \ADDRESS[60]~output_o ;
wire \ADDRESS[59]~output_o ;
wire \ADDRESS[58]~output_o ;
wire \ADDRESS[57]~output_o ;
wire \ADDRESS[56]~output_o ;
wire \ADDRESS[55]~output_o ;
wire \ADDRESS[54]~output_o ;
wire \ADDRESS[53]~output_o ;
wire \ADDRESS[52]~output_o ;
wire \ADDRESS[51]~output_o ;
wire \ADDRESS[50]~output_o ;
wire \ADDRESS[49]~output_o ;
wire \ADDRESS[48]~output_o ;
wire \ADDRESS[47]~output_o ;
wire \ADDRESS[46]~output_o ;
wire \ADDRESS[45]~output_o ;
wire \ADDRESS[44]~output_o ;
wire \ADDRESS[43]~output_o ;
wire \ADDRESS[42]~output_o ;
wire \ADDRESS[41]~output_o ;
wire \ADDRESS[40]~output_o ;
wire \ADDRESS[39]~output_o ;
wire \ADDRESS[38]~output_o ;
wire \ADDRESS[37]~output_o ;
wire \ADDRESS[36]~output_o ;
wire \ADDRESS[35]~output_o ;
wire \ADDRESS[34]~output_o ;
wire \ADDRESS[33]~output_o ;
wire \ADDRESS[32]~output_o ;
wire \ADDRESS[31]~output_o ;
wire \ADDRESS[30]~output_o ;
wire \ADDRESS[29]~output_o ;
wire \ADDRESS[28]~output_o ;
wire \ADDRESS[27]~output_o ;
wire \ADDRESS[26]~output_o ;
wire \ADDRESS[25]~output_o ;
wire \ADDRESS[24]~output_o ;
wire \ADDRESS[23]~output_o ;
wire \ADDRESS[22]~output_o ;
wire \ADDRESS[21]~output_o ;
wire \ADDRESS[20]~output_o ;
wire \ADDRESS[19]~output_o ;
wire \ADDRESS[18]~output_o ;
wire \ADDRESS[17]~output_o ;
wire \ADDRESS[16]~output_o ;
wire \ADDRESS[15]~output_o ;
wire \ADDRESS[14]~output_o ;
wire \ADDRESS[13]~output_o ;
wire \ADDRESS[12]~output_o ;
wire \ADDRESS[11]~output_o ;
wire \ADDRESS[10]~output_o ;
wire \ADDRESS[9]~output_o ;
wire \ADDRESS[8]~output_o ;
wire \ADDRESS[7]~output_o ;
wire \ADDRESS[6]~output_o ;
wire \ADDRESS[5]~output_o ;
wire \ADDRESS[4]~output_o ;
wire \ADDRESS[3]~output_o ;
wire \ADDRESS[2]~output_o ;
wire \ADDRESS[1]~output_o ;
wire \ADDRESS[0]~output_o ;
wire \CURRENT_PC[63]~output_o ;
wire \CURRENT_PC[62]~output_o ;
wire \CURRENT_PC[61]~output_o ;
wire \CURRENT_PC[60]~output_o ;
wire \CURRENT_PC[59]~output_o ;
wire \CURRENT_PC[58]~output_o ;
wire \CURRENT_PC[57]~output_o ;
wire \CURRENT_PC[56]~output_o ;
wire \CURRENT_PC[55]~output_o ;
wire \CURRENT_PC[54]~output_o ;
wire \CURRENT_PC[53]~output_o ;
wire \CURRENT_PC[52]~output_o ;
wire \CURRENT_PC[51]~output_o ;
wire \CURRENT_PC[50]~output_o ;
wire \CURRENT_PC[49]~output_o ;
wire \CURRENT_PC[48]~output_o ;
wire \CURRENT_PC[47]~output_o ;
wire \CURRENT_PC[46]~output_o ;
wire \CURRENT_PC[45]~output_o ;
wire \CURRENT_PC[44]~output_o ;
wire \CURRENT_PC[43]~output_o ;
wire \CURRENT_PC[42]~output_o ;
wire \CURRENT_PC[41]~output_o ;
wire \CURRENT_PC[40]~output_o ;
wire \CURRENT_PC[39]~output_o ;
wire \CURRENT_PC[38]~output_o ;
wire \CURRENT_PC[37]~output_o ;
wire \CURRENT_PC[36]~output_o ;
wire \CURRENT_PC[35]~output_o ;
wire \CURRENT_PC[34]~output_o ;
wire \CURRENT_PC[33]~output_o ;
wire \CURRENT_PC[32]~output_o ;
wire \CURRENT_PC[31]~output_o ;
wire \CURRENT_PC[30]~output_o ;
wire \CURRENT_PC[29]~output_o ;
wire \CURRENT_PC[28]~output_o ;
wire \CURRENT_PC[27]~output_o ;
wire \CURRENT_PC[26]~output_o ;
wire \CURRENT_PC[25]~output_o ;
wire \CURRENT_PC[24]~output_o ;
wire \CURRENT_PC[23]~output_o ;
wire \CURRENT_PC[22]~output_o ;
wire \CURRENT_PC[21]~output_o ;
wire \CURRENT_PC[20]~output_o ;
wire \CURRENT_PC[19]~output_o ;
wire \CURRENT_PC[18]~output_o ;
wire \CURRENT_PC[17]~output_o ;
wire \CURRENT_PC[16]~output_o ;
wire \CURRENT_PC[15]~output_o ;
wire \CURRENT_PC[14]~output_o ;
wire \CURRENT_PC[13]~output_o ;
wire \CURRENT_PC[12]~output_o ;
wire \CURRENT_PC[11]~output_o ;
wire \CURRENT_PC[10]~output_o ;
wire \CURRENT_PC[9]~output_o ;
wire \CURRENT_PC[8]~output_o ;
wire \CURRENT_PC[7]~output_o ;
wire \CURRENT_PC[6]~output_o ;
wire \CURRENT_PC[5]~output_o ;
wire \CURRENT_PC[4]~output_o ;
wire \CURRENT_PC[3]~output_o ;
wire \CURRENT_PC[2]~output_o ;
wire \CURRENT_PC[1]~output_o ;
wire \CURRENT_PC[0]~output_o ;
wire \ForwardA[1]~output_o ;
wire \ForwardA[0]~output_o ;
wire \ForwardB[1]~output_o ;
wire \ForwardB[0]~output_o ;
wire \LOOK[63]~output_o ;
wire \LOOK[62]~output_o ;
wire \LOOK[61]~output_o ;
wire \LOOK[60]~output_o ;
wire \LOOK[59]~output_o ;
wire \LOOK[58]~output_o ;
wire \LOOK[57]~output_o ;
wire \LOOK[56]~output_o ;
wire \LOOK[55]~output_o ;
wire \LOOK[54]~output_o ;
wire \LOOK[53]~output_o ;
wire \LOOK[52]~output_o ;
wire \LOOK[51]~output_o ;
wire \LOOK[50]~output_o ;
wire \LOOK[49]~output_o ;
wire \LOOK[48]~output_o ;
wire \LOOK[47]~output_o ;
wire \LOOK[46]~output_o ;
wire \LOOK[45]~output_o ;
wire \LOOK[44]~output_o ;
wire \LOOK[43]~output_o ;
wire \LOOK[42]~output_o ;
wire \LOOK[41]~output_o ;
wire \LOOK[40]~output_o ;
wire \LOOK[39]~output_o ;
wire \LOOK[38]~output_o ;
wire \LOOK[37]~output_o ;
wire \LOOK[36]~output_o ;
wire \LOOK[35]~output_o ;
wire \LOOK[34]~output_o ;
wire \LOOK[33]~output_o ;
wire \LOOK[32]~output_o ;
wire \LOOK[31]~output_o ;
wire \LOOK[30]~output_o ;
wire \LOOK[29]~output_o ;
wire \LOOK[28]~output_o ;
wire \LOOK[27]~output_o ;
wire \LOOK[26]~output_o ;
wire \LOOK[25]~output_o ;
wire \LOOK[24]~output_o ;
wire \LOOK[23]~output_o ;
wire \LOOK[22]~output_o ;
wire \LOOK[21]~output_o ;
wire \LOOK[20]~output_o ;
wire \LOOK[19]~output_o ;
wire \LOOK[18]~output_o ;
wire \LOOK[17]~output_o ;
wire \LOOK[16]~output_o ;
wire \LOOK[15]~output_o ;
wire \LOOK[14]~output_o ;
wire \LOOK[13]~output_o ;
wire \LOOK[12]~output_o ;
wire \LOOK[11]~output_o ;
wire \LOOK[10]~output_o ;
wire \LOOK[9]~output_o ;
wire \LOOK[8]~output_o ;
wire \LOOK[7]~output_o ;
wire \LOOK[6]~output_o ;
wire \LOOK[5]~output_o ;
wire \LOOK[4]~output_o ;
wire \LOOK[3]~output_o ;
wire \LOOK[2]~output_o ;
wire \LOOK[1]~output_o ;
wire \LOOK[0]~output_o ;
wire \op1[63]~output_o ;
wire \op1[62]~output_o ;
wire \op1[61]~output_o ;
wire \op1[60]~output_o ;
wire \op1[59]~output_o ;
wire \op1[58]~output_o ;
wire \op1[57]~output_o ;
wire \op1[56]~output_o ;
wire \op1[55]~output_o ;
wire \op1[54]~output_o ;
wire \op1[53]~output_o ;
wire \op1[52]~output_o ;
wire \op1[51]~output_o ;
wire \op1[50]~output_o ;
wire \op1[49]~output_o ;
wire \op1[48]~output_o ;
wire \op1[47]~output_o ;
wire \op1[46]~output_o ;
wire \op1[45]~output_o ;
wire \op1[44]~output_o ;
wire \op1[43]~output_o ;
wire \op1[42]~output_o ;
wire \op1[41]~output_o ;
wire \op1[40]~output_o ;
wire \op1[39]~output_o ;
wire \op1[38]~output_o ;
wire \op1[37]~output_o ;
wire \op1[36]~output_o ;
wire \op1[35]~output_o ;
wire \op1[34]~output_o ;
wire \op1[33]~output_o ;
wire \op1[32]~output_o ;
wire \op1[31]~output_o ;
wire \op1[30]~output_o ;
wire \op1[29]~output_o ;
wire \op1[28]~output_o ;
wire \op1[27]~output_o ;
wire \op1[26]~output_o ;
wire \op1[25]~output_o ;
wire \op1[24]~output_o ;
wire \op1[23]~output_o ;
wire \op1[22]~output_o ;
wire \op1[21]~output_o ;
wire \op1[20]~output_o ;
wire \op1[19]~output_o ;
wire \op1[18]~output_o ;
wire \op1[17]~output_o ;
wire \op1[16]~output_o ;
wire \op1[15]~output_o ;
wire \op1[14]~output_o ;
wire \op1[13]~output_o ;
wire \op1[12]~output_o ;
wire \op1[11]~output_o ;
wire \op1[10]~output_o ;
wire \op1[9]~output_o ;
wire \op1[8]~output_o ;
wire \op1[7]~output_o ;
wire \op1[6]~output_o ;
wire \op1[5]~output_o ;
wire \op1[4]~output_o ;
wire \op1[3]~output_o ;
wire \op1[2]~output_o ;
wire \op1[1]~output_o ;
wire \op1[0]~output_o ;
wire \op2[63]~output_o ;
wire \op2[62]~output_o ;
wire \op2[61]~output_o ;
wire \op2[60]~output_o ;
wire \op2[59]~output_o ;
wire \op2[58]~output_o ;
wire \op2[57]~output_o ;
wire \op2[56]~output_o ;
wire \op2[55]~output_o ;
wire \op2[54]~output_o ;
wire \op2[53]~output_o ;
wire \op2[52]~output_o ;
wire \op2[51]~output_o ;
wire \op2[50]~output_o ;
wire \op2[49]~output_o ;
wire \op2[48]~output_o ;
wire \op2[47]~output_o ;
wire \op2[46]~output_o ;
wire \op2[45]~output_o ;
wire \op2[44]~output_o ;
wire \op2[43]~output_o ;
wire \op2[42]~output_o ;
wire \op2[41]~output_o ;
wire \op2[40]~output_o ;
wire \op2[39]~output_o ;
wire \op2[38]~output_o ;
wire \op2[37]~output_o ;
wire \op2[36]~output_o ;
wire \op2[35]~output_o ;
wire \op2[34]~output_o ;
wire \op2[33]~output_o ;
wire \op2[32]~output_o ;
wire \op2[31]~output_o ;
wire \op2[30]~output_o ;
wire \op2[29]~output_o ;
wire \op2[28]~output_o ;
wire \op2[27]~output_o ;
wire \op2[26]~output_o ;
wire \op2[25]~output_o ;
wire \op2[24]~output_o ;
wire \op2[23]~output_o ;
wire \op2[22]~output_o ;
wire \op2[21]~output_o ;
wire \op2[20]~output_o ;
wire \op2[19]~output_o ;
wire \op2[18]~output_o ;
wire \op2[17]~output_o ;
wire \op2[16]~output_o ;
wire \op2[15]~output_o ;
wire \op2[14]~output_o ;
wire \op2[13]~output_o ;
wire \op2[12]~output_o ;
wire \op2[11]~output_o ;
wire \op2[10]~output_o ;
wire \op2[9]~output_o ;
wire \op2[8]~output_o ;
wire \op2[7]~output_o ;
wire \op2[6]~output_o ;
wire \op2[5]~output_o ;
wire \op2[4]~output_o ;
wire \op2[3]~output_o ;
wire \op2[2]~output_o ;
wire \op2[1]~output_o ;
wire \op2[0]~output_o ;
wire \PROBE[63]~output_o ;
wire \PROBE[62]~output_o ;
wire \PROBE[61]~output_o ;
wire \PROBE[60]~output_o ;
wire \PROBE[59]~output_o ;
wire \PROBE[58]~output_o ;
wire \PROBE[57]~output_o ;
wire \PROBE[56]~output_o ;
wire \PROBE[55]~output_o ;
wire \PROBE[54]~output_o ;
wire \PROBE[53]~output_o ;
wire \PROBE[52]~output_o ;
wire \PROBE[51]~output_o ;
wire \PROBE[50]~output_o ;
wire \PROBE[49]~output_o ;
wire \PROBE[48]~output_o ;
wire \PROBE[47]~output_o ;
wire \PROBE[46]~output_o ;
wire \PROBE[45]~output_o ;
wire \PROBE[44]~output_o ;
wire \PROBE[43]~output_o ;
wire \PROBE[42]~output_o ;
wire \PROBE[41]~output_o ;
wire \PROBE[40]~output_o ;
wire \PROBE[39]~output_o ;
wire \PROBE[38]~output_o ;
wire \PROBE[37]~output_o ;
wire \PROBE[36]~output_o ;
wire \PROBE[35]~output_o ;
wire \PROBE[34]~output_o ;
wire \PROBE[33]~output_o ;
wire \PROBE[32]~output_o ;
wire \PROBE[31]~output_o ;
wire \PROBE[30]~output_o ;
wire \PROBE[29]~output_o ;
wire \PROBE[28]~output_o ;
wire \PROBE[27]~output_o ;
wire \PROBE[26]~output_o ;
wire \PROBE[25]~output_o ;
wire \PROBE[24]~output_o ;
wire \PROBE[23]~output_o ;
wire \PROBE[22]~output_o ;
wire \PROBE[21]~output_o ;
wire \PROBE[20]~output_o ;
wire \PROBE[19]~output_o ;
wire \PROBE[18]~output_o ;
wire \PROBE[17]~output_o ;
wire \PROBE[16]~output_o ;
wire \PROBE[15]~output_o ;
wire \PROBE[14]~output_o ;
wire \PROBE[13]~output_o ;
wire \PROBE[12]~output_o ;
wire \PROBE[11]~output_o ;
wire \PROBE[10]~output_o ;
wire \PROBE[9]~output_o ;
wire \PROBE[8]~output_o ;
wire \PROBE[7]~output_o ;
wire \PROBE[6]~output_o ;
wire \PROBE[5]~output_o ;
wire \PROBE[4]~output_o ;
wire \PROBE[3]~output_o ;
wire \PROBE[2]~output_o ;
wire \PROBE[1]~output_o ;
wire \PROBE[0]~output_o ;
wire \READ_VALUE[63]~output_o ;
wire \READ_VALUE[62]~output_o ;
wire \READ_VALUE[61]~output_o ;
wire \READ_VALUE[60]~output_o ;
wire \READ_VALUE[59]~output_o ;
wire \READ_VALUE[58]~output_o ;
wire \READ_VALUE[57]~output_o ;
wire \READ_VALUE[56]~output_o ;
wire \READ_VALUE[55]~output_o ;
wire \READ_VALUE[54]~output_o ;
wire \READ_VALUE[53]~output_o ;
wire \READ_VALUE[52]~output_o ;
wire \READ_VALUE[51]~output_o ;
wire \READ_VALUE[50]~output_o ;
wire \READ_VALUE[49]~output_o ;
wire \READ_VALUE[48]~output_o ;
wire \READ_VALUE[47]~output_o ;
wire \READ_VALUE[46]~output_o ;
wire \READ_VALUE[45]~output_o ;
wire \READ_VALUE[44]~output_o ;
wire \READ_VALUE[43]~output_o ;
wire \READ_VALUE[42]~output_o ;
wire \READ_VALUE[41]~output_o ;
wire \READ_VALUE[40]~output_o ;
wire \READ_VALUE[39]~output_o ;
wire \READ_VALUE[38]~output_o ;
wire \READ_VALUE[37]~output_o ;
wire \READ_VALUE[36]~output_o ;
wire \READ_VALUE[35]~output_o ;
wire \READ_VALUE[34]~output_o ;
wire \READ_VALUE[33]~output_o ;
wire \READ_VALUE[32]~output_o ;
wire \READ_VALUE[31]~output_o ;
wire \READ_VALUE[30]~output_o ;
wire \READ_VALUE[29]~output_o ;
wire \READ_VALUE[28]~output_o ;
wire \READ_VALUE[27]~output_o ;
wire \READ_VALUE[26]~output_o ;
wire \READ_VALUE[25]~output_o ;
wire \READ_VALUE[24]~output_o ;
wire \READ_VALUE[23]~output_o ;
wire \READ_VALUE[22]~output_o ;
wire \READ_VALUE[21]~output_o ;
wire \READ_VALUE[20]~output_o ;
wire \READ_VALUE[19]~output_o ;
wire \READ_VALUE[18]~output_o ;
wire \READ_VALUE[17]~output_o ;
wire \READ_VALUE[16]~output_o ;
wire \READ_VALUE[15]~output_o ;
wire \READ_VALUE[14]~output_o ;
wire \READ_VALUE[13]~output_o ;
wire \READ_VALUE[12]~output_o ;
wire \READ_VALUE[11]~output_o ;
wire \READ_VALUE[10]~output_o ;
wire \READ_VALUE[9]~output_o ;
wire \READ_VALUE[8]~output_o ;
wire \READ_VALUE[7]~output_o ;
wire \READ_VALUE[6]~output_o ;
wire \READ_VALUE[5]~output_o ;
wire \READ_VALUE[4]~output_o ;
wire \READ_VALUE[3]~output_o ;
wire \READ_VALUE[2]~output_o ;
wire \READ_VALUE[1]~output_o ;
wire \READ_VALUE[0]~output_o ;
wire \result[63]~output_o ;
wire \result[62]~output_o ;
wire \result[61]~output_o ;
wire \result[60]~output_o ;
wire \result[59]~output_o ;
wire \result[58]~output_o ;
wire \result[57]~output_o ;
wire \result[56]~output_o ;
wire \result[55]~output_o ;
wire \result[54]~output_o ;
wire \result[53]~output_o ;
wire \result[52]~output_o ;
wire \result[51]~output_o ;
wire \result[50]~output_o ;
wire \result[49]~output_o ;
wire \result[48]~output_o ;
wire \result[47]~output_o ;
wire \result[46]~output_o ;
wire \result[45]~output_o ;
wire \result[44]~output_o ;
wire \result[43]~output_o ;
wire \result[42]~output_o ;
wire \result[41]~output_o ;
wire \result[40]~output_o ;
wire \result[39]~output_o ;
wire \result[38]~output_o ;
wire \result[37]~output_o ;
wire \result[36]~output_o ;
wire \result[35]~output_o ;
wire \result[34]~output_o ;
wire \result[33]~output_o ;
wire \result[32]~output_o ;
wire \result[31]~output_o ;
wire \result[30]~output_o ;
wire \result[29]~output_o ;
wire \result[28]~output_o ;
wire \result[27]~output_o ;
wire \result[26]~output_o ;
wire \result[25]~output_o ;
wire \result[24]~output_o ;
wire \result[23]~output_o ;
wire \result[22]~output_o ;
wire \result[21]~output_o ;
wire \result[20]~output_o ;
wire \result[19]~output_o ;
wire \result[18]~output_o ;
wire \result[17]~output_o ;
wire \result[16]~output_o ;
wire \result[15]~output_o ;
wire \result[14]~output_o ;
wire \result[13]~output_o ;
wire \result[12]~output_o ;
wire \result[11]~output_o ;
wire \result[10]~output_o ;
wire \result[9]~output_o ;
wire \result[8]~output_o ;
wire \result[7]~output_o ;
wire \result[6]~output_o ;
wire \result[5]~output_o ;
wire \result[4]~output_o ;
wire \result[3]~output_o ;
wire \result[2]~output_o ;
wire \result[1]~output_o ;
wire \result[0]~output_o ;
wire \clock~input_o ;
wire \INSTRUCTION[2]~input_o ;
wire \INSTRUCTION[6]~input_o ;
wire \INSTRUCTION[0]~input_o ;
wire \INSTRUCTION[1]~input_o ;
wire \INSTRUCTION[3]~input_o ;
wire \inst6|WideOr0~2_combout ;
wire \INSTRUCTION[4]~input_o ;
wire \inst15|Equal0~4_combout ;
wire \INSTRUCTION[5]~input_o ;
wire \inst6|WideOr0~3_combout ;
wire \inst6|WideOr0~4_combout ;
wire \inst6|ALUSrc~combout ;
wire \inst|EXALUsrc~q ;
wire \INSTRUCTION[31]~input_o ;
wire \inst15|Equal2~0_combout ;
wire \inst15|Equal2~1_combout ;
wire \inst|EXIMM[5]~11_combout ;
wire \inst|EXIMM[5]~8_combout ;
wire \inst15|output_64[63]~0_combout ;
wire \INSTRUCTION[23]~input_o ;
wire \inst15|Equal0~2_combout ;
wire \inst|EXIMM[3]~9_combout ;
wire \inst|EXIMM[3]~10_combout ;
wire \INSTRUCTION[10]~input_o ;
wire \inst15|output_64[3]~3_combout ;
wire \INSTRUCTION[11]~input_o ;
wire \inst15|output_64[3]~4_combout ;
wire \INSTRUCTION[24]~input_o ;
wire \INSTRUCTION[25]~input_o ;
wire \inst15|output_64[4]~1_combout ;
wire \inst15|output_64[4]~2_combout ;
wire \INSTRUCTION[26]~input_o ;
wire \inst|EXIMM[5]~5_combout ;
wire \inst6|RegWrite~0_combout ;
wire \inst6|RegWrite~1_combout ;
wire \inst6|RegWrite~combout ;
wire \inst|EXRW~q ;
wire \inst8|MEMRW~q ;
wire \INSTRUCTION[7]~input_o ;
wire \INSTRUCTION[8]~input_o ;
wire \INSTRUCTION[21]~input_o ;
wire \INSTRUCTION[20]~input_o ;
wire \inst32|ForwardB[1]~0_combout ;
wire \INSTRUCTION[9]~input_o ;
wire \inst32|always0~0_combout ;
wire \inst32|ForwardB[1]~1_combout ;
wire \INSTRUCTION[22]~input_o ;
wire \inst32|ForwardB[1]~2_combout ;
wire \inst34|out[5]~116_combout ;
wire \inst34|out[5]~128_combout ;
wire \INSTRUCTION[27]~input_o ;
wire \inst|EXIMM[6]~4_combout ;
wire \INSTRUCTION[28]~input_o ;
wire \inst|EXIMM[7]~3_combout ;
wire \INSTRUCTION[29]~input_o ;
wire \inst|EXIMM[8]~2_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \inst15|Equal0~3_combout ;
wire \inst6|MemtoReg~combout ;
wire \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ;
wire \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ;
wire \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ;
wire \inst10|$00000|auto_generated|result_node[8]~55_combout ;
wire \inst41|WB_RegWrite~q ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \inst18|ARRAY~68_combout ;
wire \inst18|ARRAY~69_combout ;
wire \inst18|ARRAY~70_combout ;
wire \inst18|ARRAY~71_combout ;
wire \inst18|ARRAY~127_combout ;
wire \inst32|always0~6_combout ;
wire \inst32|always0~2_combout ;
wire \inst32|always0~7_combout ;
wire \inst32|always0~8_combout ;
wire \inst32|always0~9_combout ;
wire \inst34|out[8]~110_combout ;
wire \inst34|out[8]~111_combout ;
wire \inst11|$00000|auto_generated|result_node[8]~55_combout ;
wire \INSTRUCTION[15]~input_o ;
wire \INSTRUCTION[16]~input_o ;
wire \INSTRUCTION[17]~input_o ;
wire \INSTRUCTION[18]~input_o ;
wire \INSTRUCTION[19]~input_o ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \inst18|ARRAY~0_combout ;
wire \inst18|ARRAY~1_combout ;
wire \inst18|ARRAY~2_combout ;
wire \inst18|ARRAY~3_combout ;
wire \inst18|ARRAY~59_combout ;
wire \inst32|always0~1_combout ;
wire \inst32|always0~3_combout ;
wire \inst32|always0~4_combout ;
wire \inst32|always0~5_combout ;
wire \inst32|ForwardA[1]~0_combout ;
wire \inst32|ForwardA[1]~1_combout ;
wire \inst32|ForwardA[1]~2_combout ;
wire \inst33|out[8]~110_combout ;
wire \inst33|out[8]~111_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \inst18|ARRAY~60_combout ;
wire \inst33|out[7]~112_combout ;
wire \inst33|out[7]~113_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \inst18|ARRAY~61_combout ;
wire \inst33|out[6]~114_combout ;
wire \inst33|out[6]~115_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \inst18|ARRAY~62_combout ;
wire \inst33|out[5]~116_combout ;
wire \inst33|out[5]~117_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \inst18|ARRAY~63_combout ;
wire \inst33|out[4]~118_combout ;
wire \inst33|out[4]~119_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \inst18|ARRAY~64_combout ;
wire \inst33|out[3]~120_combout ;
wire \inst33|out[3]~121_combout ;
wire \inst15|output_64[2]~5_combout ;
wire \inst15|output_64[2]~6_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \inst18|ARRAY~65_combout ;
wire \inst33|out[2]~122_combout ;
wire \inst33|out[2]~123_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \inst18|ARRAY~66_combout ;
wire \inst33|out[1]~124_combout ;
wire \inst33|out[1]~125_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \inst18|ARRAY~67_combout ;
wire \inst33|out[0]~126_combout ;
wire \inst33|out[0]~127_combout ;
wire \inst25|Add1~0_combout ;
wire \inst25|Add0~0_combout ;
wire \inst6|Decoder0~0_combout ;
wire \inst6|WideOr2~0_combout ;
wire \inst6|WideOr2~1_combout ;
wire \INSTRUCTION[12]~input_o ;
wire \INSTRUCTION[13]~input_o ;
wire \INSTRUCTION[14]~input_o ;
wire \inst26|ALUOperation[2]~0_combout ;
wire \inst25|result[36]~0_combout ;
wire \inst15|output_64[0]~9_combout ;
wire \inst15|output_64[0]~10_combout ;
wire \inst25|result~191_combout ;
wire \INSTRUCTION[30]~input_o ;
wire \inst|EXFunct7~q ;
wire \inst26|ALUOperation[2]~1_combout ;
wire \inst25|result[0]~192_combout ;
wire \inst26|ALUOperation~2_combout ;
wire \inst25|result[36]~3_combout ;
wire \inst25|result[0]~193_combout ;
wire \inst34|out[0]~127_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \inst10|$00000|auto_generated|result_node[0]~63_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \inst18|ARRAY~135_combout ;
wire \inst34|out[0]~125_combout ;
wire \inst11|$00000|auto_generated|result_node[0]~64_combout ;
wire \inst11|$00000|auto_generated|result_node[0]~65_combout ;
wire \inst25|Add1~1 ;
wire \inst25|Add1~2_combout ;
wire \inst25|Add0~1 ;
wire \inst25|Add0~2_combout ;
wire \inst15|output_64[1]~7_combout ;
wire \inst15|output_64[1]~8_combout ;
wire \inst25|result~188_combout ;
wire \inst25|result[1]~189_combout ;
wire \inst25|result[1]~190_combout ;
wire \inst34|out[1]~126_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \inst10|$00000|auto_generated|result_node[1]~62_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \inst18|ARRAY~134_combout ;
wire \inst34|out[1]~124_combout ;
wire \inst11|$00000|auto_generated|result_node[1]~62_combout ;
wire \inst11|$00000|auto_generated|result_node[1]~63_combout ;
wire \inst25|Add1~3 ;
wire \inst25|Add1~4_combout ;
wire \inst25|Add0~3 ;
wire \inst25|Add0~4_combout ;
wire \inst25|result~185_combout ;
wire \inst25|result[2]~186_combout ;
wire \inst25|result[2]~187_combout ;
wire \inst10|$00000|auto_generated|result_node[2]~61_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \inst18|ARRAY~133_combout ;
wire \inst34|out[2]~122_combout ;
wire \inst34|out[2]~123_combout ;
wire \inst11|$00000|auto_generated|result_node[2]~61_combout ;
wire \inst25|Add1~5 ;
wire \inst25|Add1~7 ;
wire \inst25|Add1~9 ;
wire \inst25|Add1~11 ;
wire \inst25|Add1~13 ;
wire \inst25|Add1~15 ;
wire \inst25|Add1~16_combout ;
wire \inst25|Add0~5 ;
wire \inst25|Add0~7 ;
wire \inst25|Add0~9 ;
wire \inst25|Add0~11 ;
wire \inst25|Add0~13 ;
wire \inst25|Add0~15 ;
wire \inst25|Add0~16_combout ;
wire \inst25|result~167_combout ;
wire \inst25|result[8]~168_combout ;
wire \inst25|result[8]~169_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \inst10|$00000|auto_generated|result_node[7]~56_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \inst18|ARRAY~128_combout ;
wire \inst34|out[7]~112_combout ;
wire \inst34|out[7]~113_combout ;
wire \inst11|$00000|auto_generated|result_node[7]~56_combout ;
wire \inst25|Add1~14_combout ;
wire \inst25|Add0~14_combout ;
wire \inst25|result~170_combout ;
wire \inst25|result[7]~171_combout ;
wire \inst25|result[7]~172_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \inst10|$00000|auto_generated|result_node[6]~57_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \inst18|ARRAY~129_combout ;
wire \inst34|out[6]~114_combout ;
wire \inst34|out[6]~115_combout ;
wire \inst11|$00000|auto_generated|result_node[6]~57_combout ;
wire \inst25|Add1~12_combout ;
wire \inst25|Add0~12_combout ;
wire \inst25|result~173_combout ;
wire \inst25|result[6]~174_combout ;
wire \inst25|result[6]~175_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \inst10|$00000|auto_generated|result_node[5]~58_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \inst18|ARRAY~130_combout ;
wire \inst34|out[5]~117_combout ;
wire \inst11|$00000|auto_generated|result_node[5]~58_combout ;
wire \inst25|result[5]~176_combout ;
wire \inst25|Add1~10_combout ;
wire \inst25|Add0~10_combout ;
wire \inst25|result[5]~177_combout ;
wire \inst25|result[5]~178_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \inst10|$00000|auto_generated|result_node[4]~59_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \inst18|ARRAY~131_combout ;
wire \inst34|out[4]~118_combout ;
wire \inst34|out[4]~119_combout ;
wire \inst11|$00000|auto_generated|result_node[4]~59_combout ;
wire \inst25|Add1~8_combout ;
wire \inst25|Add0~8_combout ;
wire \inst25|result~179_combout ;
wire \inst25|result[4]~180_combout ;
wire \inst25|result[4]~181_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \inst10|$00000|auto_generated|result_node[3]~60_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \inst18|ARRAY~132_combout ;
wire \inst34|out[3]~120_combout ;
wire \inst34|out[3]~121_combout ;
wire \inst11|$00000|auto_generated|result_node[3]~60_combout ;
wire \inst25|Add1~6_combout ;
wire \inst25|Add0~6_combout ;
wire \inst25|result~182_combout ;
wire \inst25|result[3]~183_combout ;
wire \inst25|result[3]~184_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \inst10|$00000|auto_generated|result_node[16]~47_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16~portbdataout ;
wire \inst18|ARRAY~119_combout ;
wire \inst34|out[16]~94_combout ;
wire \inst34|out[16]~95_combout ;
wire \inst11|$00000|auto_generated|result_node[16]~47_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \inst18|ARRAY~51_combout ;
wire \inst33|out[16]~94_combout ;
wire \inst33|out[16]~95_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \inst18|ARRAY~52_combout ;
wire \inst33|out[15]~96_combout ;
wire \inst33|out[15]~97_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \inst18|ARRAY~53_combout ;
wire \inst33|out[14]~98_combout ;
wire \inst33|out[14]~99_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \inst18|ARRAY~54_combout ;
wire \inst33|out[13]~100_combout ;
wire \inst33|out[13]~101_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \inst18|ARRAY~55_combout ;
wire \inst33|out[12]~102_combout ;
wire \inst33|out[12]~103_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \inst18|ARRAY~56_combout ;
wire \inst33|out[11]~104_combout ;
wire \inst33|out[11]~105_combout ;
wire \inst|EXIMM[10]~0_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \inst18|ARRAY~57_combout ;
wire \inst33|out[10]~106_combout ;
wire \inst33|out[10]~107_combout ;
wire \inst|EXIMM[9]~1_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \inst18|ARRAY~58_combout ;
wire \inst33|out[9]~108_combout ;
wire \inst33|out[9]~109_combout ;
wire \inst25|Add1~17 ;
wire \inst25|Add1~18_combout ;
wire \inst25|Add0~17 ;
wire \inst25|Add0~18_combout ;
wire \inst25|result~164_combout ;
wire \inst25|result[9]~165_combout ;
wire \inst25|result[9]~166_combout ;
wire \inst10|$00000|auto_generated|result_node[9]~54_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \inst18|ARRAY~126_combout ;
wire \inst34|out[9]~108_combout ;
wire \inst34|out[9]~109_combout ;
wire \inst11|$00000|auto_generated|result_node[9]~54_combout ;
wire \inst25|Add1~19 ;
wire \inst25|Add1~20_combout ;
wire \inst25|Add0~19 ;
wire \inst25|Add0~20_combout ;
wire \inst25|result~161_combout ;
wire \inst25|result[10]~162_combout ;
wire \inst25|result[10]~163_combout ;
wire \inst10|$00000|auto_generated|result_node[10]~53_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \inst18|ARRAY~125_combout ;
wire \inst34|out[10]~106_combout ;
wire \inst34|out[10]~107_combout ;
wire \inst11|$00000|auto_generated|result_node[10]~53_combout ;
wire \inst25|Add1~21 ;
wire \inst25|Add1~22_combout ;
wire \inst25|Add0~21 ;
wire \inst25|Add0~22_combout ;
wire \inst25|result~158_combout ;
wire \inst25|result[11]~159_combout ;
wire \inst25|result[11]~160_combout ;
wire \inst10|$00000|auto_generated|result_node[11]~52_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \inst18|ARRAY~124_combout ;
wire \inst34|out[11]~104_combout ;
wire \inst34|out[11]~105_combout ;
wire \inst11|$00000|auto_generated|result_node[11]~52_combout ;
wire \inst25|Add1~23 ;
wire \inst25|Add1~24_combout ;
wire \inst25|Add0~23 ;
wire \inst25|Add0~24_combout ;
wire \inst25|result~155_combout ;
wire \inst25|result[12]~156_combout ;
wire \inst25|result[12]~157_combout ;
wire \inst10|$00000|auto_generated|result_node[12]~51_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \inst18|ARRAY~123_combout ;
wire \inst34|out[12]~102_combout ;
wire \inst34|out[12]~103_combout ;
wire \inst11|$00000|auto_generated|result_node[12]~51_combout ;
wire \inst25|Add1~25 ;
wire \inst25|Add1~26_combout ;
wire \inst25|Add0~25 ;
wire \inst25|Add0~26_combout ;
wire \inst25|result~152_combout ;
wire \inst25|result[13]~153_combout ;
wire \inst25|result[13]~154_combout ;
wire \inst10|$00000|auto_generated|result_node[13]~50_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \inst18|ARRAY~122_combout ;
wire \inst34|out[13]~100_combout ;
wire \inst34|out[13]~101_combout ;
wire \inst11|$00000|auto_generated|result_node[13]~50_combout ;
wire \inst25|Add1~27 ;
wire \inst25|Add1~28_combout ;
wire \inst25|Add0~27 ;
wire \inst25|Add0~28_combout ;
wire \inst25|result~149_combout ;
wire \inst25|result[14]~150_combout ;
wire \inst25|result[14]~151_combout ;
wire \inst10|$00000|auto_generated|result_node[14]~49_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \inst18|ARRAY~121_combout ;
wire \inst34|out[14]~98_combout ;
wire \inst34|out[14]~99_combout ;
wire \inst11|$00000|auto_generated|result_node[14]~49_combout ;
wire \inst25|Add1~29 ;
wire \inst25|Add1~30_combout ;
wire \inst25|Add0~29 ;
wire \inst25|Add0~30_combout ;
wire \inst25|result~146_combout ;
wire \inst25|result[15]~147_combout ;
wire \inst25|result[15]~148_combout ;
wire \inst10|$00000|auto_generated|result_node[15]~48_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \inst18|ARRAY~120_combout ;
wire \inst34|out[15]~96_combout ;
wire \inst34|out[15]~97_combout ;
wire \inst11|$00000|auto_generated|result_node[15]~48_combout ;
wire \inst25|Add1~31 ;
wire \inst25|Add1~32_combout ;
wire \inst25|Add0~31 ;
wire \inst25|Add0~32_combout ;
wire \inst25|result~143_combout ;
wire \inst25|result[16]~144_combout ;
wire \inst25|result[16]~145_combout ;
wire \inst40|always1~0_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \inst10|$00000|auto_generated|result_node[20]~43_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20~portbdataout ;
wire \inst18|ARRAY~115_combout ;
wire \inst34|out[20]~86_combout ;
wire \inst34|out[20]~87_combout ;
wire \inst11|$00000|auto_generated|result_node[20]~43_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \inst18|ARRAY~47_combout ;
wire \inst33|out[20]~86_combout ;
wire \inst33|out[20]~87_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \inst18|ARRAY~48_combout ;
wire \inst33|out[19]~88_combout ;
wire \inst33|out[19]~89_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \inst18|ARRAY~49_combout ;
wire \inst33|out[18]~90_combout ;
wire \inst33|out[18]~91_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \inst18|ARRAY~50_combout ;
wire \inst33|out[17]~92_combout ;
wire \inst33|out[17]~93_combout ;
wire \inst25|Add1~33 ;
wire \inst25|Add1~34_combout ;
wire \inst25|Add0~33 ;
wire \inst25|Add0~34_combout ;
wire \inst25|result~140_combout ;
wire \inst25|result[17]~141_combout ;
wire \inst25|result[17]~142_combout ;
wire \inst10|$00000|auto_generated|result_node[17]~46_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17~portbdataout ;
wire \inst18|ARRAY~118_combout ;
wire \inst34|out[17]~92_combout ;
wire \inst34|out[17]~93_combout ;
wire \inst11|$00000|auto_generated|result_node[17]~46_combout ;
wire \inst25|Add1~35 ;
wire \inst25|Add1~36_combout ;
wire \inst25|Add0~35 ;
wire \inst25|Add0~36_combout ;
wire \inst25|result~137_combout ;
wire \inst25|result[18]~138_combout ;
wire \inst25|result[18]~139_combout ;
wire \inst10|$00000|auto_generated|result_node[18]~45_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18~portbdataout ;
wire \inst18|ARRAY~117_combout ;
wire \inst34|out[18]~90_combout ;
wire \inst34|out[18]~91_combout ;
wire \inst11|$00000|auto_generated|result_node[18]~45_combout ;
wire \inst25|Add1~37 ;
wire \inst25|Add1~38_combout ;
wire \inst25|Add0~37 ;
wire \inst25|Add0~38_combout ;
wire \inst25|result~134_combout ;
wire \inst25|result[19]~135_combout ;
wire \inst25|result[19]~136_combout ;
wire \inst10|$00000|auto_generated|result_node[19]~44_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19~portbdataout ;
wire \inst18|ARRAY~116_combout ;
wire \inst34|out[19]~88_combout ;
wire \inst34|out[19]~89_combout ;
wire \inst11|$00000|auto_generated|result_node[19]~44_combout ;
wire \inst25|Add1~39 ;
wire \inst25|Add1~40_combout ;
wire \inst25|Add0~39 ;
wire \inst25|Add0~40_combout ;
wire \inst25|result~131_combout ;
wire \inst25|result[20]~132_combout ;
wire \inst25|result[20]~133_combout ;
wire \inst40|always1~1_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \inst10|$00000|auto_generated|result_node[24]~39_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24~portbdataout ;
wire \inst18|ARRAY~111_combout ;
wire \inst34|out[24]~78_combout ;
wire \inst34|out[24]~79_combout ;
wire \inst11|$00000|auto_generated|result_node[24]~39_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \inst18|ARRAY~43_combout ;
wire \inst33|out[24]~78_combout ;
wire \inst33|out[24]~79_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \inst18|ARRAY~44_combout ;
wire \inst33|out[23]~80_combout ;
wire \inst33|out[23]~81_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \inst18|ARRAY~45_combout ;
wire \inst33|out[22]~82_combout ;
wire \inst33|out[22]~83_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \inst18|ARRAY~46_combout ;
wire \inst33|out[21]~84_combout ;
wire \inst33|out[21]~85_combout ;
wire \inst25|Add1~41 ;
wire \inst25|Add1~42_combout ;
wire \inst25|Add0~41 ;
wire \inst25|Add0~42_combout ;
wire \inst25|result~128_combout ;
wire \inst25|result[21]~129_combout ;
wire \inst25|result[21]~130_combout ;
wire \inst10|$00000|auto_generated|result_node[21]~42_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21~portbdataout ;
wire \inst18|ARRAY~114_combout ;
wire \inst34|out[21]~84_combout ;
wire \inst34|out[21]~85_combout ;
wire \inst11|$00000|auto_generated|result_node[21]~42_combout ;
wire \inst25|Add1~43 ;
wire \inst25|Add1~44_combout ;
wire \inst25|Add0~43 ;
wire \inst25|Add0~44_combout ;
wire \inst25|result~125_combout ;
wire \inst25|result[22]~126_combout ;
wire \inst25|result[22]~127_combout ;
wire \inst10|$00000|auto_generated|result_node[22]~41_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22~portbdataout ;
wire \inst18|ARRAY~113_combout ;
wire \inst34|out[22]~82_combout ;
wire \inst34|out[22]~83_combout ;
wire \inst11|$00000|auto_generated|result_node[22]~41_combout ;
wire \inst25|Add1~45 ;
wire \inst25|Add1~46_combout ;
wire \inst25|Add0~45 ;
wire \inst25|Add0~46_combout ;
wire \inst25|result~122_combout ;
wire \inst25|result[23]~123_combout ;
wire \inst25|result[23]~124_combout ;
wire \inst10|$00000|auto_generated|result_node[23]~40_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23~portbdataout ;
wire \inst18|ARRAY~112_combout ;
wire \inst34|out[23]~80_combout ;
wire \inst34|out[23]~81_combout ;
wire \inst11|$00000|auto_generated|result_node[23]~40_combout ;
wire \inst25|Add1~47 ;
wire \inst25|Add1~48_combout ;
wire \inst25|Add0~47 ;
wire \inst25|Add0~48_combout ;
wire \inst25|result~119_combout ;
wire \inst25|result[24]~120_combout ;
wire \inst25|result[24]~121_combout ;
wire \inst40|always1~2_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \inst10|$00000|auto_generated|result_node[28]~35_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28~portbdataout ;
wire \inst18|ARRAY~107_combout ;
wire \inst34|out[28]~70_combout ;
wire \inst34|out[28]~71_combout ;
wire \inst11|$00000|auto_generated|result_node[28]~35_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \inst18|ARRAY~39_combout ;
wire \inst33|out[28]~70_combout ;
wire \inst33|out[28]~71_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \inst18|ARRAY~40_combout ;
wire \inst33|out[27]~72_combout ;
wire \inst33|out[27]~73_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \inst18|ARRAY~41_combout ;
wire \inst33|out[26]~74_combout ;
wire \inst33|out[26]~75_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \inst18|ARRAY~42_combout ;
wire \inst33|out[25]~76_combout ;
wire \inst33|out[25]~77_combout ;
wire \inst25|Add1~49 ;
wire \inst25|Add1~50_combout ;
wire \inst25|Add0~49 ;
wire \inst25|Add0~50_combout ;
wire \inst25|result~116_combout ;
wire \inst25|result[25]~117_combout ;
wire \inst25|result[25]~118_combout ;
wire \inst10|$00000|auto_generated|result_node[25]~38_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25~portbdataout ;
wire \inst18|ARRAY~110_combout ;
wire \inst34|out[25]~76_combout ;
wire \inst34|out[25]~77_combout ;
wire \inst11|$00000|auto_generated|result_node[25]~38_combout ;
wire \inst25|Add1~51 ;
wire \inst25|Add1~52_combout ;
wire \inst25|Add0~51 ;
wire \inst25|Add0~52_combout ;
wire \inst25|result~113_combout ;
wire \inst25|result[26]~114_combout ;
wire \inst25|result[26]~115_combout ;
wire \inst10|$00000|auto_generated|result_node[26]~37_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26~portbdataout ;
wire \inst18|ARRAY~109_combout ;
wire \inst34|out[26]~74_combout ;
wire \inst34|out[26]~75_combout ;
wire \inst11|$00000|auto_generated|result_node[26]~37_combout ;
wire \inst25|Add1~53 ;
wire \inst25|Add1~54_combout ;
wire \inst25|Add0~53 ;
wire \inst25|Add0~54_combout ;
wire \inst25|result~110_combout ;
wire \inst25|result[27]~111_combout ;
wire \inst25|result[27]~112_combout ;
wire \inst10|$00000|auto_generated|result_node[27]~36_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27~portbdataout ;
wire \inst18|ARRAY~108_combout ;
wire \inst34|out[27]~72_combout ;
wire \inst34|out[27]~73_combout ;
wire \inst11|$00000|auto_generated|result_node[27]~36_combout ;
wire \inst25|Add1~55 ;
wire \inst25|Add1~56_combout ;
wire \inst25|Add0~55 ;
wire \inst25|Add0~56_combout ;
wire \inst25|result~107_combout ;
wire \inst25|result[28]~108_combout ;
wire \inst25|result[28]~109_combout ;
wire \inst40|always1~3_combout ;
wire \inst40|always1~4_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \inst10|$00000|auto_generated|result_node[32]~31_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32~portbdataout ;
wire \inst18|ARRAY~103_combout ;
wire \inst34|out[32]~62_combout ;
wire \inst34|out[32]~63_combout ;
wire \inst11|$00000|auto_generated|result_node[32]~31_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \inst18|ARRAY~35_combout ;
wire \inst33|out[32]~62_combout ;
wire \inst33|out[32]~63_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \inst18|ARRAY~36_combout ;
wire \inst33|out[31]~64_combout ;
wire \inst33|out[31]~65_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \inst18|ARRAY~37_combout ;
wire \inst33|out[30]~66_combout ;
wire \inst33|out[30]~67_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \inst18|ARRAY~38_combout ;
wire \inst33|out[29]~68_combout ;
wire \inst33|out[29]~69_combout ;
wire \inst25|Add1~57 ;
wire \inst25|Add1~58_combout ;
wire \inst25|Add0~57 ;
wire \inst25|Add0~58_combout ;
wire \inst25|result~104_combout ;
wire \inst25|result[29]~105_combout ;
wire \inst25|result[29]~106_combout ;
wire \inst10|$00000|auto_generated|result_node[29]~34_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29~portbdataout ;
wire \inst18|ARRAY~106_combout ;
wire \inst34|out[29]~68_combout ;
wire \inst34|out[29]~69_combout ;
wire \inst11|$00000|auto_generated|result_node[29]~34_combout ;
wire \inst25|Add1~59 ;
wire \inst25|Add1~60_combout ;
wire \inst25|Add0~59 ;
wire \inst25|Add0~60_combout ;
wire \inst25|result~101_combout ;
wire \inst25|result[30]~102_combout ;
wire \inst25|result[30]~103_combout ;
wire \inst10|$00000|auto_generated|result_node[30]~33_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30~portbdataout ;
wire \inst18|ARRAY~105_combout ;
wire \inst34|out[30]~66_combout ;
wire \inst34|out[30]~67_combout ;
wire \inst11|$00000|auto_generated|result_node[30]~33_combout ;
wire \inst25|Add1~61 ;
wire \inst25|Add1~62_combout ;
wire \inst25|Add0~61 ;
wire \inst25|Add0~62_combout ;
wire \inst25|result~98_combout ;
wire \inst25|result[31]~99_combout ;
wire \inst25|result[31]~100_combout ;
wire \inst10|$00000|auto_generated|result_node[31]~32_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31~portbdataout ;
wire \inst18|ARRAY~104_combout ;
wire \inst34|out[31]~64_combout ;
wire \inst34|out[31]~65_combout ;
wire \inst11|$00000|auto_generated|result_node[31]~32_combout ;
wire \inst25|Add1~63 ;
wire \inst25|Add1~64_combout ;
wire \inst25|Add0~63 ;
wire \inst25|Add0~64_combout ;
wire \inst25|result~95_combout ;
wire \inst25|result[32]~96_combout ;
wire \inst25|result[32]~97_combout ;
wire \inst40|always1~5_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \inst10|$00000|auto_generated|result_node[36]~27_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36~portbdataout ;
wire \inst18|ARRAY~99_combout ;
wire \inst34|out[36]~54_combout ;
wire \inst34|out[36]~55_combout ;
wire \inst11|$00000|auto_generated|result_node[36]~27_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \inst18|ARRAY~31_combout ;
wire \inst33|out[36]~54_combout ;
wire \inst33|out[36]~55_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \inst18|ARRAY~32_combout ;
wire \inst33|out[35]~56_combout ;
wire \inst33|out[35]~57_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \inst18|ARRAY~33_combout ;
wire \inst33|out[34]~58_combout ;
wire \inst33|out[34]~59_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \inst18|ARRAY~34_combout ;
wire \inst33|out[33]~60_combout ;
wire \inst33|out[33]~61_combout ;
wire \inst25|Add1~65 ;
wire \inst25|Add1~66_combout ;
wire \inst25|Add0~65 ;
wire \inst25|Add0~66_combout ;
wire \inst25|result~92_combout ;
wire \inst25|result[33]~93_combout ;
wire \inst25|result[33]~94_combout ;
wire \inst10|$00000|auto_generated|result_node[33]~30_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33~portbdataout ;
wire \inst18|ARRAY~102_combout ;
wire \inst34|out[33]~60_combout ;
wire \inst34|out[33]~61_combout ;
wire \inst11|$00000|auto_generated|result_node[33]~30_combout ;
wire \inst25|Add1~67 ;
wire \inst25|Add1~68_combout ;
wire \inst25|Add0~67 ;
wire \inst25|Add0~68_combout ;
wire \inst25|result~89_combout ;
wire \inst25|result[34]~90_combout ;
wire \inst25|result[34]~91_combout ;
wire \inst10|$00000|auto_generated|result_node[34]~29_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34~portbdataout ;
wire \inst18|ARRAY~101_combout ;
wire \inst34|out[34]~58_combout ;
wire \inst34|out[34]~59_combout ;
wire \inst11|$00000|auto_generated|result_node[34]~29_combout ;
wire \inst25|Add1~69 ;
wire \inst25|Add1~70_combout ;
wire \inst25|Add0~69 ;
wire \inst25|Add0~70_combout ;
wire \inst25|result~86_combout ;
wire \inst25|result[35]~87_combout ;
wire \inst25|result[35]~88_combout ;
wire \inst10|$00000|auto_generated|result_node[35]~28_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35~portbdataout ;
wire \inst18|ARRAY~100_combout ;
wire \inst34|out[35]~56_combout ;
wire \inst34|out[35]~57_combout ;
wire \inst11|$00000|auto_generated|result_node[35]~28_combout ;
wire \inst25|Add1~71 ;
wire \inst25|Add1~72_combout ;
wire \inst25|Add0~71 ;
wire \inst25|Add0~72_combout ;
wire \inst25|result~83_combout ;
wire \inst25|result[36]~84_combout ;
wire \inst25|result[36]~85_combout ;
wire \inst40|always1~6_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \inst10|$00000|auto_generated|result_node[40]~23_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40~portbdataout ;
wire \inst18|ARRAY~95_combout ;
wire \inst34|out[40]~46_combout ;
wire \inst34|out[40]~47_combout ;
wire \inst11|$00000|auto_generated|result_node[40]~23_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \inst18|ARRAY~27_combout ;
wire \inst33|out[40]~46_combout ;
wire \inst33|out[40]~47_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \inst18|ARRAY~28_combout ;
wire \inst33|out[39]~48_combout ;
wire \inst33|out[39]~49_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \inst18|ARRAY~29_combout ;
wire \inst33|out[38]~50_combout ;
wire \inst33|out[38]~51_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \inst18|ARRAY~30_combout ;
wire \inst33|out[37]~52_combout ;
wire \inst33|out[37]~53_combout ;
wire \inst25|Add1~73 ;
wire \inst25|Add1~74_combout ;
wire \inst25|Add0~73 ;
wire \inst25|Add0~74_combout ;
wire \inst25|result~80_combout ;
wire \inst25|result[37]~81_combout ;
wire \inst25|result[37]~82_combout ;
wire \inst10|$00000|auto_generated|result_node[37]~26_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37~portbdataout ;
wire \inst18|ARRAY~98_combout ;
wire \inst34|out[37]~52_combout ;
wire \inst34|out[37]~53_combout ;
wire \inst11|$00000|auto_generated|result_node[37]~26_combout ;
wire \inst25|Add1~75 ;
wire \inst25|Add1~76_combout ;
wire \inst25|Add0~75 ;
wire \inst25|Add0~76_combout ;
wire \inst25|result~77_combout ;
wire \inst25|result[38]~78_combout ;
wire \inst25|result[38]~79_combout ;
wire \inst10|$00000|auto_generated|result_node[38]~25_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38~portbdataout ;
wire \inst18|ARRAY~97_combout ;
wire \inst34|out[38]~50_combout ;
wire \inst34|out[38]~51_combout ;
wire \inst11|$00000|auto_generated|result_node[38]~25_combout ;
wire \inst25|Add1~77 ;
wire \inst25|Add1~78_combout ;
wire \inst25|Add0~77 ;
wire \inst25|Add0~78_combout ;
wire \inst25|result~74_combout ;
wire \inst25|result[39]~75_combout ;
wire \inst25|result[39]~76_combout ;
wire \inst10|$00000|auto_generated|result_node[39]~24_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39~portbdataout ;
wire \inst18|ARRAY~96_combout ;
wire \inst34|out[39]~48_combout ;
wire \inst34|out[39]~49_combout ;
wire \inst11|$00000|auto_generated|result_node[39]~24_combout ;
wire \inst25|Add1~79 ;
wire \inst25|Add1~80_combout ;
wire \inst25|Add0~79 ;
wire \inst25|Add0~80_combout ;
wire \inst25|result~71_combout ;
wire \inst25|result[40]~72_combout ;
wire \inst25|result[40]~73_combout ;
wire \inst40|always1~7_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \inst10|$00000|auto_generated|result_node[44]~19_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44~portbdataout ;
wire \inst18|ARRAY~91_combout ;
wire \inst34|out[44]~38_combout ;
wire \inst34|out[44]~39_combout ;
wire \inst11|$00000|auto_generated|result_node[44]~19_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \inst18|ARRAY~23_combout ;
wire \inst33|out[44]~38_combout ;
wire \inst33|out[44]~39_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \inst18|ARRAY~24_combout ;
wire \inst33|out[43]~40_combout ;
wire \inst33|out[43]~41_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \inst18|ARRAY~25_combout ;
wire \inst33|out[42]~42_combout ;
wire \inst33|out[42]~43_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \inst18|ARRAY~26_combout ;
wire \inst33|out[41]~44_combout ;
wire \inst33|out[41]~45_combout ;
wire \inst25|Add1~81 ;
wire \inst25|Add1~82_combout ;
wire \inst25|Add0~81 ;
wire \inst25|Add0~82_combout ;
wire \inst25|result~68_combout ;
wire \inst25|result[41]~69_combout ;
wire \inst25|result[41]~70_combout ;
wire \inst10|$00000|auto_generated|result_node[41]~22_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41~portbdataout ;
wire \inst18|ARRAY~94_combout ;
wire \inst34|out[41]~44_combout ;
wire \inst34|out[41]~45_combout ;
wire \inst11|$00000|auto_generated|result_node[41]~22_combout ;
wire \inst25|Add1~83 ;
wire \inst25|Add1~84_combout ;
wire \inst25|Add0~83 ;
wire \inst25|Add0~84_combout ;
wire \inst25|result~65_combout ;
wire \inst25|result[42]~66_combout ;
wire \inst25|result[42]~67_combout ;
wire \inst10|$00000|auto_generated|result_node[42]~21_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42~portbdataout ;
wire \inst18|ARRAY~93_combout ;
wire \inst34|out[42]~42_combout ;
wire \inst34|out[42]~43_combout ;
wire \inst11|$00000|auto_generated|result_node[42]~21_combout ;
wire \inst25|Add1~85 ;
wire \inst25|Add1~86_combout ;
wire \inst25|Add0~85 ;
wire \inst25|Add0~86_combout ;
wire \inst25|result~62_combout ;
wire \inst25|result[43]~63_combout ;
wire \inst25|result[43]~64_combout ;
wire \inst10|$00000|auto_generated|result_node[43]~20_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43~portbdataout ;
wire \inst18|ARRAY~92_combout ;
wire \inst34|out[43]~40_combout ;
wire \inst34|out[43]~41_combout ;
wire \inst11|$00000|auto_generated|result_node[43]~20_combout ;
wire \inst25|Add1~87 ;
wire \inst25|Add1~88_combout ;
wire \inst25|Add0~87 ;
wire \inst25|Add0~88_combout ;
wire \inst25|result~59_combout ;
wire \inst25|result[44]~60_combout ;
wire \inst25|result[44]~61_combout ;
wire \inst40|always1~8_combout ;
wire \inst40|always1~9_combout ;
wire \inst15|Equal1~0_combout ;
wire \inst6|MemWrite~combout ;
wire \inst|EXMW~q ;
wire \inst8|MEMMW~q ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \inst10|$00000|auto_generated|result_node[62]~1_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62~portbdataout ;
wire \inst18|ARRAY~73_combout ;
wire \inst34|out[62]~2_combout ;
wire \inst34|out[62]~3_combout ;
wire \inst11|$00000|auto_generated|result_node[62]~1_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \inst18|ARRAY~5_combout ;
wire \inst33|out[62]~2_combout ;
wire \inst33|out[62]~3_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \inst18|ARRAY~6_combout ;
wire \inst33|out[61]~4_combout ;
wire \inst33|out[61]~5_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \inst18|ARRAY~7_combout ;
wire \inst33|out[60]~6_combout ;
wire \inst33|out[60]~7_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \inst18|ARRAY~8_combout ;
wire \inst33|out[59]~8_combout ;
wire \inst33|out[59]~9_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \inst18|ARRAY~9_combout ;
wire \inst33|out[58]~10_combout ;
wire \inst33|out[58]~11_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \inst18|ARRAY~10_combout ;
wire \inst33|out[57]~12_combout ;
wire \inst33|out[57]~13_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \inst18|ARRAY~11_combout ;
wire \inst33|out[56]~14_combout ;
wire \inst33|out[56]~15_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \inst18|ARRAY~12_combout ;
wire \inst33|out[55]~16_combout ;
wire \inst33|out[55]~17_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \inst18|ARRAY~13_combout ;
wire \inst33|out[54]~18_combout ;
wire \inst33|out[54]~19_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \inst18|ARRAY~14_combout ;
wire \inst33|out[53]~20_combout ;
wire \inst33|out[53]~21_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \inst18|ARRAY~15_combout ;
wire \inst33|out[52]~22_combout ;
wire \inst33|out[52]~23_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \inst18|ARRAY~16_combout ;
wire \inst33|out[51]~24_combout ;
wire \inst33|out[51]~25_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \inst18|ARRAY~17_combout ;
wire \inst33|out[50]~26_combout ;
wire \inst33|out[50]~27_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \inst18|ARRAY~18_combout ;
wire \inst33|out[49]~28_combout ;
wire \inst33|out[49]~29_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \inst18|ARRAY~19_combout ;
wire \inst33|out[48]~30_combout ;
wire \inst33|out[48]~31_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \inst18|ARRAY~20_combout ;
wire \inst33|out[47]~32_combout ;
wire \inst33|out[47]~33_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \inst18|ARRAY~21_combout ;
wire \inst33|out[46]~34_combout ;
wire \inst33|out[46]~35_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \inst18|ARRAY~22_combout ;
wire \inst33|out[45]~36_combout ;
wire \inst33|out[45]~37_combout ;
wire \inst25|Add1~89 ;
wire \inst25|Add1~90_combout ;
wire \inst25|Add0~89 ;
wire \inst25|Add0~90_combout ;
wire \inst25|result~56_combout ;
wire \inst25|result[45]~57_combout ;
wire \inst25|result[45]~58_combout ;
wire \inst10|$00000|auto_generated|result_node[45]~18_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45~portbdataout ;
wire \inst18|ARRAY~90_combout ;
wire \inst34|out[45]~36_combout ;
wire \inst34|out[45]~37_combout ;
wire \inst11|$00000|auto_generated|result_node[45]~18_combout ;
wire \inst25|Add1~91 ;
wire \inst25|Add1~92_combout ;
wire \inst25|Add0~91 ;
wire \inst25|Add0~92_combout ;
wire \inst25|result~53_combout ;
wire \inst25|result[46]~54_combout ;
wire \inst25|result[46]~55_combout ;
wire \inst10|$00000|auto_generated|result_node[46]~17_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46~portbdataout ;
wire \inst18|ARRAY~89_combout ;
wire \inst34|out[46]~34_combout ;
wire \inst34|out[46]~35_combout ;
wire \inst11|$00000|auto_generated|result_node[46]~17_combout ;
wire \inst25|Add1~93 ;
wire \inst25|Add1~94_combout ;
wire \inst25|Add0~93 ;
wire \inst25|Add0~94_combout ;
wire \inst25|result~50_combout ;
wire \inst25|result[47]~51_combout ;
wire \inst25|result[47]~52_combout ;
wire \inst10|$00000|auto_generated|result_node[47]~16_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47~portbdataout ;
wire \inst18|ARRAY~88_combout ;
wire \inst34|out[47]~32_combout ;
wire \inst34|out[47]~33_combout ;
wire \inst11|$00000|auto_generated|result_node[47]~16_combout ;
wire \inst25|Add1~95 ;
wire \inst25|Add1~96_combout ;
wire \inst25|Add0~95 ;
wire \inst25|Add0~96_combout ;
wire \inst25|result~47_combout ;
wire \inst25|result[48]~48_combout ;
wire \inst25|result[48]~49_combout ;
wire \inst10|$00000|auto_generated|result_node[48]~15_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48~portbdataout ;
wire \inst18|ARRAY~87_combout ;
wire \inst34|out[48]~30_combout ;
wire \inst34|out[48]~31_combout ;
wire \inst11|$00000|auto_generated|result_node[48]~15_combout ;
wire \inst25|Add1~97 ;
wire \inst25|Add1~98_combout ;
wire \inst25|Add0~97 ;
wire \inst25|Add0~98_combout ;
wire \inst25|result~44_combout ;
wire \inst25|result[49]~45_combout ;
wire \inst25|result[49]~46_combout ;
wire \inst10|$00000|auto_generated|result_node[49]~14_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49~portbdataout ;
wire \inst18|ARRAY~86_combout ;
wire \inst34|out[49]~28_combout ;
wire \inst34|out[49]~29_combout ;
wire \inst11|$00000|auto_generated|result_node[49]~14_combout ;
wire \inst25|Add1~99 ;
wire \inst25|Add1~100_combout ;
wire \inst25|Add0~99 ;
wire \inst25|Add0~100_combout ;
wire \inst25|result~41_combout ;
wire \inst25|result[50]~42_combout ;
wire \inst25|result[50]~43_combout ;
wire \inst10|$00000|auto_generated|result_node[50]~13_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50~portbdataout ;
wire \inst18|ARRAY~85_combout ;
wire \inst34|out[50]~26_combout ;
wire \inst34|out[50]~27_combout ;
wire \inst11|$00000|auto_generated|result_node[50]~13_combout ;
wire \inst25|Add1~101 ;
wire \inst25|Add1~102_combout ;
wire \inst25|Add0~101 ;
wire \inst25|Add0~102_combout ;
wire \inst25|result~38_combout ;
wire \inst25|result[51]~39_combout ;
wire \inst25|result[51]~40_combout ;
wire \inst10|$00000|auto_generated|result_node[51]~12_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51~portbdataout ;
wire \inst18|ARRAY~84_combout ;
wire \inst34|out[51]~24_combout ;
wire \inst34|out[51]~25_combout ;
wire \inst11|$00000|auto_generated|result_node[51]~12_combout ;
wire \inst25|Add1~103 ;
wire \inst25|Add1~104_combout ;
wire \inst25|Add0~103 ;
wire \inst25|Add0~104_combout ;
wire \inst25|result~35_combout ;
wire \inst25|result[52]~36_combout ;
wire \inst25|result[52]~37_combout ;
wire \inst10|$00000|auto_generated|result_node[52]~11_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52~portbdataout ;
wire \inst18|ARRAY~83_combout ;
wire \inst34|out[52]~22_combout ;
wire \inst34|out[52]~23_combout ;
wire \inst11|$00000|auto_generated|result_node[52]~11_combout ;
wire \inst25|Add1~105 ;
wire \inst25|Add1~106_combout ;
wire \inst25|Add0~105 ;
wire \inst25|Add0~106_combout ;
wire \inst25|result~32_combout ;
wire \inst25|result[53]~33_combout ;
wire \inst25|result[53]~34_combout ;
wire \inst10|$00000|auto_generated|result_node[53]~10_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53~portbdataout ;
wire \inst18|ARRAY~82_combout ;
wire \inst34|out[53]~20_combout ;
wire \inst34|out[53]~21_combout ;
wire \inst11|$00000|auto_generated|result_node[53]~10_combout ;
wire \inst25|Add1~107 ;
wire \inst25|Add1~108_combout ;
wire \inst25|Add0~107 ;
wire \inst25|Add0~108_combout ;
wire \inst25|result~29_combout ;
wire \inst25|result[54]~30_combout ;
wire \inst25|result[54]~31_combout ;
wire \inst10|$00000|auto_generated|result_node[54]~9_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54~portbdataout ;
wire \inst18|ARRAY~81_combout ;
wire \inst34|out[54]~18_combout ;
wire \inst34|out[54]~19_combout ;
wire \inst11|$00000|auto_generated|result_node[54]~9_combout ;
wire \inst25|Add1~109 ;
wire \inst25|Add1~110_combout ;
wire \inst25|Add0~109 ;
wire \inst25|Add0~110_combout ;
wire \inst25|result~26_combout ;
wire \inst25|result[55]~27_combout ;
wire \inst25|result[55]~28_combout ;
wire \inst10|$00000|auto_generated|result_node[55]~8_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55~portbdataout ;
wire \inst18|ARRAY~80_combout ;
wire \inst34|out[55]~16_combout ;
wire \inst34|out[55]~17_combout ;
wire \inst11|$00000|auto_generated|result_node[55]~8_combout ;
wire \inst25|Add1~111 ;
wire \inst25|Add1~112_combout ;
wire \inst25|Add0~111 ;
wire \inst25|Add0~112_combout ;
wire \inst25|result~23_combout ;
wire \inst25|result[56]~24_combout ;
wire \inst25|result[56]~25_combout ;
wire \inst10|$00000|auto_generated|result_node[56]~7_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56~portbdataout ;
wire \inst18|ARRAY~79_combout ;
wire \inst34|out[56]~14_combout ;
wire \inst34|out[56]~15_combout ;
wire \inst11|$00000|auto_generated|result_node[56]~7_combout ;
wire \inst25|Add1~113 ;
wire \inst25|Add1~114_combout ;
wire \inst25|Add0~113 ;
wire \inst25|Add0~114_combout ;
wire \inst25|result~20_combout ;
wire \inst25|result[57]~21_combout ;
wire \inst25|result[57]~22_combout ;
wire \inst10|$00000|auto_generated|result_node[57]~6_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57~portbdataout ;
wire \inst18|ARRAY~78_combout ;
wire \inst34|out[57]~12_combout ;
wire \inst34|out[57]~13_combout ;
wire \inst11|$00000|auto_generated|result_node[57]~6_combout ;
wire \inst25|Add1~115 ;
wire \inst25|Add1~116_combout ;
wire \inst25|Add0~115 ;
wire \inst25|Add0~116_combout ;
wire \inst25|result~17_combout ;
wire \inst25|result[58]~18_combout ;
wire \inst25|result[58]~19_combout ;
wire \inst10|$00000|auto_generated|result_node[58]~5_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58~portbdataout ;
wire \inst18|ARRAY~77_combout ;
wire \inst34|out[58]~10_combout ;
wire \inst34|out[58]~11_combout ;
wire \inst11|$00000|auto_generated|result_node[58]~5_combout ;
wire \inst25|Add1~117 ;
wire \inst25|Add1~118_combout ;
wire \inst25|Add0~117 ;
wire \inst25|Add0~118_combout ;
wire \inst25|result~14_combout ;
wire \inst25|result[59]~15_combout ;
wire \inst25|result[59]~16_combout ;
wire \inst10|$00000|auto_generated|result_node[59]~4_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59~portbdataout ;
wire \inst18|ARRAY~76_combout ;
wire \inst34|out[59]~8_combout ;
wire \inst34|out[59]~9_combout ;
wire \inst11|$00000|auto_generated|result_node[59]~4_combout ;
wire \inst25|Add1~119 ;
wire \inst25|Add1~120_combout ;
wire \inst25|Add0~119 ;
wire \inst25|Add0~120_combout ;
wire \inst25|result~11_combout ;
wire \inst25|result[60]~12_combout ;
wire \inst25|result[60]~13_combout ;
wire \inst10|$00000|auto_generated|result_node[60]~3_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60~portbdataout ;
wire \inst18|ARRAY~75_combout ;
wire \inst34|out[60]~6_combout ;
wire \inst34|out[60]~7_combout ;
wire \inst11|$00000|auto_generated|result_node[60]~3_combout ;
wire \inst25|Add1~121 ;
wire \inst25|Add1~122_combout ;
wire \inst25|Add0~121 ;
wire \inst25|Add0~122_combout ;
wire \inst25|result~8_combout ;
wire \inst25|result[61]~9_combout ;
wire \inst25|result[61]~10_combout ;
wire \inst10|$00000|auto_generated|result_node[61]~2_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61~portbdataout ;
wire \inst18|ARRAY~74_combout ;
wire \inst34|out[61]~4_combout ;
wire \inst34|out[61]~5_combout ;
wire \inst11|$00000|auto_generated|result_node[61]~2_combout ;
wire \inst25|Add1~123 ;
wire \inst25|Add1~124_combout ;
wire \inst25|Add0~123 ;
wire \inst25|Add0~124_combout ;
wire \inst25|result~5_combout ;
wire \inst25|result[62]~6_combout ;
wire \inst25|result[62]~7_combout ;
wire \inst40|always1~10_combout ;
wire \inst40|always1~11_combout ;
wire \inst40|always1~12_combout ;
wire \inst40|always1~13_combout ;
wire \inst40|always1~14_combout ;
wire \inst40|always1~15_combout ;
wire \inst40|always1~16_combout ;
wire \inst40|mem_array_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \inst10|$00000|auto_generated|result_node[63]~0_combout ;
wire \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63~portbdataout ;
wire \inst18|ARRAY~72_combout ;
wire \inst34|out[63]~0_combout ;
wire \inst34|out[63]~1_combout ;
wire \inst11|$00000|auto_generated|result_node[63]~0_combout ;
wire \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \inst18|ARRAY~4_combout ;
wire \inst33|out[63]~0_combout ;
wire \inst33|out[63]~1_combout ;
wire \inst25|Add1~125 ;
wire \inst25|Add1~126_combout ;
wire \inst25|Add0~125 ;
wire \inst25|Add0~126_combout ;
wire \inst25|result~1_combout ;
wire \inst25|result[63]~2_combout ;
wire \inst25|result[63]~4_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1~portbdataout ;
wire \inst35|result[1]~0_combout ;
wire \CONSTANT_4[1]~input_o ;
wire \CONSTANT_4[0]~input_o ;
wire \inst1|result[0]~0_combout ;
wire \inst25|Equal4~0_combout ;
wire \inst25|Equal4~1_combout ;
wire \inst25|Equal4~2_combout ;
wire \inst25|Equal4~3_combout ;
wire \inst25|Equal4~4_combout ;
wire \inst25|Equal4~5_combout ;
wire \inst25|Equal4~6_combout ;
wire \inst25|Equal4~7_combout ;
wire \inst25|Equal4~8_combout ;
wire \inst25|Equal4~9_combout ;
wire \inst25|Equal4~10_combout ;
wire \inst25|Equal4~11_combout ;
wire \inst25|Equal4~12_combout ;
wire \inst25|Equal4~13_combout ;
wire \inst25|Equal4~14_combout ;
wire \inst25|Equal4~15_combout ;
wire \inst25|Equal4~16_combout ;
wire \inst25|Equal4~17_combout ;
wire \inst25|Equal4~18_combout ;
wire \inst25|Equal4~19_combout ;
wire \inst25|Equal4~20_combout ;
wire \inst8|MEMzero~q ;
wire \inst|EXBranch~q ;
wire \inst8|MEMBranch~q ;
wire \inst1|Add0~63_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64~portbdataout ;
wire \inst1|result[0]~1 ;
wire \inst1|result[1]~2_combout ;
wire \inst1|Add0~62_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout ;
wire \inst35|result[1]~1 ;
wire \inst35|result[2]~2_combout ;
wire \CONSTANT_4[2]~input_o ;
wire \inst1|result[1]~3 ;
wire \inst1|result[2]~4_combout ;
wire \inst1|Add0~61_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout ;
wire \inst35|result[2]~3 ;
wire \inst35|result[3]~4_combout ;
wire \CONSTANT_4[3]~input_o ;
wire \inst1|result[2]~5 ;
wire \inst1|result[3]~6_combout ;
wire \inst1|Add0~60_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout ;
wire \inst35|result[3]~5 ;
wire \inst35|result[4]~6_combout ;
wire \CONSTANT_4[4]~input_o ;
wire \inst1|result[3]~7 ;
wire \inst1|result[4]~8_combout ;
wire \inst1|Add0~59_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout ;
wire \inst35|result[4]~7 ;
wire \inst35|result[5]~8_combout ;
wire \CONSTANT_4[5]~input_o ;
wire \inst1|result[4]~9 ;
wire \inst1|result[5]~10_combout ;
wire \inst1|Add0~58_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout ;
wire \inst35|result[5]~9 ;
wire \inst35|result[6]~10_combout ;
wire \CONSTANT_4[6]~input_o ;
wire \inst1|result[5]~11 ;
wire \inst1|result[6]~12_combout ;
wire \inst1|Add0~57_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout ;
wire \inst35|result[6]~11 ;
wire \inst35|result[7]~12_combout ;
wire \CONSTANT_4[7]~input_o ;
wire \inst1|result[6]~13 ;
wire \inst1|result[7]~14_combout ;
wire \inst1|Add0~56_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout ;
wire \inst35|result[7]~13 ;
wire \inst35|result[8]~14_combout ;
wire \CONSTANT_4[8]~input_o ;
wire \inst1|result[7]~15 ;
wire \inst1|result[8]~16_combout ;
wire \inst1|Add0~55_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout ;
wire \inst35|result[8]~15 ;
wire \inst35|result[9]~16_combout ;
wire \CONSTANT_4[9]~input_o ;
wire \inst1|result[8]~17 ;
wire \inst1|result[9]~18_combout ;
wire \inst1|Add0~54_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout ;
wire \inst35|result[9]~17 ;
wire \inst35|result[10]~18_combout ;
wire \CONSTANT_4[10]~input_o ;
wire \inst1|result[9]~19 ;
wire \inst1|result[10]~20_combout ;
wire \inst1|Add0~53_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout ;
wire \inst35|result[10]~19 ;
wire \inst35|result[11]~20_combout ;
wire \CONSTANT_4[11]~input_o ;
wire \inst1|result[10]~21 ;
wire \inst1|result[11]~22_combout ;
wire \inst1|Add0~52_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout ;
wire \inst35|result[11]~21 ;
wire \inst35|result[12]~22_combout ;
wire \CONSTANT_4[12]~input_o ;
wire \inst1|result[11]~23 ;
wire \inst1|result[12]~24_combout ;
wire \inst1|Add0~51_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout ;
wire \inst35|result[12]~23 ;
wire \inst35|result[13]~24_combout ;
wire \CONSTANT_4[13]~input_o ;
wire \inst1|result[12]~25 ;
wire \inst1|result[13]~26_combout ;
wire \inst1|Add0~50_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout ;
wire \inst35|result[13]~25 ;
wire \inst35|result[14]~26_combout ;
wire \CONSTANT_4[14]~input_o ;
wire \inst1|result[13]~27 ;
wire \inst1|result[14]~28_combout ;
wire \inst1|Add0~49_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout ;
wire \inst35|result[14]~27 ;
wire \inst35|result[15]~28_combout ;
wire \CONSTANT_4[15]~input_o ;
wire \inst1|result[14]~29 ;
wire \inst1|result[15]~30_combout ;
wire \inst1|Add0~48_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout ;
wire \inst35|result[15]~29 ;
wire \inst35|result[16]~30_combout ;
wire \CONSTANT_4[16]~input_o ;
wire \inst1|result[15]~31 ;
wire \inst1|result[16]~32_combout ;
wire \inst1|Add0~47_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout ;
wire \inst35|result[16]~31 ;
wire \inst35|result[17]~32_combout ;
wire \CONSTANT_4[17]~input_o ;
wire \inst1|result[16]~33 ;
wire \inst1|result[17]~34_combout ;
wire \inst1|Add0~46_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout ;
wire \inst35|result[17]~33 ;
wire \inst35|result[18]~34_combout ;
wire \CONSTANT_4[18]~input_o ;
wire \inst1|result[17]~35 ;
wire \inst1|result[18]~36_combout ;
wire \inst1|Add0~45_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout ;
wire \inst35|result[18]~35 ;
wire \inst35|result[19]~36_combout ;
wire \CONSTANT_4[19]~input_o ;
wire \inst1|result[18]~37 ;
wire \inst1|result[19]~38_combout ;
wire \inst1|Add0~44_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout ;
wire \inst35|result[19]~37 ;
wire \inst35|result[20]~38_combout ;
wire \CONSTANT_4[20]~input_o ;
wire \inst1|result[19]~39 ;
wire \inst1|result[20]~40_combout ;
wire \inst1|Add0~43_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout ;
wire \inst35|result[20]~39 ;
wire \inst35|result[21]~40_combout ;
wire \CONSTANT_4[21]~input_o ;
wire \inst1|result[20]~41 ;
wire \inst1|result[21]~42_combout ;
wire \inst1|Add0~42_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout ;
wire \inst35|result[21]~41 ;
wire \inst35|result[22]~42_combout ;
wire \CONSTANT_4[22]~input_o ;
wire \inst1|result[21]~43 ;
wire \inst1|result[22]~44_combout ;
wire \inst1|Add0~41_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout ;
wire \inst35|result[22]~43 ;
wire \inst35|result[23]~44_combout ;
wire \CONSTANT_4[23]~input_o ;
wire \inst1|result[22]~45 ;
wire \inst1|result[23]~46_combout ;
wire \inst1|Add0~40_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout ;
wire \inst35|result[23]~45 ;
wire \inst35|result[24]~46_combout ;
wire \CONSTANT_4[24]~input_o ;
wire \inst1|result[23]~47 ;
wire \inst1|result[24]~48_combout ;
wire \inst1|Add0~39_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout ;
wire \inst35|result[24]~47 ;
wire \inst35|result[25]~48_combout ;
wire \CONSTANT_4[25]~input_o ;
wire \inst1|result[24]~49 ;
wire \inst1|result[25]~50_combout ;
wire \inst1|Add0~38_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout ;
wire \inst35|result[25]~49 ;
wire \inst35|result[26]~50_combout ;
wire \CONSTANT_4[26]~input_o ;
wire \inst1|result[25]~51 ;
wire \inst1|result[26]~52_combout ;
wire \inst1|Add0~37_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout ;
wire \inst35|result[26]~51 ;
wire \inst35|result[27]~52_combout ;
wire \CONSTANT_4[27]~input_o ;
wire \inst1|result[26]~53 ;
wire \inst1|result[27]~54_combout ;
wire \inst1|Add0~36_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout ;
wire \inst35|result[27]~53 ;
wire \inst35|result[28]~54_combout ;
wire \CONSTANT_4[28]~input_o ;
wire \inst1|result[27]~55 ;
wire \inst1|result[28]~56_combout ;
wire \inst1|Add0~35_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout ;
wire \inst35|result[28]~55 ;
wire \inst35|result[29]~56_combout ;
wire \CONSTANT_4[29]~input_o ;
wire \inst1|result[28]~57 ;
wire \inst1|result[29]~58_combout ;
wire \inst1|Add0~34_combout ;
wire \inst5|OldValue[29]~_wirecell_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout ;
wire \inst35|result[29]~57 ;
wire \inst35|result[30]~58_combout ;
wire \CONSTANT_4[30]~input_o ;
wire \inst1|result[29]~59 ;
wire \inst1|result[30]~60_combout ;
wire \inst1|Add0~33_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout ;
wire \inst35|result[30]~59 ;
wire \inst35|result[31]~60_combout ;
wire \CONSTANT_4[31]~input_o ;
wire \inst1|result[30]~61 ;
wire \inst1|result[31]~62_combout ;
wire \inst1|Add0~32_combout ;
wire \inst5|OldValue[31]~_wirecell_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout ;
wire \inst35|result[31]~61 ;
wire \inst35|result[32]~62_combout ;
wire \CONSTANT_4[32]~input_o ;
wire \inst1|result[31]~63 ;
wire \inst1|result[32]~64_combout ;
wire \inst1|Add0~31_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout ;
wire \inst35|result[32]~63 ;
wire \inst35|result[33]~64_combout ;
wire \CONSTANT_4[33]~input_o ;
wire \inst1|result[32]~65 ;
wire \inst1|result[33]~66_combout ;
wire \inst1|Add0~30_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout ;
wire \inst35|result[33]~65 ;
wire \inst35|result[34]~66_combout ;
wire \CONSTANT_4[34]~input_o ;
wire \inst1|result[33]~67 ;
wire \inst1|result[34]~68_combout ;
wire \inst1|Add0~29_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout ;
wire \inst35|result[34]~67 ;
wire \inst35|result[35]~68_combout ;
wire \CONSTANT_4[35]~input_o ;
wire \inst1|result[34]~69 ;
wire \inst1|result[35]~70_combout ;
wire \inst1|Add0~28_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout ;
wire \inst35|result[35]~69 ;
wire \inst35|result[36]~70_combout ;
wire \CONSTANT_4[36]~input_o ;
wire \inst1|result[35]~71 ;
wire \inst1|result[36]~72_combout ;
wire \inst1|Add0~27_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout ;
wire \inst35|result[36]~71 ;
wire \inst35|result[37]~72_combout ;
wire \CONSTANT_4[37]~input_o ;
wire \inst1|result[36]~73 ;
wire \inst1|result[37]~74_combout ;
wire \inst1|Add0~26_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout ;
wire \inst35|result[37]~73 ;
wire \inst35|result[38]~74_combout ;
wire \CONSTANT_4[38]~input_o ;
wire \inst1|result[37]~75 ;
wire \inst1|result[38]~76_combout ;
wire \inst1|Add0~25_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout ;
wire \inst35|result[38]~75 ;
wire \inst35|result[39]~76_combout ;
wire \CONSTANT_4[39]~input_o ;
wire \inst1|result[38]~77 ;
wire \inst1|result[39]~78_combout ;
wire \inst1|Add0~24_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout ;
wire \inst35|result[39]~77 ;
wire \inst35|result[40]~78_combout ;
wire \CONSTANT_4[40]~input_o ;
wire \inst1|result[39]~79 ;
wire \inst1|result[40]~80_combout ;
wire \inst1|Add0~23_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout ;
wire \inst35|result[40]~79 ;
wire \inst35|result[41]~80_combout ;
wire \CONSTANT_4[41]~input_o ;
wire \inst1|result[40]~81 ;
wire \inst1|result[41]~82_combout ;
wire \inst1|Add0~22_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout ;
wire \inst35|result[41]~81 ;
wire \inst35|result[42]~82_combout ;
wire \CONSTANT_4[42]~input_o ;
wire \inst1|result[41]~83 ;
wire \inst1|result[42]~84_combout ;
wire \inst1|Add0~21_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout ;
wire \inst35|result[42]~83 ;
wire \inst35|result[43]~84_combout ;
wire \CONSTANT_4[43]~input_o ;
wire \inst1|result[42]~85 ;
wire \inst1|result[43]~86_combout ;
wire \inst1|Add0~20_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout ;
wire \inst35|result[43]~85 ;
wire \inst35|result[44]~86_combout ;
wire \CONSTANT_4[44]~input_o ;
wire \inst1|result[43]~87 ;
wire \inst1|result[44]~88_combout ;
wire \inst1|Add0~19_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout ;
wire \inst35|result[44]~87 ;
wire \inst35|result[45]~88_combout ;
wire \CONSTANT_4[45]~input_o ;
wire \inst1|result[44]~89 ;
wire \inst1|result[45]~90_combout ;
wire \inst1|Add0~18_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout ;
wire \inst35|result[45]~89 ;
wire \inst35|result[46]~90_combout ;
wire \CONSTANT_4[46]~input_o ;
wire \inst1|result[45]~91 ;
wire \inst1|result[46]~92_combout ;
wire \inst1|Add0~17_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout ;
wire \inst35|result[46]~91 ;
wire \inst35|result[47]~92_combout ;
wire \CONSTANT_4[47]~input_o ;
wire \inst1|result[46]~93 ;
wire \inst1|result[47]~94_combout ;
wire \inst1|Add0~16_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout ;
wire \inst35|result[47]~93 ;
wire \inst35|result[48]~94_combout ;
wire \CONSTANT_4[48]~input_o ;
wire \inst1|result[47]~95 ;
wire \inst1|result[48]~96_combout ;
wire \inst1|Add0~15_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout ;
wire \inst35|result[48]~95 ;
wire \inst35|result[49]~96_combout ;
wire \CONSTANT_4[49]~input_o ;
wire \inst1|result[48]~97 ;
wire \inst1|result[49]~98_combout ;
wire \inst1|Add0~14_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout ;
wire \inst35|result[49]~97 ;
wire \inst35|result[50]~98_combout ;
wire \CONSTANT_4[50]~input_o ;
wire \inst1|result[49]~99 ;
wire \inst1|result[50]~100_combout ;
wire \inst1|Add0~13_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout ;
wire \inst35|result[50]~99 ;
wire \inst35|result[51]~100_combout ;
wire \CONSTANT_4[51]~input_o ;
wire \inst1|result[50]~101 ;
wire \inst1|result[51]~102_combout ;
wire \inst1|Add0~12_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout ;
wire \inst35|result[51]~101 ;
wire \inst35|result[52]~102_combout ;
wire \CONSTANT_4[52]~input_o ;
wire \inst1|result[51]~103 ;
wire \inst1|result[52]~104_combout ;
wire \inst1|Add0~11_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout ;
wire \inst35|result[52]~103 ;
wire \inst35|result[53]~104_combout ;
wire \CONSTANT_4[53]~input_o ;
wire \inst1|result[52]~105 ;
wire \inst1|result[53]~106_combout ;
wire \inst1|Add0~10_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout ;
wire \inst35|result[53]~105 ;
wire \inst35|result[54]~106_combout ;
wire \CONSTANT_4[54]~input_o ;
wire \inst1|result[53]~107 ;
wire \inst1|result[54]~108_combout ;
wire \inst1|Add0~9_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout ;
wire \inst35|result[54]~107 ;
wire \inst35|result[55]~108_combout ;
wire \CONSTANT_4[55]~input_o ;
wire \inst1|result[54]~109 ;
wire \inst1|result[55]~110_combout ;
wire \inst1|Add0~8_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout ;
wire \inst35|result[55]~109 ;
wire \inst35|result[56]~110_combout ;
wire \CONSTANT_4[56]~input_o ;
wire \inst1|result[55]~111 ;
wire \inst1|result[56]~112_combout ;
wire \inst1|Add0~7_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout ;
wire \inst35|result[56]~111 ;
wire \inst35|result[57]~112_combout ;
wire \CONSTANT_4[57]~input_o ;
wire \inst1|result[56]~113 ;
wire \inst1|result[57]~114_combout ;
wire \inst1|Add0~6_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout ;
wire \inst35|result[57]~113 ;
wire \inst35|result[58]~114_combout ;
wire \CONSTANT_4[58]~input_o ;
wire \inst1|result[57]~115 ;
wire \inst1|result[58]~116_combout ;
wire \inst1|Add0~5_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout ;
wire \inst35|result[58]~115 ;
wire \inst35|result[59]~116_combout ;
wire \CONSTANT_4[59]~input_o ;
wire \inst1|result[58]~117 ;
wire \inst1|result[59]~118_combout ;
wire \inst1|Add0~4_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout ;
wire \inst35|result[59]~117 ;
wire \inst35|result[60]~118_combout ;
wire \CONSTANT_4[60]~input_o ;
wire \inst1|result[59]~119 ;
wire \inst1|result[60]~120_combout ;
wire \inst1|Add0~3_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout ;
wire \inst35|result[60]~119 ;
wire \inst35|result[61]~120_combout ;
wire \CONSTANT_4[61]~input_o ;
wire \inst1|result[60]~121 ;
wire \inst1|result[61]~122_combout ;
wire \inst1|Add0~2_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout ;
wire \inst35|result[61]~121 ;
wire \inst35|result[62]~122_combout ;
wire \CONSTANT_4[62]~input_o ;
wire \inst1|result[61]~123 ;
wire \inst1|result[62]~124_combout ;
wire \inst1|Add0~1_combout ;
wire \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout ;
wire \inst35|result[62]~123 ;
wire \inst35|result[63]~124_combout ;
wire \CONSTANT_4[63]~input_o ;
wire \inst1|result[62]~125 ;
wire \inst1|result[63]~126_combout ;
wire \inst1|Add0~0_combout ;
wire \inst32|ForwardA[0]~3_combout ;
wire \inst32|ForwardB[0]~3_combout ;
wire [1:0] \inst|EXM2R_rtl_0|auto_generated|dffe3a ;
wire [1:0] \inst6|ALUOp ;
wire [63:0] \inst|EXIMM ;
wire [0:76] \inst18|ARRAY_rtl_0_bypass ;
wire [63:0] \inst|EXRD1 ;
wire [1:0] \inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [4:0] \inst|EXWN ;
wire [4:0] \inst8|MEMWN ;
wire [63:0] \inst8|MEMresult ;
wire [1:0] \inst|EXALUop ;
wire [63:0] \inst8|MEMIMM ;
wire [2:0] \inst|EXFunct3 ;
wire [1:0] \inst32|ForwardA ;
wire [0:76] \inst18|ARRAY_rtl_1_bypass ;
wire [4:0] \inst|EXRN2 ;
wire [63:0] \inst8|MEMRD2 ;
wire [1:0] \inst32|ForwardB ;
wire [63:0] \inst5|OldValue ;
wire [31:0] \inst36|IDinstr ;
wire [4:0] \inst|EXRN1 ;
wire [4:0] \inst41|WB_RegRd ;
wire [63:0] \inst|EXRD2 ;
wire [63:0] \inst41|WB_ALUOut ;
wire [63:0] \inst25|result ;

wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst40|mem_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63_PORTBDATAOUT_bus ;
wire [0:0] \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a63~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a62~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a61~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a60~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a59~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a58~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a57~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a56~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a55~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a54~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a53~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a52~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a51~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a50~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a49~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a48~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a47~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a46~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a45~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a44~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a43~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a42~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a41~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a40~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a39~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a38~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a37~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a36~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a35~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a34~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a33~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a32~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a31~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a30~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a29~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a28~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a27~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a26~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a25~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a24~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a23~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a22~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a21~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a20~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a19~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a18~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a17~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a16~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a15~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a14~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a13~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a12~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a11~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a10~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a9~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a8~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a7~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a6~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a5~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a4~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a3~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a2~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a1~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst40|mem_array_rtl_0|auto_generated|ram_block1a0~portadataout  = \inst40|mem_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0~portbdataout  = \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63_PORTBDATAOUT_bus [0];

assign \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64~portbdataout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0~portbdataout  = \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

cycloneive_io_obuf \ALUsrc~output (
	.i(\inst|EXALUsrc~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUsrc~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUsrc~output .bus_hold = "false";
defparam \ALUsrc~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[63]~output (
	.i(\inst8|MEMresult [63]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[63]~output .bus_hold = "false";
defparam \ADDRESS[63]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[62]~output (
	.i(\inst8|MEMresult [62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[62]~output .bus_hold = "false";
defparam \ADDRESS[62]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[61]~output (
	.i(\inst8|MEMresult [61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[61]~output .bus_hold = "false";
defparam \ADDRESS[61]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[60]~output (
	.i(\inst8|MEMresult [60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[60]~output .bus_hold = "false";
defparam \ADDRESS[60]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[59]~output (
	.i(\inst8|MEMresult [59]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[59]~output .bus_hold = "false";
defparam \ADDRESS[59]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[58]~output (
	.i(\inst8|MEMresult [58]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[58]~output .bus_hold = "false";
defparam \ADDRESS[58]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[57]~output (
	.i(\inst8|MEMresult [57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[57]~output .bus_hold = "false";
defparam \ADDRESS[57]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[56]~output (
	.i(\inst8|MEMresult [56]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[56]~output .bus_hold = "false";
defparam \ADDRESS[56]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[55]~output (
	.i(\inst8|MEMresult [55]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[55]~output .bus_hold = "false";
defparam \ADDRESS[55]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[54]~output (
	.i(\inst8|MEMresult [54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[54]~output .bus_hold = "false";
defparam \ADDRESS[54]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[53]~output (
	.i(\inst8|MEMresult [53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[53]~output .bus_hold = "false";
defparam \ADDRESS[53]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[52]~output (
	.i(\inst8|MEMresult [52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[52]~output .bus_hold = "false";
defparam \ADDRESS[52]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[51]~output (
	.i(\inst8|MEMresult [51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[51]~output .bus_hold = "false";
defparam \ADDRESS[51]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[50]~output (
	.i(\inst8|MEMresult [50]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[50]~output .bus_hold = "false";
defparam \ADDRESS[50]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[49]~output (
	.i(\inst8|MEMresult [49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[49]~output .bus_hold = "false";
defparam \ADDRESS[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[48]~output (
	.i(\inst8|MEMresult [48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[48]~output .bus_hold = "false";
defparam \ADDRESS[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[47]~output (
	.i(\inst8|MEMresult [47]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[47]~output .bus_hold = "false";
defparam \ADDRESS[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[46]~output (
	.i(\inst8|MEMresult [46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[46]~output .bus_hold = "false";
defparam \ADDRESS[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[45]~output (
	.i(\inst8|MEMresult [45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[45]~output .bus_hold = "false";
defparam \ADDRESS[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[44]~output (
	.i(\inst8|MEMresult [44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[44]~output .bus_hold = "false";
defparam \ADDRESS[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[43]~output (
	.i(\inst8|MEMresult [43]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[43]~output .bus_hold = "false";
defparam \ADDRESS[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[42]~output (
	.i(\inst8|MEMresult [42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[42]~output .bus_hold = "false";
defparam \ADDRESS[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[41]~output (
	.i(\inst8|MEMresult [41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[41]~output .bus_hold = "false";
defparam \ADDRESS[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[40]~output (
	.i(\inst8|MEMresult [40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[40]~output .bus_hold = "false";
defparam \ADDRESS[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[39]~output (
	.i(\inst8|MEMresult [39]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[39]~output .bus_hold = "false";
defparam \ADDRESS[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[38]~output (
	.i(\inst8|MEMresult [38]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[38]~output .bus_hold = "false";
defparam \ADDRESS[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[37]~output (
	.i(\inst8|MEMresult [37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[37]~output .bus_hold = "false";
defparam \ADDRESS[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[36]~output (
	.i(\inst8|MEMresult [36]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[36]~output .bus_hold = "false";
defparam \ADDRESS[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[35]~output (
	.i(\inst8|MEMresult [35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[35]~output .bus_hold = "false";
defparam \ADDRESS[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[34]~output (
	.i(\inst8|MEMresult [34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[34]~output .bus_hold = "false";
defparam \ADDRESS[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[33]~output (
	.i(\inst8|MEMresult [33]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[33]~output .bus_hold = "false";
defparam \ADDRESS[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[32]~output (
	.i(\inst8|MEMresult [32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[32]~output .bus_hold = "false";
defparam \ADDRESS[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[31]~output (
	.i(\inst8|MEMresult [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[31]~output .bus_hold = "false";
defparam \ADDRESS[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[30]~output (
	.i(\inst8|MEMresult [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[30]~output .bus_hold = "false";
defparam \ADDRESS[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[29]~output (
	.i(\inst8|MEMresult [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[29]~output .bus_hold = "false";
defparam \ADDRESS[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[28]~output (
	.i(\inst8|MEMresult [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[28]~output .bus_hold = "false";
defparam \ADDRESS[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[27]~output (
	.i(\inst8|MEMresult [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[27]~output .bus_hold = "false";
defparam \ADDRESS[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[26]~output (
	.i(\inst8|MEMresult [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[26]~output .bus_hold = "false";
defparam \ADDRESS[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[25]~output (
	.i(\inst8|MEMresult [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[25]~output .bus_hold = "false";
defparam \ADDRESS[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[24]~output (
	.i(\inst8|MEMresult [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[24]~output .bus_hold = "false";
defparam \ADDRESS[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[23]~output (
	.i(\inst8|MEMresult [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[23]~output .bus_hold = "false";
defparam \ADDRESS[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[22]~output (
	.i(\inst8|MEMresult [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[22]~output .bus_hold = "false";
defparam \ADDRESS[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[21]~output (
	.i(\inst8|MEMresult [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[21]~output .bus_hold = "false";
defparam \ADDRESS[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[20]~output (
	.i(\inst8|MEMresult [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[20]~output .bus_hold = "false";
defparam \ADDRESS[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[19]~output (
	.i(\inst8|MEMresult [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[19]~output .bus_hold = "false";
defparam \ADDRESS[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[18]~output (
	.i(\inst8|MEMresult [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[18]~output .bus_hold = "false";
defparam \ADDRESS[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[17]~output (
	.i(\inst8|MEMresult [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[17]~output .bus_hold = "false";
defparam \ADDRESS[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[16]~output (
	.i(\inst8|MEMresult [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[16]~output .bus_hold = "false";
defparam \ADDRESS[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[15]~output (
	.i(\inst8|MEMresult [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[15]~output .bus_hold = "false";
defparam \ADDRESS[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[14]~output (
	.i(\inst8|MEMresult [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[14]~output .bus_hold = "false";
defparam \ADDRESS[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[13]~output (
	.i(\inst8|MEMresult [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[13]~output .bus_hold = "false";
defparam \ADDRESS[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[12]~output (
	.i(\inst8|MEMresult [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[12]~output .bus_hold = "false";
defparam \ADDRESS[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[11]~output (
	.i(\inst8|MEMresult [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[11]~output .bus_hold = "false";
defparam \ADDRESS[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[10]~output (
	.i(\inst8|MEMresult [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[10]~output .bus_hold = "false";
defparam \ADDRESS[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[9]~output (
	.i(\inst8|MEMresult [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[9]~output .bus_hold = "false";
defparam \ADDRESS[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[8]~output (
	.i(\inst8|MEMresult [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[8]~output .bus_hold = "false";
defparam \ADDRESS[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[7]~output (
	.i(\inst8|MEMresult [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[7]~output .bus_hold = "false";
defparam \ADDRESS[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[6]~output (
	.i(\inst8|MEMresult [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[6]~output .bus_hold = "false";
defparam \ADDRESS[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[5]~output (
	.i(\inst8|MEMresult [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[5]~output .bus_hold = "false";
defparam \ADDRESS[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[4]~output (
	.i(\inst8|MEMresult [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[4]~output .bus_hold = "false";
defparam \ADDRESS[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[3]~output (
	.i(\inst8|MEMresult [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[3]~output .bus_hold = "false";
defparam \ADDRESS[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[2]~output (
	.i(\inst8|MEMresult [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[2]~output .bus_hold = "false";
defparam \ADDRESS[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[1]~output (
	.i(\inst8|MEMresult [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[1]~output .bus_hold = "false";
defparam \ADDRESS[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ADDRESS[0]~output (
	.i(\inst8|MEMresult [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[0]~output .bus_hold = "false";
defparam \ADDRESS[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[63]~output (
	.i(\inst5|OldValue [63]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[63]~output .bus_hold = "false";
defparam \CURRENT_PC[63]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[62]~output (
	.i(\inst5|OldValue [62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[62]~output .bus_hold = "false";
defparam \CURRENT_PC[62]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[61]~output (
	.i(\inst5|OldValue [61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[61]~output .bus_hold = "false";
defparam \CURRENT_PC[61]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[60]~output (
	.i(\inst5|OldValue [60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[60]~output .bus_hold = "false";
defparam \CURRENT_PC[60]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[59]~output (
	.i(\inst5|OldValue [59]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[59]~output .bus_hold = "false";
defparam \CURRENT_PC[59]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[58]~output (
	.i(\inst5|OldValue [58]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[58]~output .bus_hold = "false";
defparam \CURRENT_PC[58]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[57]~output (
	.i(\inst5|OldValue [57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[57]~output .bus_hold = "false";
defparam \CURRENT_PC[57]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[56]~output (
	.i(\inst5|OldValue [56]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[56]~output .bus_hold = "false";
defparam \CURRENT_PC[56]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[55]~output (
	.i(\inst5|OldValue [55]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[55]~output .bus_hold = "false";
defparam \CURRENT_PC[55]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[54]~output (
	.i(\inst5|OldValue [54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[54]~output .bus_hold = "false";
defparam \CURRENT_PC[54]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[53]~output (
	.i(\inst5|OldValue [53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[53]~output .bus_hold = "false";
defparam \CURRENT_PC[53]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[52]~output (
	.i(\inst5|OldValue [52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[52]~output .bus_hold = "false";
defparam \CURRENT_PC[52]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[51]~output (
	.i(\inst5|OldValue [51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[51]~output .bus_hold = "false";
defparam \CURRENT_PC[51]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[50]~output (
	.i(\inst5|OldValue [50]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[50]~output .bus_hold = "false";
defparam \CURRENT_PC[50]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[49]~output (
	.i(\inst5|OldValue [49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[49]~output .bus_hold = "false";
defparam \CURRENT_PC[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[48]~output (
	.i(\inst5|OldValue [48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[48]~output .bus_hold = "false";
defparam \CURRENT_PC[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[47]~output (
	.i(\inst5|OldValue [47]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[47]~output .bus_hold = "false";
defparam \CURRENT_PC[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[46]~output (
	.i(\inst5|OldValue [46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[46]~output .bus_hold = "false";
defparam \CURRENT_PC[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[45]~output (
	.i(\inst5|OldValue [45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[45]~output .bus_hold = "false";
defparam \CURRENT_PC[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[44]~output (
	.i(\inst5|OldValue [44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[44]~output .bus_hold = "false";
defparam \CURRENT_PC[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[43]~output (
	.i(\inst5|OldValue [43]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[43]~output .bus_hold = "false";
defparam \CURRENT_PC[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[42]~output (
	.i(\inst5|OldValue [42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[42]~output .bus_hold = "false";
defparam \CURRENT_PC[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[41]~output (
	.i(\inst5|OldValue [41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[41]~output .bus_hold = "false";
defparam \CURRENT_PC[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[40]~output (
	.i(\inst5|OldValue [40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[40]~output .bus_hold = "false";
defparam \CURRENT_PC[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[39]~output (
	.i(\inst5|OldValue [39]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[39]~output .bus_hold = "false";
defparam \CURRENT_PC[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[38]~output (
	.i(\inst5|OldValue [38]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[38]~output .bus_hold = "false";
defparam \CURRENT_PC[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[37]~output (
	.i(\inst5|OldValue [37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[37]~output .bus_hold = "false";
defparam \CURRENT_PC[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[36]~output (
	.i(\inst5|OldValue [36]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[36]~output .bus_hold = "false";
defparam \CURRENT_PC[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[35]~output (
	.i(\inst5|OldValue [35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[35]~output .bus_hold = "false";
defparam \CURRENT_PC[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[34]~output (
	.i(\inst5|OldValue [34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[34]~output .bus_hold = "false";
defparam \CURRENT_PC[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[33]~output (
	.i(\inst5|OldValue [33]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[33]~output .bus_hold = "false";
defparam \CURRENT_PC[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[32]~output (
	.i(\inst5|OldValue [32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[32]~output .bus_hold = "false";
defparam \CURRENT_PC[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[31]~output (
	.i(!\inst5|OldValue [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[31]~output .bus_hold = "false";
defparam \CURRENT_PC[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[30]~output (
	.i(\inst5|OldValue [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[30]~output .bus_hold = "false";
defparam \CURRENT_PC[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[29]~output (
	.i(!\inst5|OldValue [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[29]~output .bus_hold = "false";
defparam \CURRENT_PC[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[28]~output (
	.i(\inst5|OldValue [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[28]~output .bus_hold = "false";
defparam \CURRENT_PC[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[27]~output (
	.i(\inst5|OldValue [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[27]~output .bus_hold = "false";
defparam \CURRENT_PC[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[26]~output (
	.i(\inst5|OldValue [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[26]~output .bus_hold = "false";
defparam \CURRENT_PC[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[25]~output (
	.i(\inst5|OldValue [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[25]~output .bus_hold = "false";
defparam \CURRENT_PC[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[24]~output (
	.i(\inst5|OldValue [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[24]~output .bus_hold = "false";
defparam \CURRENT_PC[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[23]~output (
	.i(\inst5|OldValue [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[23]~output .bus_hold = "false";
defparam \CURRENT_PC[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[22]~output (
	.i(\inst5|OldValue [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[22]~output .bus_hold = "false";
defparam \CURRENT_PC[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[21]~output (
	.i(\inst5|OldValue [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[21]~output .bus_hold = "false";
defparam \CURRENT_PC[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[20]~output (
	.i(\inst5|OldValue [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[20]~output .bus_hold = "false";
defparam \CURRENT_PC[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[19]~output (
	.i(\inst5|OldValue [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[19]~output .bus_hold = "false";
defparam \CURRENT_PC[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[18]~output (
	.i(\inst5|OldValue [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[18]~output .bus_hold = "false";
defparam \CURRENT_PC[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[17]~output (
	.i(\inst5|OldValue [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[17]~output .bus_hold = "false";
defparam \CURRENT_PC[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[16]~output (
	.i(\inst5|OldValue [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[16]~output .bus_hold = "false";
defparam \CURRENT_PC[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[15]~output (
	.i(\inst5|OldValue [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[15]~output .bus_hold = "false";
defparam \CURRENT_PC[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[14]~output (
	.i(\inst5|OldValue [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[14]~output .bus_hold = "false";
defparam \CURRENT_PC[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[13]~output (
	.i(\inst5|OldValue [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[13]~output .bus_hold = "false";
defparam \CURRENT_PC[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[12]~output (
	.i(\inst5|OldValue [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[12]~output .bus_hold = "false";
defparam \CURRENT_PC[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[11]~output (
	.i(\inst5|OldValue [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[11]~output .bus_hold = "false";
defparam \CURRENT_PC[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[10]~output (
	.i(\inst5|OldValue [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[10]~output .bus_hold = "false";
defparam \CURRENT_PC[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[9]~output (
	.i(\inst5|OldValue [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[9]~output .bus_hold = "false";
defparam \CURRENT_PC[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[8]~output (
	.i(\inst5|OldValue [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[8]~output .bus_hold = "false";
defparam \CURRENT_PC[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[7]~output (
	.i(\inst5|OldValue [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[7]~output .bus_hold = "false";
defparam \CURRENT_PC[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[6]~output (
	.i(\inst5|OldValue [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[6]~output .bus_hold = "false";
defparam \CURRENT_PC[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[5]~output (
	.i(\inst5|OldValue [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[5]~output .bus_hold = "false";
defparam \CURRENT_PC[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[4]~output (
	.i(\inst5|OldValue [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[4]~output .bus_hold = "false";
defparam \CURRENT_PC[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[3]~output (
	.i(\inst5|OldValue [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[3]~output .bus_hold = "false";
defparam \CURRENT_PC[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[2]~output (
	.i(\inst5|OldValue [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[2]~output .bus_hold = "false";
defparam \CURRENT_PC[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[1]~output (
	.i(\inst5|OldValue [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[1]~output .bus_hold = "false";
defparam \CURRENT_PC[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \CURRENT_PC[0]~output (
	.i(\inst5|OldValue [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CURRENT_PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \CURRENT_PC[0]~output .bus_hold = "false";
defparam \CURRENT_PC[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ForwardA[1]~output (
	.i(\inst32|ForwardA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ForwardA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ForwardA[1]~output .bus_hold = "false";
defparam \ForwardA[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ForwardA[0]~output (
	.i(\inst32|ForwardA[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ForwardA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ForwardA[0]~output .bus_hold = "false";
defparam \ForwardA[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ForwardB[1]~output (
	.i(\inst32|ForwardB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ForwardB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ForwardB[1]~output .bus_hold = "false";
defparam \ForwardB[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ForwardB[0]~output (
	.i(\inst32|ForwardB[0]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ForwardB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ForwardB[0]~output .bus_hold = "false";
defparam \ForwardB[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[63]~output (
	.i(\inst8|MEMRD2 [63]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[63]~output .bus_hold = "false";
defparam \LOOK[63]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[62]~output (
	.i(\inst8|MEMRD2 [62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[62]~output .bus_hold = "false";
defparam \LOOK[62]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[61]~output (
	.i(\inst8|MEMRD2 [61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[61]~output .bus_hold = "false";
defparam \LOOK[61]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[60]~output (
	.i(\inst8|MEMRD2 [60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[60]~output .bus_hold = "false";
defparam \LOOK[60]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[59]~output (
	.i(\inst8|MEMRD2 [59]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[59]~output .bus_hold = "false";
defparam \LOOK[59]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[58]~output (
	.i(\inst8|MEMRD2 [58]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[58]~output .bus_hold = "false";
defparam \LOOK[58]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[57]~output (
	.i(\inst8|MEMRD2 [57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[57]~output .bus_hold = "false";
defparam \LOOK[57]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[56]~output (
	.i(\inst8|MEMRD2 [56]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[56]~output .bus_hold = "false";
defparam \LOOK[56]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[55]~output (
	.i(\inst8|MEMRD2 [55]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[55]~output .bus_hold = "false";
defparam \LOOK[55]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[54]~output (
	.i(\inst8|MEMRD2 [54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[54]~output .bus_hold = "false";
defparam \LOOK[54]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[53]~output (
	.i(\inst8|MEMRD2 [53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[53]~output .bus_hold = "false";
defparam \LOOK[53]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[52]~output (
	.i(\inst8|MEMRD2 [52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[52]~output .bus_hold = "false";
defparam \LOOK[52]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[51]~output (
	.i(\inst8|MEMRD2 [51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[51]~output .bus_hold = "false";
defparam \LOOK[51]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[50]~output (
	.i(\inst8|MEMRD2 [50]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[50]~output .bus_hold = "false";
defparam \LOOK[50]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[49]~output (
	.i(\inst8|MEMRD2 [49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[49]~output .bus_hold = "false";
defparam \LOOK[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[48]~output (
	.i(\inst8|MEMRD2 [48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[48]~output .bus_hold = "false";
defparam \LOOK[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[47]~output (
	.i(\inst8|MEMRD2 [47]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[47]~output .bus_hold = "false";
defparam \LOOK[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[46]~output (
	.i(\inst8|MEMRD2 [46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[46]~output .bus_hold = "false";
defparam \LOOK[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[45]~output (
	.i(\inst8|MEMRD2 [45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[45]~output .bus_hold = "false";
defparam \LOOK[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[44]~output (
	.i(\inst8|MEMRD2 [44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[44]~output .bus_hold = "false";
defparam \LOOK[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[43]~output (
	.i(\inst8|MEMRD2 [43]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[43]~output .bus_hold = "false";
defparam \LOOK[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[42]~output (
	.i(\inst8|MEMRD2 [42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[42]~output .bus_hold = "false";
defparam \LOOK[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[41]~output (
	.i(\inst8|MEMRD2 [41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[41]~output .bus_hold = "false";
defparam \LOOK[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[40]~output (
	.i(\inst8|MEMRD2 [40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[40]~output .bus_hold = "false";
defparam \LOOK[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[39]~output (
	.i(\inst8|MEMRD2 [39]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[39]~output .bus_hold = "false";
defparam \LOOK[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[38]~output (
	.i(\inst8|MEMRD2 [38]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[38]~output .bus_hold = "false";
defparam \LOOK[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[37]~output (
	.i(\inst8|MEMRD2 [37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[37]~output .bus_hold = "false";
defparam \LOOK[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[36]~output (
	.i(\inst8|MEMRD2 [36]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[36]~output .bus_hold = "false";
defparam \LOOK[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[35]~output (
	.i(\inst8|MEMRD2 [35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[35]~output .bus_hold = "false";
defparam \LOOK[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[34]~output (
	.i(\inst8|MEMRD2 [34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[34]~output .bus_hold = "false";
defparam \LOOK[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[33]~output (
	.i(\inst8|MEMRD2 [33]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[33]~output .bus_hold = "false";
defparam \LOOK[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[32]~output (
	.i(\inst8|MEMRD2 [32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[32]~output .bus_hold = "false";
defparam \LOOK[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[31]~output (
	.i(\inst8|MEMRD2 [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[31]~output .bus_hold = "false";
defparam \LOOK[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[30]~output (
	.i(\inst8|MEMRD2 [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[30]~output .bus_hold = "false";
defparam \LOOK[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[29]~output (
	.i(\inst8|MEMRD2 [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[29]~output .bus_hold = "false";
defparam \LOOK[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[28]~output (
	.i(\inst8|MEMRD2 [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[28]~output .bus_hold = "false";
defparam \LOOK[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[27]~output (
	.i(\inst8|MEMRD2 [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[27]~output .bus_hold = "false";
defparam \LOOK[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[26]~output (
	.i(\inst8|MEMRD2 [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[26]~output .bus_hold = "false";
defparam \LOOK[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[25]~output (
	.i(\inst8|MEMRD2 [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[25]~output .bus_hold = "false";
defparam \LOOK[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[24]~output (
	.i(\inst8|MEMRD2 [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[24]~output .bus_hold = "false";
defparam \LOOK[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[23]~output (
	.i(\inst8|MEMRD2 [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[23]~output .bus_hold = "false";
defparam \LOOK[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[22]~output (
	.i(\inst8|MEMRD2 [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[22]~output .bus_hold = "false";
defparam \LOOK[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[21]~output (
	.i(\inst8|MEMRD2 [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[21]~output .bus_hold = "false";
defparam \LOOK[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[20]~output (
	.i(\inst8|MEMRD2 [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[20]~output .bus_hold = "false";
defparam \LOOK[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[19]~output (
	.i(\inst8|MEMRD2 [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[19]~output .bus_hold = "false";
defparam \LOOK[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[18]~output (
	.i(\inst8|MEMRD2 [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[18]~output .bus_hold = "false";
defparam \LOOK[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[17]~output (
	.i(\inst8|MEMRD2 [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[17]~output .bus_hold = "false";
defparam \LOOK[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[16]~output (
	.i(\inst8|MEMRD2 [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[16]~output .bus_hold = "false";
defparam \LOOK[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[15]~output (
	.i(\inst8|MEMRD2 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[15]~output .bus_hold = "false";
defparam \LOOK[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[14]~output (
	.i(\inst8|MEMRD2 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[14]~output .bus_hold = "false";
defparam \LOOK[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[13]~output (
	.i(\inst8|MEMRD2 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[13]~output .bus_hold = "false";
defparam \LOOK[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[12]~output (
	.i(\inst8|MEMRD2 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[12]~output .bus_hold = "false";
defparam \LOOK[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[11]~output (
	.i(\inst8|MEMRD2 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[11]~output .bus_hold = "false";
defparam \LOOK[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[10]~output (
	.i(\inst8|MEMRD2 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[10]~output .bus_hold = "false";
defparam \LOOK[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[9]~output (
	.i(\inst8|MEMRD2 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[9]~output .bus_hold = "false";
defparam \LOOK[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[8]~output (
	.i(\inst8|MEMRD2 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[8]~output .bus_hold = "false";
defparam \LOOK[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[7]~output (
	.i(\inst8|MEMRD2 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[7]~output .bus_hold = "false";
defparam \LOOK[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[6]~output (
	.i(\inst8|MEMRD2 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[6]~output .bus_hold = "false";
defparam \LOOK[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[5]~output (
	.i(\inst8|MEMRD2 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[5]~output .bus_hold = "false";
defparam \LOOK[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[4]~output (
	.i(\inst8|MEMRD2 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[4]~output .bus_hold = "false";
defparam \LOOK[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[3]~output (
	.i(\inst8|MEMRD2 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[3]~output .bus_hold = "false";
defparam \LOOK[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[2]~output (
	.i(\inst8|MEMRD2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[2]~output .bus_hold = "false";
defparam \LOOK[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[1]~output (
	.i(\inst8|MEMRD2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[1]~output .bus_hold = "false";
defparam \LOOK[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \LOOK[0]~output (
	.i(\inst8|MEMRD2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOOK[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LOOK[0]~output .bus_hold = "false";
defparam \LOOK[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[63]~output (
	.i(\inst33|out[63]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[63]~output .bus_hold = "false";
defparam \op1[63]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[62]~output (
	.i(\inst33|out[62]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[62]~output .bus_hold = "false";
defparam \op1[62]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[61]~output (
	.i(\inst33|out[61]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[61]~output .bus_hold = "false";
defparam \op1[61]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[60]~output (
	.i(\inst33|out[60]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[60]~output .bus_hold = "false";
defparam \op1[60]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[59]~output (
	.i(\inst33|out[59]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[59]~output .bus_hold = "false";
defparam \op1[59]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[58]~output (
	.i(\inst33|out[58]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[58]~output .bus_hold = "false";
defparam \op1[58]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[57]~output (
	.i(\inst33|out[57]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[57]~output .bus_hold = "false";
defparam \op1[57]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[56]~output (
	.i(\inst33|out[56]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[56]~output .bus_hold = "false";
defparam \op1[56]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[55]~output (
	.i(\inst33|out[55]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[55]~output .bus_hold = "false";
defparam \op1[55]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[54]~output (
	.i(\inst33|out[54]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[54]~output .bus_hold = "false";
defparam \op1[54]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[53]~output (
	.i(\inst33|out[53]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[53]~output .bus_hold = "false";
defparam \op1[53]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[52]~output (
	.i(\inst33|out[52]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[52]~output .bus_hold = "false";
defparam \op1[52]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[51]~output (
	.i(\inst33|out[51]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[51]~output .bus_hold = "false";
defparam \op1[51]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[50]~output (
	.i(\inst33|out[50]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[50]~output .bus_hold = "false";
defparam \op1[50]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[49]~output (
	.i(\inst33|out[49]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[49]~output .bus_hold = "false";
defparam \op1[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[48]~output (
	.i(\inst33|out[48]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[48]~output .bus_hold = "false";
defparam \op1[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[47]~output (
	.i(\inst33|out[47]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[47]~output .bus_hold = "false";
defparam \op1[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[46]~output (
	.i(\inst33|out[46]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[46]~output .bus_hold = "false";
defparam \op1[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[45]~output (
	.i(\inst33|out[45]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[45]~output .bus_hold = "false";
defparam \op1[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[44]~output (
	.i(\inst33|out[44]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[44]~output .bus_hold = "false";
defparam \op1[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[43]~output (
	.i(\inst33|out[43]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[43]~output .bus_hold = "false";
defparam \op1[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[42]~output (
	.i(\inst33|out[42]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[42]~output .bus_hold = "false";
defparam \op1[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[41]~output (
	.i(\inst33|out[41]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[41]~output .bus_hold = "false";
defparam \op1[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[40]~output (
	.i(\inst33|out[40]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[40]~output .bus_hold = "false";
defparam \op1[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[39]~output (
	.i(\inst33|out[39]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[39]~output .bus_hold = "false";
defparam \op1[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[38]~output (
	.i(\inst33|out[38]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[38]~output .bus_hold = "false";
defparam \op1[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[37]~output (
	.i(\inst33|out[37]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[37]~output .bus_hold = "false";
defparam \op1[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[36]~output (
	.i(\inst33|out[36]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[36]~output .bus_hold = "false";
defparam \op1[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[35]~output (
	.i(\inst33|out[35]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[35]~output .bus_hold = "false";
defparam \op1[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[34]~output (
	.i(\inst33|out[34]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[34]~output .bus_hold = "false";
defparam \op1[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[33]~output (
	.i(\inst33|out[33]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[33]~output .bus_hold = "false";
defparam \op1[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[32]~output (
	.i(\inst33|out[32]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[32]~output .bus_hold = "false";
defparam \op1[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[31]~output (
	.i(\inst33|out[31]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[31]~output .bus_hold = "false";
defparam \op1[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[30]~output (
	.i(\inst33|out[30]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[30]~output .bus_hold = "false";
defparam \op1[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[29]~output (
	.i(\inst33|out[29]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[29]~output .bus_hold = "false";
defparam \op1[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[28]~output (
	.i(\inst33|out[28]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[28]~output .bus_hold = "false";
defparam \op1[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[27]~output (
	.i(\inst33|out[27]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[27]~output .bus_hold = "false";
defparam \op1[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[26]~output (
	.i(\inst33|out[26]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[26]~output .bus_hold = "false";
defparam \op1[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[25]~output (
	.i(\inst33|out[25]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[25]~output .bus_hold = "false";
defparam \op1[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[24]~output (
	.i(\inst33|out[24]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[24]~output .bus_hold = "false";
defparam \op1[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[23]~output (
	.i(\inst33|out[23]~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[23]~output .bus_hold = "false";
defparam \op1[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[22]~output (
	.i(\inst33|out[22]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[22]~output .bus_hold = "false";
defparam \op1[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[21]~output (
	.i(\inst33|out[21]~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[21]~output .bus_hold = "false";
defparam \op1[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[20]~output (
	.i(\inst33|out[20]~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[20]~output .bus_hold = "false";
defparam \op1[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[19]~output (
	.i(\inst33|out[19]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[19]~output .bus_hold = "false";
defparam \op1[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[18]~output (
	.i(\inst33|out[18]~91_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[18]~output .bus_hold = "false";
defparam \op1[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[17]~output (
	.i(\inst33|out[17]~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[17]~output .bus_hold = "false";
defparam \op1[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[16]~output (
	.i(\inst33|out[16]~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[16]~output .bus_hold = "false";
defparam \op1[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[15]~output (
	.i(\inst33|out[15]~97_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[15]~output .bus_hold = "false";
defparam \op1[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[14]~output (
	.i(\inst33|out[14]~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[14]~output .bus_hold = "false";
defparam \op1[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[13]~output (
	.i(\inst33|out[13]~101_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[13]~output .bus_hold = "false";
defparam \op1[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[12]~output (
	.i(\inst33|out[12]~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[12]~output .bus_hold = "false";
defparam \op1[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[11]~output (
	.i(\inst33|out[11]~105_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[11]~output .bus_hold = "false";
defparam \op1[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[10]~output (
	.i(\inst33|out[10]~107_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[10]~output .bus_hold = "false";
defparam \op1[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[9]~output (
	.i(\inst33|out[9]~109_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[9]~output .bus_hold = "false";
defparam \op1[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[8]~output (
	.i(\inst33|out[8]~111_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[8]~output .bus_hold = "false";
defparam \op1[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[7]~output (
	.i(\inst33|out[7]~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[7]~output .bus_hold = "false";
defparam \op1[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[6]~output (
	.i(\inst33|out[6]~115_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[6]~output .bus_hold = "false";
defparam \op1[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[5]~output (
	.i(\inst33|out[5]~117_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[5]~output .bus_hold = "false";
defparam \op1[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[4]~output (
	.i(\inst33|out[4]~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[4]~output .bus_hold = "false";
defparam \op1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[3]~output (
	.i(\inst33|out[3]~121_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[3]~output .bus_hold = "false";
defparam \op1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[2]~output (
	.i(\inst33|out[2]~123_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[2]~output .bus_hold = "false";
defparam \op1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[1]~output (
	.i(\inst33|out[1]~125_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[1]~output .bus_hold = "false";
defparam \op1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op1[0]~output (
	.i(\inst33|out[0]~127_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \op1[0]~output .bus_hold = "false";
defparam \op1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[63]~output (
	.i(\inst11|$00000|auto_generated|result_node[63]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[63]~output .bus_hold = "false";
defparam \op2[63]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[62]~output (
	.i(\inst11|$00000|auto_generated|result_node[62]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[62]~output .bus_hold = "false";
defparam \op2[62]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[61]~output (
	.i(\inst11|$00000|auto_generated|result_node[61]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[61]~output .bus_hold = "false";
defparam \op2[61]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[60]~output (
	.i(\inst11|$00000|auto_generated|result_node[60]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[60]~output .bus_hold = "false";
defparam \op2[60]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[59]~output (
	.i(\inst11|$00000|auto_generated|result_node[59]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[59]~output .bus_hold = "false";
defparam \op2[59]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[58]~output (
	.i(\inst11|$00000|auto_generated|result_node[58]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[58]~output .bus_hold = "false";
defparam \op2[58]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[57]~output (
	.i(\inst11|$00000|auto_generated|result_node[57]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[57]~output .bus_hold = "false";
defparam \op2[57]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[56]~output (
	.i(\inst11|$00000|auto_generated|result_node[56]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[56]~output .bus_hold = "false";
defparam \op2[56]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[55]~output (
	.i(\inst11|$00000|auto_generated|result_node[55]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[55]~output .bus_hold = "false";
defparam \op2[55]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[54]~output (
	.i(\inst11|$00000|auto_generated|result_node[54]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[54]~output .bus_hold = "false";
defparam \op2[54]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[53]~output (
	.i(\inst11|$00000|auto_generated|result_node[53]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[53]~output .bus_hold = "false";
defparam \op2[53]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[52]~output (
	.i(\inst11|$00000|auto_generated|result_node[52]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[52]~output .bus_hold = "false";
defparam \op2[52]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[51]~output (
	.i(\inst11|$00000|auto_generated|result_node[51]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[51]~output .bus_hold = "false";
defparam \op2[51]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[50]~output (
	.i(\inst11|$00000|auto_generated|result_node[50]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[50]~output .bus_hold = "false";
defparam \op2[50]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[49]~output (
	.i(\inst11|$00000|auto_generated|result_node[49]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[49]~output .bus_hold = "false";
defparam \op2[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[48]~output (
	.i(\inst11|$00000|auto_generated|result_node[48]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[48]~output .bus_hold = "false";
defparam \op2[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[47]~output (
	.i(\inst11|$00000|auto_generated|result_node[47]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[47]~output .bus_hold = "false";
defparam \op2[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[46]~output (
	.i(\inst11|$00000|auto_generated|result_node[46]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[46]~output .bus_hold = "false";
defparam \op2[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[45]~output (
	.i(\inst11|$00000|auto_generated|result_node[45]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[45]~output .bus_hold = "false";
defparam \op2[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[44]~output (
	.i(\inst11|$00000|auto_generated|result_node[44]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[44]~output .bus_hold = "false";
defparam \op2[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[43]~output (
	.i(\inst11|$00000|auto_generated|result_node[43]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[43]~output .bus_hold = "false";
defparam \op2[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[42]~output (
	.i(\inst11|$00000|auto_generated|result_node[42]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[42]~output .bus_hold = "false";
defparam \op2[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[41]~output (
	.i(\inst11|$00000|auto_generated|result_node[41]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[41]~output .bus_hold = "false";
defparam \op2[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[40]~output (
	.i(\inst11|$00000|auto_generated|result_node[40]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[40]~output .bus_hold = "false";
defparam \op2[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[39]~output (
	.i(\inst11|$00000|auto_generated|result_node[39]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[39]~output .bus_hold = "false";
defparam \op2[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[38]~output (
	.i(\inst11|$00000|auto_generated|result_node[38]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[38]~output .bus_hold = "false";
defparam \op2[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[37]~output (
	.i(\inst11|$00000|auto_generated|result_node[37]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[37]~output .bus_hold = "false";
defparam \op2[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[36]~output (
	.i(\inst11|$00000|auto_generated|result_node[36]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[36]~output .bus_hold = "false";
defparam \op2[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[35]~output (
	.i(\inst11|$00000|auto_generated|result_node[35]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[35]~output .bus_hold = "false";
defparam \op2[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[34]~output (
	.i(\inst11|$00000|auto_generated|result_node[34]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[34]~output .bus_hold = "false";
defparam \op2[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[33]~output (
	.i(\inst11|$00000|auto_generated|result_node[33]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[33]~output .bus_hold = "false";
defparam \op2[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[32]~output (
	.i(\inst11|$00000|auto_generated|result_node[32]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[32]~output .bus_hold = "false";
defparam \op2[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[31]~output (
	.i(\inst11|$00000|auto_generated|result_node[31]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[31]~output .bus_hold = "false";
defparam \op2[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[30]~output (
	.i(\inst11|$00000|auto_generated|result_node[30]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[30]~output .bus_hold = "false";
defparam \op2[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[29]~output (
	.i(\inst11|$00000|auto_generated|result_node[29]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[29]~output .bus_hold = "false";
defparam \op2[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[28]~output (
	.i(\inst11|$00000|auto_generated|result_node[28]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[28]~output .bus_hold = "false";
defparam \op2[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[27]~output (
	.i(\inst11|$00000|auto_generated|result_node[27]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[27]~output .bus_hold = "false";
defparam \op2[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[26]~output (
	.i(\inst11|$00000|auto_generated|result_node[26]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[26]~output .bus_hold = "false";
defparam \op2[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[25]~output (
	.i(\inst11|$00000|auto_generated|result_node[25]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[25]~output .bus_hold = "false";
defparam \op2[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[24]~output (
	.i(\inst11|$00000|auto_generated|result_node[24]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[24]~output .bus_hold = "false";
defparam \op2[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[23]~output (
	.i(\inst11|$00000|auto_generated|result_node[23]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[23]~output .bus_hold = "false";
defparam \op2[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[22]~output (
	.i(\inst11|$00000|auto_generated|result_node[22]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[22]~output .bus_hold = "false";
defparam \op2[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[21]~output (
	.i(\inst11|$00000|auto_generated|result_node[21]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[21]~output .bus_hold = "false";
defparam \op2[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[20]~output (
	.i(\inst11|$00000|auto_generated|result_node[20]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[20]~output .bus_hold = "false";
defparam \op2[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[19]~output (
	.i(\inst11|$00000|auto_generated|result_node[19]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[19]~output .bus_hold = "false";
defparam \op2[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[18]~output (
	.i(\inst11|$00000|auto_generated|result_node[18]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[18]~output .bus_hold = "false";
defparam \op2[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[17]~output (
	.i(\inst11|$00000|auto_generated|result_node[17]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[17]~output .bus_hold = "false";
defparam \op2[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[16]~output (
	.i(\inst11|$00000|auto_generated|result_node[16]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[16]~output .bus_hold = "false";
defparam \op2[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[15]~output (
	.i(\inst11|$00000|auto_generated|result_node[15]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[15]~output .bus_hold = "false";
defparam \op2[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[14]~output (
	.i(\inst11|$00000|auto_generated|result_node[14]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[14]~output .bus_hold = "false";
defparam \op2[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[13]~output (
	.i(\inst11|$00000|auto_generated|result_node[13]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[13]~output .bus_hold = "false";
defparam \op2[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[12]~output (
	.i(\inst11|$00000|auto_generated|result_node[12]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[12]~output .bus_hold = "false";
defparam \op2[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[11]~output (
	.i(\inst11|$00000|auto_generated|result_node[11]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[11]~output .bus_hold = "false";
defparam \op2[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[10]~output (
	.i(\inst11|$00000|auto_generated|result_node[10]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[10]~output .bus_hold = "false";
defparam \op2[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[9]~output (
	.i(\inst11|$00000|auto_generated|result_node[9]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[9]~output .bus_hold = "false";
defparam \op2[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[8]~output (
	.i(\inst11|$00000|auto_generated|result_node[8]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[8]~output .bus_hold = "false";
defparam \op2[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[7]~output (
	.i(\inst11|$00000|auto_generated|result_node[7]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[7]~output .bus_hold = "false";
defparam \op2[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[6]~output (
	.i(\inst11|$00000|auto_generated|result_node[6]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[6]~output .bus_hold = "false";
defparam \op2[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[5]~output (
	.i(\inst11|$00000|auto_generated|result_node[5]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[5]~output .bus_hold = "false";
defparam \op2[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[4]~output (
	.i(\inst11|$00000|auto_generated|result_node[4]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[4]~output .bus_hold = "false";
defparam \op2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[3]~output (
	.i(\inst11|$00000|auto_generated|result_node[3]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[3]~output .bus_hold = "false";
defparam \op2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[2]~output (
	.i(\inst11|$00000|auto_generated|result_node[2]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[2]~output .bus_hold = "false";
defparam \op2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[1]~output (
	.i(\inst11|$00000|auto_generated|result_node[1]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[1]~output .bus_hold = "false";
defparam \op2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \op2[0]~output (
	.i(\inst11|$00000|auto_generated|result_node[0]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\op2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \op2[0]~output .bus_hold = "false";
defparam \op2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[63]~output (
	.i(\inst10|$00000|auto_generated|result_node[63]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[63]~output .bus_hold = "false";
defparam \PROBE[63]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[62]~output (
	.i(\inst10|$00000|auto_generated|result_node[62]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[62]~output .bus_hold = "false";
defparam \PROBE[62]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[61]~output (
	.i(\inst10|$00000|auto_generated|result_node[61]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[61]~output .bus_hold = "false";
defparam \PROBE[61]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[60]~output (
	.i(\inst10|$00000|auto_generated|result_node[60]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[60]~output .bus_hold = "false";
defparam \PROBE[60]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[59]~output (
	.i(\inst10|$00000|auto_generated|result_node[59]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[59]~output .bus_hold = "false";
defparam \PROBE[59]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[58]~output (
	.i(\inst10|$00000|auto_generated|result_node[58]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[58]~output .bus_hold = "false";
defparam \PROBE[58]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[57]~output (
	.i(\inst10|$00000|auto_generated|result_node[57]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[57]~output .bus_hold = "false";
defparam \PROBE[57]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[56]~output (
	.i(\inst10|$00000|auto_generated|result_node[56]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[56]~output .bus_hold = "false";
defparam \PROBE[56]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[55]~output (
	.i(\inst10|$00000|auto_generated|result_node[55]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[55]~output .bus_hold = "false";
defparam \PROBE[55]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[54]~output (
	.i(\inst10|$00000|auto_generated|result_node[54]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[54]~output .bus_hold = "false";
defparam \PROBE[54]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[53]~output (
	.i(\inst10|$00000|auto_generated|result_node[53]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[53]~output .bus_hold = "false";
defparam \PROBE[53]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[52]~output (
	.i(\inst10|$00000|auto_generated|result_node[52]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[52]~output .bus_hold = "false";
defparam \PROBE[52]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[51]~output (
	.i(\inst10|$00000|auto_generated|result_node[51]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[51]~output .bus_hold = "false";
defparam \PROBE[51]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[50]~output (
	.i(\inst10|$00000|auto_generated|result_node[50]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[50]~output .bus_hold = "false";
defparam \PROBE[50]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[49]~output (
	.i(\inst10|$00000|auto_generated|result_node[49]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[49]~output .bus_hold = "false";
defparam \PROBE[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[48]~output (
	.i(\inst10|$00000|auto_generated|result_node[48]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[48]~output .bus_hold = "false";
defparam \PROBE[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[47]~output (
	.i(\inst10|$00000|auto_generated|result_node[47]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[47]~output .bus_hold = "false";
defparam \PROBE[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[46]~output (
	.i(\inst10|$00000|auto_generated|result_node[46]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[46]~output .bus_hold = "false";
defparam \PROBE[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[45]~output (
	.i(\inst10|$00000|auto_generated|result_node[45]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[45]~output .bus_hold = "false";
defparam \PROBE[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[44]~output (
	.i(\inst10|$00000|auto_generated|result_node[44]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[44]~output .bus_hold = "false";
defparam \PROBE[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[43]~output (
	.i(\inst10|$00000|auto_generated|result_node[43]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[43]~output .bus_hold = "false";
defparam \PROBE[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[42]~output (
	.i(\inst10|$00000|auto_generated|result_node[42]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[42]~output .bus_hold = "false";
defparam \PROBE[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[41]~output (
	.i(\inst10|$00000|auto_generated|result_node[41]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[41]~output .bus_hold = "false";
defparam \PROBE[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[40]~output (
	.i(\inst10|$00000|auto_generated|result_node[40]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[40]~output .bus_hold = "false";
defparam \PROBE[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[39]~output (
	.i(\inst10|$00000|auto_generated|result_node[39]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[39]~output .bus_hold = "false";
defparam \PROBE[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[38]~output (
	.i(\inst10|$00000|auto_generated|result_node[38]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[38]~output .bus_hold = "false";
defparam \PROBE[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[37]~output (
	.i(\inst10|$00000|auto_generated|result_node[37]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[37]~output .bus_hold = "false";
defparam \PROBE[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[36]~output (
	.i(\inst10|$00000|auto_generated|result_node[36]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[36]~output .bus_hold = "false";
defparam \PROBE[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[35]~output (
	.i(\inst10|$00000|auto_generated|result_node[35]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[35]~output .bus_hold = "false";
defparam \PROBE[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[34]~output (
	.i(\inst10|$00000|auto_generated|result_node[34]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[34]~output .bus_hold = "false";
defparam \PROBE[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[33]~output (
	.i(\inst10|$00000|auto_generated|result_node[33]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[33]~output .bus_hold = "false";
defparam \PROBE[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[32]~output (
	.i(\inst10|$00000|auto_generated|result_node[32]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[32]~output .bus_hold = "false";
defparam \PROBE[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[31]~output (
	.i(\inst10|$00000|auto_generated|result_node[31]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[31]~output .bus_hold = "false";
defparam \PROBE[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[30]~output (
	.i(\inst10|$00000|auto_generated|result_node[30]~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[30]~output .bus_hold = "false";
defparam \PROBE[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[29]~output (
	.i(\inst10|$00000|auto_generated|result_node[29]~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[29]~output .bus_hold = "false";
defparam \PROBE[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[28]~output (
	.i(\inst10|$00000|auto_generated|result_node[28]~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[28]~output .bus_hold = "false";
defparam \PROBE[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[27]~output (
	.i(\inst10|$00000|auto_generated|result_node[27]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[27]~output .bus_hold = "false";
defparam \PROBE[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[26]~output (
	.i(\inst10|$00000|auto_generated|result_node[26]~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[26]~output .bus_hold = "false";
defparam \PROBE[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[25]~output (
	.i(\inst10|$00000|auto_generated|result_node[25]~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[25]~output .bus_hold = "false";
defparam \PROBE[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[24]~output (
	.i(\inst10|$00000|auto_generated|result_node[24]~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[24]~output .bus_hold = "false";
defparam \PROBE[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[23]~output (
	.i(\inst10|$00000|auto_generated|result_node[23]~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[23]~output .bus_hold = "false";
defparam \PROBE[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[22]~output (
	.i(\inst10|$00000|auto_generated|result_node[22]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[22]~output .bus_hold = "false";
defparam \PROBE[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[21]~output (
	.i(\inst10|$00000|auto_generated|result_node[21]~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[21]~output .bus_hold = "false";
defparam \PROBE[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[20]~output (
	.i(\inst10|$00000|auto_generated|result_node[20]~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[20]~output .bus_hold = "false";
defparam \PROBE[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[19]~output (
	.i(\inst10|$00000|auto_generated|result_node[19]~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[19]~output .bus_hold = "false";
defparam \PROBE[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[18]~output (
	.i(\inst10|$00000|auto_generated|result_node[18]~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[18]~output .bus_hold = "false";
defparam \PROBE[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[17]~output (
	.i(\inst10|$00000|auto_generated|result_node[17]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[17]~output .bus_hold = "false";
defparam \PROBE[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[16]~output (
	.i(\inst10|$00000|auto_generated|result_node[16]~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[16]~output .bus_hold = "false";
defparam \PROBE[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[15]~output (
	.i(\inst10|$00000|auto_generated|result_node[15]~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[15]~output .bus_hold = "false";
defparam \PROBE[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[14]~output (
	.i(\inst10|$00000|auto_generated|result_node[14]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[14]~output .bus_hold = "false";
defparam \PROBE[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[13]~output (
	.i(\inst10|$00000|auto_generated|result_node[13]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[13]~output .bus_hold = "false";
defparam \PROBE[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[12]~output (
	.i(\inst10|$00000|auto_generated|result_node[12]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[12]~output .bus_hold = "false";
defparam \PROBE[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[11]~output (
	.i(\inst10|$00000|auto_generated|result_node[11]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[11]~output .bus_hold = "false";
defparam \PROBE[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[10]~output (
	.i(\inst10|$00000|auto_generated|result_node[10]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[10]~output .bus_hold = "false";
defparam \PROBE[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[9]~output (
	.i(\inst10|$00000|auto_generated|result_node[9]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[9]~output .bus_hold = "false";
defparam \PROBE[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[8]~output (
	.i(\inst10|$00000|auto_generated|result_node[8]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[8]~output .bus_hold = "false";
defparam \PROBE[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[7]~output (
	.i(\inst10|$00000|auto_generated|result_node[7]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[7]~output .bus_hold = "false";
defparam \PROBE[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[6]~output (
	.i(\inst10|$00000|auto_generated|result_node[6]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[6]~output .bus_hold = "false";
defparam \PROBE[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[5]~output (
	.i(\inst10|$00000|auto_generated|result_node[5]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[5]~output .bus_hold = "false";
defparam \PROBE[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[4]~output (
	.i(\inst10|$00000|auto_generated|result_node[4]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[4]~output .bus_hold = "false";
defparam \PROBE[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[3]~output (
	.i(\inst10|$00000|auto_generated|result_node[3]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[3]~output .bus_hold = "false";
defparam \PROBE[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[2]~output (
	.i(\inst10|$00000|auto_generated|result_node[2]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[2]~output .bus_hold = "false";
defparam \PROBE[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[1]~output (
	.i(\inst10|$00000|auto_generated|result_node[1]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[1]~output .bus_hold = "false";
defparam \PROBE[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \PROBE[0]~output (
	.i(\inst10|$00000|auto_generated|result_node[0]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PROBE[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PROBE[0]~output .bus_hold = "false";
defparam \PROBE[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[63]~output (
	.i(\inst18|ARRAY~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[63]~output .bus_hold = "false";
defparam \READ_VALUE[63]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[62]~output (
	.i(\inst18|ARRAY~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[62]~output .bus_hold = "false";
defparam \READ_VALUE[62]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[61]~output (
	.i(\inst18|ARRAY~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[61]~output .bus_hold = "false";
defparam \READ_VALUE[61]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[60]~output (
	.i(\inst18|ARRAY~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[60]~output .bus_hold = "false";
defparam \READ_VALUE[60]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[59]~output (
	.i(\inst18|ARRAY~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[59]~output .bus_hold = "false";
defparam \READ_VALUE[59]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[58]~output (
	.i(\inst18|ARRAY~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[58]~output .bus_hold = "false";
defparam \READ_VALUE[58]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[57]~output (
	.i(\inst18|ARRAY~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[57]~output .bus_hold = "false";
defparam \READ_VALUE[57]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[56]~output (
	.i(\inst18|ARRAY~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[56]~output .bus_hold = "false";
defparam \READ_VALUE[56]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[55]~output (
	.i(\inst18|ARRAY~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[55]~output .bus_hold = "false";
defparam \READ_VALUE[55]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[54]~output (
	.i(\inst18|ARRAY~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[54]~output .bus_hold = "false";
defparam \READ_VALUE[54]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[53]~output (
	.i(\inst18|ARRAY~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[53]~output .bus_hold = "false";
defparam \READ_VALUE[53]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[52]~output (
	.i(\inst18|ARRAY~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[52]~output .bus_hold = "false";
defparam \READ_VALUE[52]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[51]~output (
	.i(\inst18|ARRAY~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[51]~output .bus_hold = "false";
defparam \READ_VALUE[51]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[50]~output (
	.i(\inst18|ARRAY~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[50]~output .bus_hold = "false";
defparam \READ_VALUE[50]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[49]~output (
	.i(\inst18|ARRAY~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[49]~output .bus_hold = "false";
defparam \READ_VALUE[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[48]~output (
	.i(\inst18|ARRAY~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[48]~output .bus_hold = "false";
defparam \READ_VALUE[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[47]~output (
	.i(\inst18|ARRAY~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[47]~output .bus_hold = "false";
defparam \READ_VALUE[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[46]~output (
	.i(\inst18|ARRAY~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[46]~output .bus_hold = "false";
defparam \READ_VALUE[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[45]~output (
	.i(\inst18|ARRAY~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[45]~output .bus_hold = "false";
defparam \READ_VALUE[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[44]~output (
	.i(\inst18|ARRAY~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[44]~output .bus_hold = "false";
defparam \READ_VALUE[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[43]~output (
	.i(\inst18|ARRAY~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[43]~output .bus_hold = "false";
defparam \READ_VALUE[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[42]~output (
	.i(\inst18|ARRAY~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[42]~output .bus_hold = "false";
defparam \READ_VALUE[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[41]~output (
	.i(\inst18|ARRAY~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[41]~output .bus_hold = "false";
defparam \READ_VALUE[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[40]~output (
	.i(\inst18|ARRAY~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[40]~output .bus_hold = "false";
defparam \READ_VALUE[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[39]~output (
	.i(\inst18|ARRAY~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[39]~output .bus_hold = "false";
defparam \READ_VALUE[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[38]~output (
	.i(\inst18|ARRAY~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[38]~output .bus_hold = "false";
defparam \READ_VALUE[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[37]~output (
	.i(\inst18|ARRAY~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[37]~output .bus_hold = "false";
defparam \READ_VALUE[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[36]~output (
	.i(\inst18|ARRAY~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[36]~output .bus_hold = "false";
defparam \READ_VALUE[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[35]~output (
	.i(\inst18|ARRAY~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[35]~output .bus_hold = "false";
defparam \READ_VALUE[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[34]~output (
	.i(\inst18|ARRAY~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[34]~output .bus_hold = "false";
defparam \READ_VALUE[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[33]~output (
	.i(\inst18|ARRAY~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[33]~output .bus_hold = "false";
defparam \READ_VALUE[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[32]~output (
	.i(\inst18|ARRAY~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[32]~output .bus_hold = "false";
defparam \READ_VALUE[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[31]~output (
	.i(\inst18|ARRAY~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[31]~output .bus_hold = "false";
defparam \READ_VALUE[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[30]~output (
	.i(\inst18|ARRAY~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[30]~output .bus_hold = "false";
defparam \READ_VALUE[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[29]~output (
	.i(\inst18|ARRAY~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[29]~output .bus_hold = "false";
defparam \READ_VALUE[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[28]~output (
	.i(\inst18|ARRAY~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[28]~output .bus_hold = "false";
defparam \READ_VALUE[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[27]~output (
	.i(\inst18|ARRAY~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[27]~output .bus_hold = "false";
defparam \READ_VALUE[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[26]~output (
	.i(\inst18|ARRAY~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[26]~output .bus_hold = "false";
defparam \READ_VALUE[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[25]~output (
	.i(\inst18|ARRAY~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[25]~output .bus_hold = "false";
defparam \READ_VALUE[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[24]~output (
	.i(\inst18|ARRAY~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[24]~output .bus_hold = "false";
defparam \READ_VALUE[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[23]~output (
	.i(\inst18|ARRAY~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[23]~output .bus_hold = "false";
defparam \READ_VALUE[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[22]~output (
	.i(\inst18|ARRAY~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[22]~output .bus_hold = "false";
defparam \READ_VALUE[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[21]~output (
	.i(\inst18|ARRAY~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[21]~output .bus_hold = "false";
defparam \READ_VALUE[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[20]~output (
	.i(\inst18|ARRAY~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[20]~output .bus_hold = "false";
defparam \READ_VALUE[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[19]~output (
	.i(\inst18|ARRAY~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[19]~output .bus_hold = "false";
defparam \READ_VALUE[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[18]~output (
	.i(\inst18|ARRAY~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[18]~output .bus_hold = "false";
defparam \READ_VALUE[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[17]~output (
	.i(\inst18|ARRAY~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[17]~output .bus_hold = "false";
defparam \READ_VALUE[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[16]~output (
	.i(\inst18|ARRAY~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[16]~output .bus_hold = "false";
defparam \READ_VALUE[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[15]~output (
	.i(\inst18|ARRAY~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[15]~output .bus_hold = "false";
defparam \READ_VALUE[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[14]~output (
	.i(\inst18|ARRAY~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[14]~output .bus_hold = "false";
defparam \READ_VALUE[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[13]~output (
	.i(\inst18|ARRAY~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[13]~output .bus_hold = "false";
defparam \READ_VALUE[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[12]~output (
	.i(\inst18|ARRAY~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[12]~output .bus_hold = "false";
defparam \READ_VALUE[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[11]~output (
	.i(\inst18|ARRAY~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[11]~output .bus_hold = "false";
defparam \READ_VALUE[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[10]~output (
	.i(\inst18|ARRAY~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[10]~output .bus_hold = "false";
defparam \READ_VALUE[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[9]~output (
	.i(\inst18|ARRAY~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[9]~output .bus_hold = "false";
defparam \READ_VALUE[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[8]~output (
	.i(\inst18|ARRAY~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[8]~output .bus_hold = "false";
defparam \READ_VALUE[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[7]~output (
	.i(\inst18|ARRAY~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[7]~output .bus_hold = "false";
defparam \READ_VALUE[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[6]~output (
	.i(\inst18|ARRAY~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[6]~output .bus_hold = "false";
defparam \READ_VALUE[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[5]~output (
	.i(\inst18|ARRAY~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[5]~output .bus_hold = "false";
defparam \READ_VALUE[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[4]~output (
	.i(\inst18|ARRAY~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[4]~output .bus_hold = "false";
defparam \READ_VALUE[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[3]~output (
	.i(\inst18|ARRAY~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[3]~output .bus_hold = "false";
defparam \READ_VALUE[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[2]~output (
	.i(\inst18|ARRAY~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[2]~output .bus_hold = "false";
defparam \READ_VALUE[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[1]~output (
	.i(\inst18|ARRAY~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[1]~output .bus_hold = "false";
defparam \READ_VALUE[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \READ_VALUE[0]~output (
	.i(\inst18|ARRAY~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ_VALUE[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \READ_VALUE[0]~output .bus_hold = "false";
defparam \READ_VALUE[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[63]~output (
	.i(\inst25|result [63]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[63]~output .bus_hold = "false";
defparam \result[63]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[62]~output (
	.i(\inst25|result [62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[62]~output .bus_hold = "false";
defparam \result[62]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[61]~output (
	.i(\inst25|result [61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[61]~output .bus_hold = "false";
defparam \result[61]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[60]~output (
	.i(\inst25|result [60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[60]~output .bus_hold = "false";
defparam \result[60]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[59]~output (
	.i(\inst25|result [59]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[59]~output .bus_hold = "false";
defparam \result[59]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[58]~output (
	.i(\inst25|result [58]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[58]~output .bus_hold = "false";
defparam \result[58]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[57]~output (
	.i(\inst25|result [57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[57]~output .bus_hold = "false";
defparam \result[57]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[56]~output (
	.i(\inst25|result [56]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[56]~output .bus_hold = "false";
defparam \result[56]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[55]~output (
	.i(\inst25|result [55]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[55]~output .bus_hold = "false";
defparam \result[55]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[54]~output (
	.i(\inst25|result [54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[54]~output .bus_hold = "false";
defparam \result[54]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[53]~output (
	.i(\inst25|result [53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[53]~output .bus_hold = "false";
defparam \result[53]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[52]~output (
	.i(\inst25|result [52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[52]~output .bus_hold = "false";
defparam \result[52]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[51]~output (
	.i(\inst25|result [51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[51]~output .bus_hold = "false";
defparam \result[51]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[50]~output (
	.i(\inst25|result [50]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[50]~output .bus_hold = "false";
defparam \result[50]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[49]~output (
	.i(\inst25|result [49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[49]~output .bus_hold = "false";
defparam \result[49]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[48]~output (
	.i(\inst25|result [48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[48]~output .bus_hold = "false";
defparam \result[48]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[47]~output (
	.i(\inst25|result [47]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[47]~output .bus_hold = "false";
defparam \result[47]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[46]~output (
	.i(\inst25|result [46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[46]~output .bus_hold = "false";
defparam \result[46]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[45]~output (
	.i(\inst25|result [45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[45]~output .bus_hold = "false";
defparam \result[45]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[44]~output (
	.i(\inst25|result [44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[44]~output .bus_hold = "false";
defparam \result[44]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[43]~output (
	.i(\inst25|result [43]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[43]~output .bus_hold = "false";
defparam \result[43]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[42]~output (
	.i(\inst25|result [42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[42]~output .bus_hold = "false";
defparam \result[42]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[41]~output (
	.i(\inst25|result [41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[41]~output .bus_hold = "false";
defparam \result[41]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[40]~output (
	.i(\inst25|result [40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[40]~output .bus_hold = "false";
defparam \result[40]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[39]~output (
	.i(\inst25|result [39]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[39]~output .bus_hold = "false";
defparam \result[39]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[38]~output (
	.i(\inst25|result [38]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[38]~output .bus_hold = "false";
defparam \result[38]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[37]~output (
	.i(\inst25|result [37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[37]~output .bus_hold = "false";
defparam \result[37]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[36]~output (
	.i(\inst25|result [36]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[36]~output .bus_hold = "false";
defparam \result[36]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[35]~output (
	.i(\inst25|result [35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[35]~output .bus_hold = "false";
defparam \result[35]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[34]~output (
	.i(\inst25|result [34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[34]~output .bus_hold = "false";
defparam \result[34]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[33]~output (
	.i(\inst25|result [33]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[33]~output .bus_hold = "false";
defparam \result[33]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[32]~output (
	.i(\inst25|result [32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[32]~output .bus_hold = "false";
defparam \result[32]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[31]~output (
	.i(\inst25|result [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[31]~output .bus_hold = "false";
defparam \result[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[30]~output (
	.i(\inst25|result [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[30]~output .bus_hold = "false";
defparam \result[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[29]~output (
	.i(\inst25|result [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[29]~output .bus_hold = "false";
defparam \result[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[28]~output (
	.i(\inst25|result [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[28]~output .bus_hold = "false";
defparam \result[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[27]~output (
	.i(\inst25|result [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[27]~output .bus_hold = "false";
defparam \result[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[26]~output (
	.i(\inst25|result [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[26]~output .bus_hold = "false";
defparam \result[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[25]~output (
	.i(\inst25|result [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[25]~output .bus_hold = "false";
defparam \result[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[24]~output (
	.i(\inst25|result [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[24]~output .bus_hold = "false";
defparam \result[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[23]~output (
	.i(\inst25|result [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[23]~output .bus_hold = "false";
defparam \result[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[22]~output (
	.i(\inst25|result [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[22]~output .bus_hold = "false";
defparam \result[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[21]~output (
	.i(\inst25|result [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[21]~output .bus_hold = "false";
defparam \result[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[20]~output (
	.i(\inst25|result [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[20]~output .bus_hold = "false";
defparam \result[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[19]~output (
	.i(\inst25|result [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[19]~output .bus_hold = "false";
defparam \result[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[18]~output (
	.i(\inst25|result [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[18]~output .bus_hold = "false";
defparam \result[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[17]~output (
	.i(\inst25|result [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[17]~output .bus_hold = "false";
defparam \result[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[16]~output (
	.i(\inst25|result [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[16]~output .bus_hold = "false";
defparam \result[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[15]~output (
	.i(\inst25|result [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[14]~output (
	.i(\inst25|result [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[13]~output (
	.i(\inst25|result [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[12]~output (
	.i(\inst25|result [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[11]~output (
	.i(\inst25|result [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[10]~output (
	.i(\inst25|result [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[9]~output (
	.i(\inst25|result [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[8]~output (
	.i(\inst25|result [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[7]~output (
	.i(\inst25|result [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[6]~output (
	.i(\inst25|result [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[5]~output (
	.i(\inst25|result[5]~178_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[4]~output (
	.i(\inst25|result [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[3]~output (
	.i(\inst25|result [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[2]~output (
	.i(\inst25|result [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[1]~output (
	.i(\inst25|result [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \result[0]~output (
	.i(\inst25|result [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[2]~input (
	.i(INSTRUCTION[2]),
	.ibar(gnd),
	.o(\INSTRUCTION[2]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[2]~input .bus_hold = "false";
defparam \INSTRUCTION[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[2] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[2] .is_wysiwyg = "true";
defparam \inst36|IDinstr[2] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[6]~input (
	.i(INSTRUCTION[6]),
	.ibar(gnd),
	.o(\INSTRUCTION[6]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[6]~input .bus_hold = "false";
defparam \INSTRUCTION[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[6] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[6] .is_wysiwyg = "true";
defparam \inst36|IDinstr[6] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[0]~input (
	.i(INSTRUCTION[0]),
	.ibar(gnd),
	.o(\INSTRUCTION[0]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[0]~input .bus_hold = "false";
defparam \INSTRUCTION[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[0] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[0] .is_wysiwyg = "true";
defparam \inst36|IDinstr[0] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[1]~input (
	.i(INSTRUCTION[1]),
	.ibar(gnd),
	.o(\INSTRUCTION[1]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[1]~input .bus_hold = "false";
defparam \INSTRUCTION[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[1] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[1] .is_wysiwyg = "true";
defparam \inst36|IDinstr[1] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[3]~input (
	.i(INSTRUCTION[3]),
	.ibar(gnd),
	.o(\INSTRUCTION[3]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[3]~input .bus_hold = "false";
defparam \INSTRUCTION[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[3] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[3] .is_wysiwyg = "true";
defparam \inst36|IDinstr[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|WideOr0~2 (
// Equation(s):
// \inst6|WideOr0~2_combout  = (\inst36|IDinstr [0] & (\inst36|IDinstr [1] & !\inst36|IDinstr [3]))

	.dataa(\inst36|IDinstr [0]),
	.datab(\inst36|IDinstr [1]),
	.datac(gnd),
	.datad(\inst36|IDinstr [3]),
	.cin(gnd),
	.combout(\inst6|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|WideOr0~2 .lut_mask = 16'h0088;
defparam \inst6|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[4]~input (
	.i(INSTRUCTION[4]),
	.ibar(gnd),
	.o(\INSTRUCTION[4]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[4]~input .bus_hold = "false";
defparam \INSTRUCTION[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[4] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[4] .is_wysiwyg = "true";
defparam \inst36|IDinstr[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|Equal0~4 (
// Equation(s):
// \inst15|Equal0~4_combout  = (!\inst36|IDinstr [2] & (!\inst36|IDinstr [6] & (\inst6|WideOr0~2_combout  & !\inst36|IDinstr [4])))

	.dataa(\inst36|IDinstr [2]),
	.datab(\inst36|IDinstr [6]),
	.datac(\inst6|WideOr0~2_combout ),
	.datad(\inst36|IDinstr [4]),
	.cin(gnd),
	.combout(\inst15|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Equal0~4 .lut_mask = 16'h0010;
defparam \inst15|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[5]~input (
	.i(INSTRUCTION[5]),
	.ibar(gnd),
	.o(\INSTRUCTION[5]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[5]~input .bus_hold = "false";
defparam \INSTRUCTION[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[5] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[5] .is_wysiwyg = "true";
defparam \inst36|IDinstr[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|WideOr0~3 (
// Equation(s):
// \inst6|WideOr0~3_combout  = (\inst36|IDinstr [2] & ((\inst36|IDinstr [4]) # ((!\inst36|IDinstr [6]) # (!\inst36|IDinstr [5])))) # (!\inst36|IDinstr [2] & ((\inst36|IDinstr [6]) # ((\inst36|IDinstr [4] & !\inst36|IDinstr [5]))))

	.dataa(\inst36|IDinstr [4]),
	.datab(\inst36|IDinstr [5]),
	.datac(\inst36|IDinstr [2]),
	.datad(\inst36|IDinstr [6]),
	.cin(gnd),
	.combout(\inst6|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|WideOr0~3 .lut_mask = 16'hBFF2;
defparam \inst6|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|WideOr0~4 (
// Equation(s):
// \inst6|WideOr0~4_combout  = (\inst36|IDinstr [0] & (\inst36|IDinstr [1] & (!\inst36|IDinstr [3] & !\inst6|WideOr0~3_combout )))

	.dataa(\inst36|IDinstr [0]),
	.datab(\inst36|IDinstr [1]),
	.datac(\inst36|IDinstr [3]),
	.datad(\inst6|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\inst6|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|WideOr0~4 .lut_mask = 16'h0008;
defparam \inst6|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|ALUSrc (
// Equation(s):
// \inst6|ALUSrc~combout  = (\inst6|WideOr0~4_combout  & (\inst15|Equal0~4_combout )) # (!\inst6|WideOr0~4_combout  & ((\inst6|ALUSrc~combout )))

	.dataa(gnd),
	.datab(\inst15|Equal0~4_combout ),
	.datac(\inst6|ALUSrc~combout ),
	.datad(\inst6|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\inst6|ALUSrc~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|ALUSrc .lut_mask = 16'hCCF0;
defparam \inst6|ALUSrc .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXALUsrc (
	.clk(\clock~input_o ),
	.d(\inst6|ALUSrc~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXALUsrc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXALUsrc .is_wysiwyg = "true";
defparam \inst|EXALUsrc .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[31]~input (
	.i(INSTRUCTION[31]),
	.ibar(gnd),
	.o(\INSTRUCTION[31]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[31]~input .bus_hold = "false";
defparam \INSTRUCTION[31]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[31] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[31]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[31] .is_wysiwyg = "true";
defparam \inst36|IDinstr[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|Equal2~0 (
// Equation(s):
// \inst15|Equal2~0_combout  = (!\inst36|IDinstr [4] & (\inst36|IDinstr [2] & (\inst36|IDinstr [1] & !\inst36|IDinstr [3])))

	.dataa(\inst36|IDinstr [4]),
	.datab(\inst36|IDinstr [2]),
	.datac(\inst36|IDinstr [1]),
	.datad(\inst36|IDinstr [3]),
	.cin(gnd),
	.combout(\inst15|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Equal2~0 .lut_mask = 16'h0040;
defparam \inst15|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|Equal2~1 (
// Equation(s):
// \inst15|Equal2~1_combout  = (\inst36|IDinstr [5] & (\inst36|IDinstr [6] & (\inst36|IDinstr [0] & \inst15|Equal2~0_combout )))

	.dataa(\inst36|IDinstr [5]),
	.datab(\inst36|IDinstr [6]),
	.datac(\inst36|IDinstr [0]),
	.datad(\inst15|Equal2~0_combout ),
	.cin(gnd),
	.combout(\inst15|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Equal2~1 .lut_mask = 16'h8000;
defparam \inst15|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXIMM[5]~11 (
// Equation(s):
// \inst|EXIMM[5]~11_combout  = (\inst36|IDinstr [2]) # ((\inst36|IDinstr [6]) # ((\inst36|IDinstr [5] & \inst36|IDinstr [4])))

	.dataa(\inst36|IDinstr [2]),
	.datab(\inst36|IDinstr [6]),
	.datac(\inst36|IDinstr [5]),
	.datad(\inst36|IDinstr [4]),
	.cin(gnd),
	.combout(\inst|EXIMM[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXIMM[5]~11 .lut_mask = 16'hFEEE;
defparam \inst|EXIMM[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXIMM[5]~8 (
// Equation(s):
// \inst|EXIMM[5]~8_combout  = (((\inst36|IDinstr [3]) # (\inst|EXIMM[5]~11_combout )) # (!\inst36|IDinstr [1])) # (!\inst36|IDinstr [0])

	.dataa(\inst36|IDinstr [0]),
	.datab(\inst36|IDinstr [1]),
	.datac(\inst36|IDinstr [3]),
	.datad(\inst|EXIMM[5]~11_combout ),
	.cin(gnd),
	.combout(\inst|EXIMM[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXIMM[5]~8 .lut_mask = 16'hFFF7;
defparam \inst|EXIMM[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[63]~0 (
// Equation(s):
// \inst15|output_64[63]~0_combout  = (\inst36|IDinstr [31] & ((\inst15|Equal2~1_combout ) # (!\inst|EXIMM[5]~8_combout )))

	.dataa(\inst36|IDinstr [31]),
	.datab(\inst15|Equal2~1_combout ),
	.datac(gnd),
	.datad(\inst|EXIMM[5]~8_combout ),
	.cin(gnd),
	.combout(\inst15|output_64[63]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[63]~0 .lut_mask = 16'h88AA;
defparam \inst15|output_64[63]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[63] (
	.clk(\clock~input_o ),
	.d(\inst15|output_64[63]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[63] .is_wysiwyg = "true";
defparam \inst|EXIMM[63] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXIMM[11] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[11] .is_wysiwyg = "true";
defparam \inst|EXIMM[11] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRD2[16] (
	.clk(\clock~input_o ),
	.d(\inst34|out[16]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[16] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[16] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[23]~input (
	.i(INSTRUCTION[23]),
	.ibar(gnd),
	.o(\INSTRUCTION[23]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[23]~input .bus_hold = "false";
defparam \INSTRUCTION[23]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[23] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[23]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[23] .is_wysiwyg = "true";
defparam \inst36|IDinstr[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|Equal0~2 (
// Equation(s):
// \inst15|Equal0~2_combout  = (!\inst36|IDinstr [2] & !\inst36|IDinstr [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst36|IDinstr [2]),
	.datad(\inst36|IDinstr [6]),
	.cin(gnd),
	.combout(\inst15|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Equal0~2 .lut_mask = 16'h000F;
defparam \inst15|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXIMM[3]~9 (
// Equation(s):
// \inst|EXIMM[3]~9_combout  = (!\inst36|IDinstr [5] & (\inst36|IDinstr [0] & (\inst36|IDinstr [1] & !\inst36|IDinstr [3])))

	.dataa(\inst36|IDinstr [5]),
	.datab(\inst36|IDinstr [0]),
	.datac(\inst36|IDinstr [1]),
	.datad(\inst36|IDinstr [3]),
	.cin(gnd),
	.combout(\inst|EXIMM[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXIMM[3]~9 .lut_mask = 16'h0040;
defparam \inst|EXIMM[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXIMM[3]~10 (
// Equation(s):
// \inst|EXIMM[3]~10_combout  = (\inst15|Equal0~2_combout  & ((\inst|EXIMM[3]~9_combout ) # ((\inst|EXIMM[5]~8_combout  & \inst15|Equal2~1_combout )))) # (!\inst15|Equal0~2_combout  & (\inst|EXIMM[5]~8_combout  & (\inst15|Equal2~1_combout )))

	.dataa(\inst15|Equal0~2_combout ),
	.datab(\inst|EXIMM[5]~8_combout ),
	.datac(\inst15|Equal2~1_combout ),
	.datad(\inst|EXIMM[3]~9_combout ),
	.cin(gnd),
	.combout(\inst|EXIMM[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXIMM[3]~10 .lut_mask = 16'hEAC0;
defparam \inst|EXIMM[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[10]~input (
	.i(INSTRUCTION[10]),
	.ibar(gnd),
	.o(\INSTRUCTION[10]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[10]~input .bus_hold = "false";
defparam \INSTRUCTION[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[10] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[10] .is_wysiwyg = "true";
defparam \inst36|IDinstr[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[3]~3 (
// Equation(s):
// \inst15|output_64[3]~3_combout  = (\inst|EXIMM[5]~8_combout  & (((\inst|EXIMM[3]~10_combout )))) # (!\inst|EXIMM[5]~8_combout  & ((\inst|EXIMM[3]~10_combout  & (\inst36|IDinstr [23])) # (!\inst|EXIMM[3]~10_combout  & ((\inst36|IDinstr [10])))))

	.dataa(\inst|EXIMM[5]~8_combout ),
	.datab(\inst36|IDinstr [23]),
	.datac(\inst|EXIMM[3]~10_combout ),
	.datad(\inst36|IDinstr [10]),
	.cin(gnd),
	.combout(\inst15|output_64[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[3]~3 .lut_mask = 16'hE5E0;
defparam \inst15|output_64[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[11]~input (
	.i(INSTRUCTION[11]),
	.ibar(gnd),
	.o(\INSTRUCTION[11]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[11]~input .bus_hold = "false";
defparam \INSTRUCTION[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[11] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[11] .is_wysiwyg = "true";
defparam \inst36|IDinstr[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[3]~4 (
// Equation(s):
// \inst15|output_64[3]~4_combout  = (\inst|EXIMM[5]~8_combout  & ((\inst15|output_64[3]~3_combout  & ((\inst36|IDinstr [11]))) # (!\inst15|output_64[3]~3_combout  & (\inst36|IDinstr [31])))) # (!\inst|EXIMM[5]~8_combout  & (((\inst15|output_64[3]~3_combout 
// ))))

	.dataa(\inst36|IDinstr [31]),
	.datab(\inst|EXIMM[5]~8_combout ),
	.datac(\inst15|output_64[3]~3_combout ),
	.datad(\inst36|IDinstr [11]),
	.cin(gnd),
	.combout(\inst15|output_64[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[3]~4 .lut_mask = 16'hF838;
defparam \inst15|output_64[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[3] (
	.clk(\clock~input_o ),
	.d(\inst15|output_64[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[3] .is_wysiwyg = "true";
defparam \inst|EXIMM[3] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRD2[3] (
	.clk(\clock~input_o ),
	.d(\inst34|out[3]~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[3] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[3] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[24]~input (
	.i(INSTRUCTION[24]),
	.ibar(gnd),
	.o(\INSTRUCTION[24]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[24]~input .bus_hold = "false";
defparam \INSTRUCTION[24]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[24] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[24]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[24] .is_wysiwyg = "true";
defparam \inst36|IDinstr[24] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[25]~input (
	.i(INSTRUCTION[25]),
	.ibar(gnd),
	.o(\INSTRUCTION[25]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[25]~input .bus_hold = "false";
defparam \INSTRUCTION[25]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[25] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[25]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[25] .is_wysiwyg = "true";
defparam \inst36|IDinstr[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[4]~1 (
// Equation(s):
// \inst15|output_64[4]~1_combout  = (\inst|EXIMM[5]~8_combout  & ((\inst|EXIMM[3]~10_combout  & (\inst36|IDinstr [25])) # (!\inst|EXIMM[3]~10_combout  & ((\inst36|IDinstr [31]))))) # (!\inst|EXIMM[5]~8_combout  & (((\inst|EXIMM[3]~10_combout ))))

	.dataa(\inst36|IDinstr [25]),
	.datab(\inst|EXIMM[5]~8_combout ),
	.datac(\inst36|IDinstr [31]),
	.datad(\inst|EXIMM[3]~10_combout ),
	.cin(gnd),
	.combout(\inst15|output_64[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[4]~1 .lut_mask = 16'hBBC0;
defparam \inst15|output_64[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[4]~2 (
// Equation(s):
// \inst15|output_64[4]~2_combout  = (\inst|EXIMM[5]~8_combout  & (((\inst15|output_64[4]~1_combout )))) # (!\inst|EXIMM[5]~8_combout  & ((\inst15|output_64[4]~1_combout  & (\inst36|IDinstr [24])) # (!\inst15|output_64[4]~1_combout  & ((\inst36|IDinstr 
// [11])))))

	.dataa(\inst36|IDinstr [24]),
	.datab(\inst36|IDinstr [11]),
	.datac(\inst|EXIMM[5]~8_combout ),
	.datad(\inst15|output_64[4]~1_combout ),
	.cin(gnd),
	.combout(\inst15|output_64[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[4]~2 .lut_mask = 16'hFA0C;
defparam \inst15|output_64[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[4] (
	.clk(\clock~input_o ),
	.d(\inst15|output_64[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[4] .is_wysiwyg = "true";
defparam \inst|EXIMM[4] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRD2[4] (
	.clk(\clock~input_o ),
	.d(\inst34|out[4]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[4] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[4] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[26]~input (
	.i(INSTRUCTION[26]),
	.ibar(gnd),
	.o(\INSTRUCTION[26]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[26]~input .bus_hold = "false";
defparam \INSTRUCTION[26]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[26] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[26]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[26] .is_wysiwyg = "true";
defparam \inst36|IDinstr[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXIMM[5]~5 (
// Equation(s):
// \inst|EXIMM[5]~5_combout  = (\inst15|Equal2~1_combout  & ((\inst36|IDinstr [26]))) # (!\inst15|Equal2~1_combout  & (\inst36|IDinstr [31]))

	.dataa(\inst36|IDinstr [31]),
	.datab(\inst36|IDinstr [26]),
	.datac(gnd),
	.datad(\inst15|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst|EXIMM[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXIMM[5]~5 .lut_mask = 16'hCCAA;
defparam \inst|EXIMM[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[5] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM[5]~5_combout ),
	.asdata(\inst36|IDinstr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|EXIMM[5]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[5] .is_wysiwyg = "true";
defparam \inst|EXIMM[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|RegWrite~0 (
// Equation(s):
// \inst6|RegWrite~0_combout  = (\inst36|IDinstr [0] & (\inst36|IDinstr [1] & (\inst36|IDinstr [4] $ (!\inst36|IDinstr [5]))))

	.dataa(\inst36|IDinstr [0]),
	.datab(\inst36|IDinstr [1]),
	.datac(\inst36|IDinstr [4]),
	.datad(\inst36|IDinstr [5]),
	.cin(gnd),
	.combout(\inst6|RegWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|RegWrite~0 .lut_mask = 16'h8008;
defparam \inst6|RegWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|RegWrite~1 (
// Equation(s):
// \inst6|RegWrite~1_combout  = (!\inst36|IDinstr [3] & (!\inst36|IDinstr [2] & (!\inst36|IDinstr [6] & \inst6|RegWrite~0_combout )))

	.dataa(\inst36|IDinstr [3]),
	.datab(\inst36|IDinstr [2]),
	.datac(\inst36|IDinstr [6]),
	.datad(\inst6|RegWrite~0_combout ),
	.cin(gnd),
	.combout(\inst6|RegWrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|RegWrite~1 .lut_mask = 16'h0100;
defparam \inst6|RegWrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|RegWrite (
// Equation(s):
// \inst6|RegWrite~combout  = (\inst6|WideOr0~4_combout  & (\inst6|RegWrite~1_combout )) # (!\inst6|WideOr0~4_combout  & ((\inst6|RegWrite~combout )))

	.dataa(gnd),
	.datab(\inst6|RegWrite~1_combout ),
	.datac(\inst6|RegWrite~combout ),
	.datad(\inst6|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\inst6|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|RegWrite .lut_mask = 16'hCCF0;
defparam \inst6|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRW (
	.clk(\clock~input_o ),
	.d(\inst6|RegWrite~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRW .is_wysiwyg = "true";
defparam \inst|EXRW .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRW (
	.clk(\clock~input_o ),
	.d(\inst|EXRW~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRW .is_wysiwyg = "true";
defparam \inst8|MEMRW .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[7]~input (
	.i(INSTRUCTION[7]),
	.ibar(gnd),
	.o(\INSTRUCTION[7]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[7]~input .bus_hold = "false";
defparam \INSTRUCTION[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[7] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[7] .is_wysiwyg = "true";
defparam \inst36|IDinstr[7] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXWN[0] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXWN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXWN[0] .is_wysiwyg = "true";
defparam \inst|EXWN[0] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMWN[0] (
	.clk(\clock~input_o ),
	.d(\inst|EXWN [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMWN [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMWN[0] .is_wysiwyg = "true";
defparam \inst8|MEMWN[0] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[8]~input (
	.i(INSTRUCTION[8]),
	.ibar(gnd),
	.o(\INSTRUCTION[8]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[8]~input .bus_hold = "false";
defparam \INSTRUCTION[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[8] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[8] .is_wysiwyg = "true";
defparam \inst36|IDinstr[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXWN[1] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXWN [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXWN[1] .is_wysiwyg = "true";
defparam \inst|EXWN[1] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMWN[1] (
	.clk(\clock~input_o ),
	.d(\inst|EXWN [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMWN [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMWN[1] .is_wysiwyg = "true";
defparam \inst8|MEMWN[1] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[21]~input (
	.i(INSTRUCTION[21]),
	.ibar(gnd),
	.o(\INSTRUCTION[21]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[21]~input .bus_hold = "false";
defparam \INSTRUCTION[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[21] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[21]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[21] .is_wysiwyg = "true";
defparam \inst36|IDinstr[21] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXRN2[1] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRN2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRN2[1] .is_wysiwyg = "true";
defparam \inst|EXRN2[1] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[20]~input (
	.i(INSTRUCTION[20]),
	.ibar(gnd),
	.o(\INSTRUCTION[20]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[20]~input .bus_hold = "false";
defparam \INSTRUCTION[20]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[20] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[20]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[20] .is_wysiwyg = "true";
defparam \inst36|IDinstr[20] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXRN2[0] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRN2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRN2[0] .is_wysiwyg = "true";
defparam \inst|EXRN2[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst32|ForwardB[1]~0 (
// Equation(s):
// \inst32|ForwardB[1]~0_combout  = (\inst8|MEMWN [0] & (\inst|EXRN2 [0] & (\inst8|MEMWN [1] $ (!\inst|EXRN2 [1])))) # (!\inst8|MEMWN [0] & (!\inst|EXRN2 [0] & (\inst8|MEMWN [1] $ (!\inst|EXRN2 [1]))))

	.dataa(\inst8|MEMWN [0]),
	.datab(\inst8|MEMWN [1]),
	.datac(\inst|EXRN2 [1]),
	.datad(\inst|EXRN2 [0]),
	.cin(gnd),
	.combout(\inst32|ForwardB[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|ForwardB[1]~0 .lut_mask = 16'h8241;
defparam \inst32|ForwardB[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXWN[4] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXWN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXWN[4] .is_wysiwyg = "true";
defparam \inst|EXWN[4] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMWN[4] (
	.clk(\clock~input_o ),
	.d(\inst|EXWN [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMWN [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMWN[4] .is_wysiwyg = "true";
defparam \inst8|MEMWN[4] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[9]~input (
	.i(INSTRUCTION[9]),
	.ibar(gnd),
	.o(\INSTRUCTION[9]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[9]~input .bus_hold = "false";
defparam \INSTRUCTION[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[9] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[9] .is_wysiwyg = "true";
defparam \inst36|IDinstr[9] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXWN[2] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXWN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXWN[2] .is_wysiwyg = "true";
defparam \inst|EXWN[2] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMWN[2] (
	.clk(\clock~input_o ),
	.d(\inst|EXWN [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMWN [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMWN[2] .is_wysiwyg = "true";
defparam \inst8|MEMWN[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXWN[3] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXWN [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXWN[3] .is_wysiwyg = "true";
defparam \inst|EXWN[3] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMWN[3] (
	.clk(\clock~input_o ),
	.d(\inst|EXWN [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMWN [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMWN[3] .is_wysiwyg = "true";
defparam \inst8|MEMWN[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst32|always0~0 (
// Equation(s):
// \inst32|always0~0_combout  = (\inst8|MEMWN [0]) # ((\inst8|MEMWN [1]) # ((\inst8|MEMWN [2]) # (\inst8|MEMWN [3])))

	.dataa(\inst8|MEMWN [0]),
	.datab(\inst8|MEMWN [1]),
	.datac(\inst8|MEMWN [2]),
	.datad(\inst8|MEMWN [3]),
	.cin(gnd),
	.combout(\inst32|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|always0~0 .lut_mask = 16'hFFFE;
defparam \inst32|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|ForwardB[1]~1 (
// Equation(s):
// \inst32|ForwardB[1]~1_combout  = (\inst8|MEMRW~q  & (\inst32|ForwardB[1]~0_combout  & ((\inst8|MEMWN [4]) # (\inst32|always0~0_combout ))))

	.dataa(\inst8|MEMRW~q ),
	.datab(\inst32|ForwardB[1]~0_combout ),
	.datac(\inst8|MEMWN [4]),
	.datad(\inst32|always0~0_combout ),
	.cin(gnd),
	.combout(\inst32|ForwardB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|ForwardB[1]~1 .lut_mask = 16'h8880;
defparam \inst32|ForwardB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRN2[3] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRN2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRN2[3] .is_wysiwyg = "true";
defparam \inst|EXRN2[3] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[22]~input (
	.i(INSTRUCTION[22]),
	.ibar(gnd),
	.o(\INSTRUCTION[22]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[22]~input .bus_hold = "false";
defparam \INSTRUCTION[22]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[22] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[22]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[22] .is_wysiwyg = "true";
defparam \inst36|IDinstr[22] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXRN2[2] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRN2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRN2[2] .is_wysiwyg = "true";
defparam \inst|EXRN2[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst32|ForwardB[1]~2 (
// Equation(s):
// \inst32|ForwardB[1]~2_combout  = (\inst8|MEMWN [2] & (\inst|EXRN2 [2] & (\inst8|MEMWN [3] $ (!\inst|EXRN2 [3])))) # (!\inst8|MEMWN [2] & (!\inst|EXRN2 [2] & (\inst8|MEMWN [3] $ (!\inst|EXRN2 [3]))))

	.dataa(\inst8|MEMWN [2]),
	.datab(\inst8|MEMWN [3]),
	.datac(\inst|EXRN2 [3]),
	.datad(\inst|EXRN2 [2]),
	.cin(gnd),
	.combout(\inst32|ForwardB[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|ForwardB[1]~2 .lut_mask = 16'h8241;
defparam \inst32|ForwardB[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRN2[4] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRN2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRN2[4] .is_wysiwyg = "true";
defparam \inst|EXRN2[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst32|ForwardB[1] (
// Equation(s):
// \inst32|ForwardB [1] = (\inst32|ForwardB[1]~1_combout  & (\inst32|ForwardB[1]~2_combout  & (\inst8|MEMWN [4] $ (!\inst|EXRN2 [4]))))

	.dataa(\inst32|ForwardB[1]~1_combout ),
	.datab(\inst32|ForwardB[1]~2_combout ),
	.datac(\inst8|MEMWN [4]),
	.datad(\inst|EXRN2 [4]),
	.cin(gnd),
	.combout(\inst32|ForwardB [1]),
	.cout());
// synopsys translate_off
defparam \inst32|ForwardB[1] .lut_mask = 16'h8008;
defparam \inst32|ForwardB[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[5]~116 (
// Equation(s):
// \inst34|out[5]~116_combout  = (\inst8|MEMresult [5] & \inst32|ForwardB [1])

	.dataa(\inst8|MEMresult [5]),
	.datab(\inst32|ForwardB [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[5]~116 .lut_mask = 16'h8888;
defparam \inst34|out[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[5]~128 (
// Equation(s):
// \inst34|out[5]~128_combout  = (\inst34|out[5]~117_combout ) # ((\inst8|MEMresult [5] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[5]~117_combout ),
	.datab(\inst8|MEMresult [5]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[5]~128 .lut_mask = 16'hEAEA;
defparam \inst34|out[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[5] (
	.clk(\clock~input_o ),
	.d(\inst34|out[5]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[5] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[5] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[27]~input (
	.i(INSTRUCTION[27]),
	.ibar(gnd),
	.o(\INSTRUCTION[27]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[27]~input .bus_hold = "false";
defparam \INSTRUCTION[27]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[27] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[27]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[27] .is_wysiwyg = "true";
defparam \inst36|IDinstr[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXIMM[6]~4 (
// Equation(s):
// \inst|EXIMM[6]~4_combout  = (\inst15|Equal2~1_combout  & ((\inst36|IDinstr [27]))) # (!\inst15|Equal2~1_combout  & (\inst36|IDinstr [31]))

	.dataa(\inst36|IDinstr [31]),
	.datab(\inst36|IDinstr [27]),
	.datac(gnd),
	.datad(\inst15|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst|EXIMM[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXIMM[6]~4 .lut_mask = 16'hCCAA;
defparam \inst|EXIMM[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[6] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM[6]~4_combout ),
	.asdata(\inst36|IDinstr [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|EXIMM[5]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[6] .is_wysiwyg = "true";
defparam \inst|EXIMM[6] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRD2[6] (
	.clk(\clock~input_o ),
	.d(\inst34|out[6]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[6] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[6] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[28]~input (
	.i(INSTRUCTION[28]),
	.ibar(gnd),
	.o(\INSTRUCTION[28]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[28]~input .bus_hold = "false";
defparam \INSTRUCTION[28]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[28] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[28]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[28] .is_wysiwyg = "true";
defparam \inst36|IDinstr[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXIMM[7]~3 (
// Equation(s):
// \inst|EXIMM[7]~3_combout  = (\inst15|Equal2~1_combout  & ((\inst36|IDinstr [28]))) # (!\inst15|Equal2~1_combout  & (\inst36|IDinstr [31]))

	.dataa(\inst36|IDinstr [31]),
	.datab(\inst36|IDinstr [28]),
	.datac(gnd),
	.datad(\inst15|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst|EXIMM[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXIMM[7]~3 .lut_mask = 16'hCCAA;
defparam \inst|EXIMM[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[7] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM[7]~3_combout ),
	.asdata(\inst36|IDinstr [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|EXIMM[5]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[7] .is_wysiwyg = "true";
defparam \inst|EXIMM[7] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRD2[7] (
	.clk(\clock~input_o ),
	.d(\inst34|out[7]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[7] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[7] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[29]~input (
	.i(INSTRUCTION[29]),
	.ibar(gnd),
	.o(\INSTRUCTION[29]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[29]~input .bus_hold = "false";
defparam \INSTRUCTION[29]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[29] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[29]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[29] .is_wysiwyg = "true";
defparam \inst36|IDinstr[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXIMM[8]~2 (
// Equation(s):
// \inst|EXIMM[8]~2_combout  = (\inst15|Equal2~1_combout  & ((\inst36|IDinstr [29]))) # (!\inst15|Equal2~1_combout  & (\inst36|IDinstr [31]))

	.dataa(\inst36|IDinstr [31]),
	.datab(\inst36|IDinstr [29]),
	.datac(gnd),
	.datad(\inst15|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst|EXIMM[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXIMM[8]~2 .lut_mask = 16'hCCAA;
defparam \inst|EXIMM[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[8] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM[8]~2_combout ),
	.asdata(\inst36|IDinstr [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|EXIMM[5]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[8] .is_wysiwyg = "true";
defparam \inst|EXIMM[8] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRD2[8] (
	.clk(\clock~input_o ),
	.d(\inst34|out[8]~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[8] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [8]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[8] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[8] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst15|Equal0~3 (
// Equation(s):
// \inst15|Equal0~3_combout  = (\inst15|Equal0~2_combout  & (\inst6|WideOr0~2_combout  & (!\inst36|IDinstr [5] & !\inst36|IDinstr [4])))

	.dataa(\inst15|Equal0~2_combout ),
	.datab(\inst6|WideOr0~2_combout ),
	.datac(\inst36|IDinstr [5]),
	.datad(\inst36|IDinstr [4]),
	.cin(gnd),
	.combout(\inst15|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Equal0~3 .lut_mask = 16'h0008;
defparam \inst15|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|MemtoReg (
// Equation(s):
// \inst6|MemtoReg~combout  = (\inst6|WideOr0~4_combout  & (\inst15|Equal0~3_combout )) # (!\inst6|WideOr0~4_combout  & ((\inst6|MemtoReg~combout )))

	.dataa(gnd),
	.datab(\inst15|Equal0~3_combout ),
	.datac(\inst6|MemtoReg~combout ),
	.datad(\inst6|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\inst6|MemtoReg~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|MemtoReg .lut_mask = 16'hCCF0;
defparam \inst6|MemtoReg .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 (
// Equation(s):
// \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  = \inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1  = CARRY(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.cout(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .lut_mask = 16'h55AA;
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 (
// Equation(s):
// \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  = (\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & (!\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & ((\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (GND)))
// \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3  = CARRY((!\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ) # (!\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~1 ),
	.combout(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.cout(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .lut_mask = 16'h5A5F;
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 (
// Equation(s):
// \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  = !\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~3 ),
	.combout(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout  & (!\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & 
// ((\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[1]~2_combout ),
	.datab(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h008A;
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clock~input_o ),
	.d(\inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout  & (!\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout  & 
// ((\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # (!\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[0]~0_combout ),
	.datab(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\inst|EXM2R_rtl_0|auto_generated|cntr1|add_sub6_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h008A;
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clock~input_o ),
	.d(\inst|EXM2R_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXM2R_rtl_0|auto_generated|dffe3a[0] (
	.clk(\clock~input_o ),
	.d(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \inst|EXM2R_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1]

	.dataa(\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 16'h5555;
defparam \inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXM2R_rtl_0|auto_generated|dffe3a[1] (
	.clk(\clock~input_o ),
	.d(\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXM2R_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \inst|EXM2R_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = !\inst|EXM2R_rtl_0|auto_generated|dffe3a [1]

	.dataa(\inst|EXM2R_rtl_0|auto_generated|dffe3a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 16'h5555;
defparam \inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst6|MemtoReg~combout }),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_first_bit_number = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_first_bit_number = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[8]~55 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[8]~55_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a8~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [8])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datab(\inst41|WB_ALUOut [8]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[8]~55 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[8]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[21] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[8]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_RegWrite (
	.clk(\clock~input_o ),
	.d(\inst8|MEMRW~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_RegWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_RegWrite .is_wysiwyg = "true";
defparam \inst41|WB_RegWrite .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_RegRd[0] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMWN [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_RegRd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_RegRd[0] .is_wysiwyg = "true";
defparam \inst41|WB_RegRd[0] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_RegRd[1] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMWN [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_RegRd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_RegRd[1] .is_wysiwyg = "true";
defparam \inst41|WB_RegRd[1] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_RegRd[2] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMWN [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_RegRd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_RegRd[2] .is_wysiwyg = "true";
defparam \inst41|WB_RegRd[2] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_RegRd[3] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMWN [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_RegRd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_RegRd[3] .is_wysiwyg = "true";
defparam \inst41|WB_RegRd[3] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_RegRd[4] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMWN [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_RegRd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_RegRd[4] .is_wysiwyg = "true";
defparam \inst41|WB_RegRd[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[8]~55_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a8 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[1] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegRd [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[3] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegRd [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[4] (
	.clk(!\clock~input_o ),
	.d(\inst36|IDinstr [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[2] (
	.clk(!\clock~input_o ),
	.d(\inst36|IDinstr [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~68 (
// Equation(s):
// \inst18|ARRAY~68_combout  = (\inst18|ARRAY_rtl_1_bypass [1] & (\inst18|ARRAY_rtl_1_bypass [2] & (\inst18|ARRAY_rtl_1_bypass [3] $ (!\inst18|ARRAY_rtl_1_bypass [4])))) # (!\inst18|ARRAY_rtl_1_bypass [1] & (!\inst18|ARRAY_rtl_1_bypass [2] & 
// (\inst18|ARRAY_rtl_1_bypass [3] $ (!\inst18|ARRAY_rtl_1_bypass [4]))))

	.dataa(\inst18|ARRAY_rtl_1_bypass [1]),
	.datab(\inst18|ARRAY_rtl_1_bypass [3]),
	.datac(\inst18|ARRAY_rtl_1_bypass [4]),
	.datad(\inst18|ARRAY_rtl_1_bypass [2]),
	.cin(gnd),
	.combout(\inst18|ARRAY~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~68 .lut_mask = 16'h8241;
defparam \inst18|ARRAY~68 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[5] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegRd [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[7] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegRd [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[8] (
	.clk(!\clock~input_o ),
	.d(\inst36|IDinstr [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[6] (
	.clk(!\clock~input_o ),
	.d(\inst36|IDinstr [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~69 (
// Equation(s):
// \inst18|ARRAY~69_combout  = (\inst18|ARRAY_rtl_1_bypass [5] & (\inst18|ARRAY_rtl_1_bypass [6] & (\inst18|ARRAY_rtl_1_bypass [7] $ (!\inst18|ARRAY_rtl_1_bypass [8])))) # (!\inst18|ARRAY_rtl_1_bypass [5] & (!\inst18|ARRAY_rtl_1_bypass [6] & 
// (\inst18|ARRAY_rtl_1_bypass [7] $ (!\inst18|ARRAY_rtl_1_bypass [8]))))

	.dataa(\inst18|ARRAY_rtl_1_bypass [5]),
	.datab(\inst18|ARRAY_rtl_1_bypass [7]),
	.datac(\inst18|ARRAY_rtl_1_bypass [8]),
	.datad(\inst18|ARRAY_rtl_1_bypass [6]),
	.cin(gnd),
	.combout(\inst18|ARRAY~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~69 .lut_mask = 16'h8241;
defparam \inst18|ARRAY~69 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[0] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegWrite~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[9] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegRd [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[10] (
	.clk(!\clock~input_o ),
	.d(\inst36|IDinstr [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~70 (
// Equation(s):
// \inst18|ARRAY~70_combout  = (\inst18|ARRAY_rtl_1_bypass [0] & (\inst18|ARRAY_rtl_1_bypass [9] $ (!\inst18|ARRAY_rtl_1_bypass [10])))

	.dataa(\inst18|ARRAY_rtl_1_bypass [0]),
	.datab(\inst18|ARRAY_rtl_1_bypass [9]),
	.datac(\inst18|ARRAY_rtl_1_bypass [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|ARRAY~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~70 .lut_mask = 16'h8282;
defparam \inst18|ARRAY~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~71 (
// Equation(s):
// \inst18|ARRAY~71_combout  = (\inst18|ARRAY~68_combout  & (\inst18|ARRAY~69_combout  & \inst18|ARRAY~70_combout ))

	.dataa(\inst18|ARRAY~68_combout ),
	.datab(\inst18|ARRAY~69_combout ),
	.datac(\inst18|ARRAY~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|ARRAY~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~71 .lut_mask = 16'h8080;
defparam \inst18|ARRAY~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~127 (
// Equation(s):
// \inst18|ARRAY~127_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [21])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a8~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [21]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~127 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~127 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[8] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[8] .is_wysiwyg = "true";
defparam \inst|EXRD2[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst32|always0~6 (
// Equation(s):
// \inst32|always0~6_combout  = (\inst41|WB_RegRd [0] & (\inst|EXRN2 [0] & (\inst41|WB_RegRd [1] $ (!\inst|EXRN2 [1])))) # (!\inst41|WB_RegRd [0] & (!\inst|EXRN2 [0] & (\inst41|WB_RegRd [1] $ (!\inst|EXRN2 [1]))))

	.dataa(\inst41|WB_RegRd [0]),
	.datab(\inst41|WB_RegRd [1]),
	.datac(\inst|EXRN2 [1]),
	.datad(\inst|EXRN2 [0]),
	.cin(gnd),
	.combout(\inst32|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|always0~6 .lut_mask = 16'h8241;
defparam \inst32|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|always0~2 (
// Equation(s):
// \inst32|always0~2_combout  = (\inst41|WB_RegRd [0]) # ((\inst41|WB_RegRd [1]) # ((\inst41|WB_RegRd [2]) # (\inst41|WB_RegRd [3])))

	.dataa(\inst41|WB_RegRd [0]),
	.datab(\inst41|WB_RegRd [1]),
	.datac(\inst41|WB_RegRd [2]),
	.datad(\inst41|WB_RegRd [3]),
	.cin(gnd),
	.combout(\inst32|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|always0~2 .lut_mask = 16'hFFFE;
defparam \inst32|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|always0~7 (
// Equation(s):
// \inst32|always0~7_combout  = (\inst41|WB_RegWrite~q  & (\inst32|always0~6_combout  & ((\inst41|WB_RegRd [4]) # (\inst32|always0~2_combout ))))

	.dataa(\inst41|WB_RegWrite~q ),
	.datab(\inst32|always0~6_combout ),
	.datac(\inst41|WB_RegRd [4]),
	.datad(\inst32|always0~2_combout ),
	.cin(gnd),
	.combout(\inst32|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|always0~7 .lut_mask = 16'h8880;
defparam \inst32|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|always0~8 (
// Equation(s):
// \inst32|always0~8_combout  = (\inst41|WB_RegRd [2] & (\inst|EXRN2 [2] & (\inst41|WB_RegRd [3] $ (!\inst|EXRN2 [3])))) # (!\inst41|WB_RegRd [2] & (!\inst|EXRN2 [2] & (\inst41|WB_RegRd [3] $ (!\inst|EXRN2 [3]))))

	.dataa(\inst41|WB_RegRd [2]),
	.datab(\inst41|WB_RegRd [3]),
	.datac(\inst|EXRN2 [3]),
	.datad(\inst|EXRN2 [2]),
	.cin(gnd),
	.combout(\inst32|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|always0~8 .lut_mask = 16'h8241;
defparam \inst32|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|always0~9 (
// Equation(s):
// \inst32|always0~9_combout  = (\inst32|always0~7_combout  & (\inst32|always0~8_combout  & (\inst41|WB_RegRd [4] $ (!\inst|EXRN2 [4]))))

	.dataa(\inst32|always0~7_combout ),
	.datab(\inst32|always0~8_combout ),
	.datac(\inst41|WB_RegRd [4]),
	.datad(\inst|EXRN2 [4]),
	.cin(gnd),
	.combout(\inst32|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|always0~9 .lut_mask = 16'h8008;
defparam \inst32|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[8]~110 (
// Equation(s):
// \inst34|out[8]~110_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[8]~55_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [8])))))

	.dataa(\inst10|$00000|auto_generated|result_node[8]~55_combout ),
	.datab(\inst|EXRD2 [8]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[8]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[8]~110 .lut_mask = 16'h00AC;
defparam \inst34|out[8]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[8]~111 (
// Equation(s):
// \inst34|out[8]~111_combout  = (\inst34|out[8]~110_combout ) # ((\inst8|MEMresult [8] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[8]~110_combout ),
	.datab(\inst8|MEMresult [8]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[8]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[8]~111 .lut_mask = 16'hEAEA;
defparam \inst34|out[8]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[8]~55 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[8]~55_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [8])) # (!\inst|EXALUsrc~q  & ((\inst34|out[8]~111_combout )))

	.dataa(\inst|EXIMM [8]),
	.datab(\inst34|out[8]~111_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[8]~55 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[8]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[21] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[8]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[15]~input (
	.i(INSTRUCTION[15]),
	.ibar(gnd),
	.o(\INSTRUCTION[15]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[15]~input .bus_hold = "false";
defparam \INSTRUCTION[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[15] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[15] .is_wysiwyg = "true";
defparam \inst36|IDinstr[15] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[16]~input (
	.i(INSTRUCTION[16]),
	.ibar(gnd),
	.o(\INSTRUCTION[16]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[16]~input .bus_hold = "false";
defparam \INSTRUCTION[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[16] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[16]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[16] .is_wysiwyg = "true";
defparam \inst36|IDinstr[16] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[17]~input (
	.i(INSTRUCTION[17]),
	.ibar(gnd),
	.o(\INSTRUCTION[17]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[17]~input .bus_hold = "false";
defparam \INSTRUCTION[17]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[17] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[17]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[17] .is_wysiwyg = "true";
defparam \inst36|IDinstr[17] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[18]~input (
	.i(INSTRUCTION[18]),
	.ibar(gnd),
	.o(\INSTRUCTION[18]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[18]~input .bus_hold = "false";
defparam \INSTRUCTION[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[18] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[18]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[18] .is_wysiwyg = "true";
defparam \inst36|IDinstr[18] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[19]~input (
	.i(INSTRUCTION[19]),
	.ibar(gnd),
	.o(\INSTRUCTION[19]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[19]~input .bus_hold = "false";
defparam \INSTRUCTION[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[19] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[19]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[19] .is_wysiwyg = "true";
defparam \inst36|IDinstr[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[8]~55_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 32'h00000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[1] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegRd [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[3] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegRd [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[4] (
	.clk(!\clock~input_o ),
	.d(\inst36|IDinstr [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[2] (
	.clk(!\clock~input_o ),
	.d(\inst36|IDinstr [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~0 (
// Equation(s):
// \inst18|ARRAY~0_combout  = (\inst18|ARRAY_rtl_0_bypass [1] & (\inst18|ARRAY_rtl_0_bypass [2] & (\inst18|ARRAY_rtl_0_bypass [3] $ (!\inst18|ARRAY_rtl_0_bypass [4])))) # (!\inst18|ARRAY_rtl_0_bypass [1] & (!\inst18|ARRAY_rtl_0_bypass [2] & 
// (\inst18|ARRAY_rtl_0_bypass [3] $ (!\inst18|ARRAY_rtl_0_bypass [4]))))

	.dataa(\inst18|ARRAY_rtl_0_bypass [1]),
	.datab(\inst18|ARRAY_rtl_0_bypass [3]),
	.datac(\inst18|ARRAY_rtl_0_bypass [4]),
	.datad(\inst18|ARRAY_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\inst18|ARRAY~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~0 .lut_mask = 16'h8241;
defparam \inst18|ARRAY~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[5] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegRd [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[7] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegRd [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[8] (
	.clk(!\clock~input_o ),
	.d(\inst36|IDinstr [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[6] (
	.clk(!\clock~input_o ),
	.d(\inst36|IDinstr [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~1 (
// Equation(s):
// \inst18|ARRAY~1_combout  = (\inst18|ARRAY_rtl_0_bypass [5] & (\inst18|ARRAY_rtl_0_bypass [6] & (\inst18|ARRAY_rtl_0_bypass [7] $ (!\inst18|ARRAY_rtl_0_bypass [8])))) # (!\inst18|ARRAY_rtl_0_bypass [5] & (!\inst18|ARRAY_rtl_0_bypass [6] & 
// (\inst18|ARRAY_rtl_0_bypass [7] $ (!\inst18|ARRAY_rtl_0_bypass [8]))))

	.dataa(\inst18|ARRAY_rtl_0_bypass [5]),
	.datab(\inst18|ARRAY_rtl_0_bypass [7]),
	.datac(\inst18|ARRAY_rtl_0_bypass [8]),
	.datad(\inst18|ARRAY_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\inst18|ARRAY~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~1 .lut_mask = 16'h8241;
defparam \inst18|ARRAY~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[0] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegWrite~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[9] (
	.clk(!\clock~input_o ),
	.d(\inst41|WB_RegRd [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[10] (
	.clk(!\clock~input_o ),
	.d(\inst36|IDinstr [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~2 (
// Equation(s):
// \inst18|ARRAY~2_combout  = (\inst18|ARRAY_rtl_0_bypass [0] & (\inst18|ARRAY_rtl_0_bypass [9] $ (!\inst18|ARRAY_rtl_0_bypass [10])))

	.dataa(\inst18|ARRAY_rtl_0_bypass [0]),
	.datab(\inst18|ARRAY_rtl_0_bypass [9]),
	.datac(\inst18|ARRAY_rtl_0_bypass [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|ARRAY~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~2 .lut_mask = 16'h8282;
defparam \inst18|ARRAY~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~3 (
// Equation(s):
// \inst18|ARRAY~3_combout  = (\inst18|ARRAY~0_combout  & (\inst18|ARRAY~1_combout  & \inst18|ARRAY~2_combout ))

	.dataa(\inst18|ARRAY~0_combout ),
	.datab(\inst18|ARRAY~1_combout ),
	.datac(\inst18|ARRAY~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst18|ARRAY~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~3 .lut_mask = 16'h8080;
defparam \inst18|ARRAY~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~59 (
// Equation(s):
// \inst18|ARRAY~59_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [21])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a8~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [21]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~59 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[8] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[8] .is_wysiwyg = "true";
defparam \inst|EXRD1[8] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXRN1[0] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRN1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRN1[0] .is_wysiwyg = "true";
defparam \inst|EXRN1[0] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXRN1[1] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRN1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRN1[1] .is_wysiwyg = "true";
defparam \inst|EXRN1[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst32|always0~1 (
// Equation(s):
// \inst32|always0~1_combout  = (\inst|EXRN1 [0] & (\inst41|WB_RegRd [0] & (\inst|EXRN1 [1] $ (!\inst41|WB_RegRd [1])))) # (!\inst|EXRN1 [0] & (!\inst41|WB_RegRd [0] & (\inst|EXRN1 [1] $ (!\inst41|WB_RegRd [1]))))

	.dataa(\inst|EXRN1 [0]),
	.datab(\inst|EXRN1 [1]),
	.datac(\inst41|WB_RegRd [1]),
	.datad(\inst41|WB_RegRd [0]),
	.cin(gnd),
	.combout(\inst32|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|always0~1 .lut_mask = 16'h8241;
defparam \inst32|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|always0~3 (
// Equation(s):
// \inst32|always0~3_combout  = (\inst41|WB_RegWrite~q  & (\inst32|always0~1_combout  & ((\inst41|WB_RegRd [4]) # (\inst32|always0~2_combout ))))

	.dataa(\inst41|WB_RegWrite~q ),
	.datab(\inst32|always0~1_combout ),
	.datac(\inst41|WB_RegRd [4]),
	.datad(\inst32|always0~2_combout ),
	.cin(gnd),
	.combout(\inst32|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|always0~3 .lut_mask = 16'h8880;
defparam \inst32|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRN1[2] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRN1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRN1[2] .is_wysiwyg = "true";
defparam \inst|EXRN1[2] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXRN1[3] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRN1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRN1[3] .is_wysiwyg = "true";
defparam \inst|EXRN1[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst32|always0~4 (
// Equation(s):
// \inst32|always0~4_combout  = (\inst|EXRN1 [2] & (\inst41|WB_RegRd [2] & (\inst|EXRN1 [3] $ (!\inst41|WB_RegRd [3])))) # (!\inst|EXRN1 [2] & (!\inst41|WB_RegRd [2] & (\inst|EXRN1 [3] $ (!\inst41|WB_RegRd [3]))))

	.dataa(\inst|EXRN1 [2]),
	.datab(\inst|EXRN1 [3]),
	.datac(\inst41|WB_RegRd [3]),
	.datad(\inst41|WB_RegRd [2]),
	.cin(gnd),
	.combout(\inst32|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|always0~4 .lut_mask = 16'h8241;
defparam \inst32|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRN1[4] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRN1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRN1[4] .is_wysiwyg = "true";
defparam \inst|EXRN1[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst32|always0~5 (
// Equation(s):
// \inst32|always0~5_combout  = (\inst32|always0~3_combout  & (\inst32|always0~4_combout  & (\inst|EXRN1 [4] $ (!\inst41|WB_RegRd [4]))))

	.dataa(\inst32|always0~3_combout ),
	.datab(\inst32|always0~4_combout ),
	.datac(\inst|EXRN1 [4]),
	.datad(\inst41|WB_RegRd [4]),
	.cin(gnd),
	.combout(\inst32|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|always0~5 .lut_mask = 16'h8008;
defparam \inst32|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|ForwardA[1]~0 (
// Equation(s):
// \inst32|ForwardA[1]~0_combout  = (\inst8|MEMWN [2] & (\inst|EXRN1 [2] & (\inst8|MEMWN [3] $ (!\inst|EXRN1 [3])))) # (!\inst8|MEMWN [2] & (!\inst|EXRN1 [2] & (\inst8|MEMWN [3] $ (!\inst|EXRN1 [3]))))

	.dataa(\inst8|MEMWN [2]),
	.datab(\inst8|MEMWN [3]),
	.datac(\inst|EXRN1 [3]),
	.datad(\inst|EXRN1 [2]),
	.cin(gnd),
	.combout(\inst32|ForwardA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|ForwardA[1]~0 .lut_mask = 16'h8241;
defparam \inst32|ForwardA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|ForwardA[1]~1 (
// Equation(s):
// \inst32|ForwardA[1]~1_combout  = (\inst8|MEMWN [0] & (\inst|EXRN1 [0] & (\inst8|MEMWN [1] $ (!\inst|EXRN1 [1])))) # (!\inst8|MEMWN [0] & (!\inst|EXRN1 [0] & (\inst8|MEMWN [1] $ (!\inst|EXRN1 [1]))))

	.dataa(\inst8|MEMWN [0]),
	.datab(\inst8|MEMWN [1]),
	.datac(\inst|EXRN1 [1]),
	.datad(\inst|EXRN1 [0]),
	.cin(gnd),
	.combout(\inst32|ForwardA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|ForwardA[1]~1 .lut_mask = 16'h8241;
defparam \inst32|ForwardA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|ForwardA[1]~2 (
// Equation(s):
// \inst32|ForwardA[1]~2_combout  = (\inst8|MEMWN [4] & (\inst|EXRN1 [4])) # (!\inst8|MEMWN [4] & (!\inst|EXRN1 [4] & \inst32|always0~0_combout ))

	.dataa(\inst8|MEMWN [4]),
	.datab(\inst|EXRN1 [4]),
	.datac(\inst32|always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst32|ForwardA[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|ForwardA[1]~2 .lut_mask = 16'h9898;
defparam \inst32|ForwardA[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|ForwardA[1] (
// Equation(s):
// \inst32|ForwardA [1] = (\inst8|MEMRW~q  & (\inst32|ForwardA[1]~0_combout  & (\inst32|ForwardA[1]~1_combout  & \inst32|ForwardA[1]~2_combout )))

	.dataa(\inst8|MEMRW~q ),
	.datab(\inst32|ForwardA[1]~0_combout ),
	.datac(\inst32|ForwardA[1]~1_combout ),
	.datad(\inst32|ForwardA[1]~2_combout ),
	.cin(gnd),
	.combout(\inst32|ForwardA [1]),
	.cout());
// synopsys translate_off
defparam \inst32|ForwardA[1] .lut_mask = 16'h8000;
defparam \inst32|ForwardA[1] .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[8]~110 (
// Equation(s):
// \inst33|out[8]~110_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[8]~55_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [8])))))

	.dataa(\inst10|$00000|auto_generated|result_node[8]~55_combout ),
	.datab(\inst|EXRD1 [8]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[8]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[8]~110 .lut_mask = 16'h00AC;
defparam \inst33|out[8]~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[8]~111 (
// Equation(s):
// \inst33|out[8]~111_combout  = (\inst33|out[8]~110_combout ) # ((\inst8|MEMresult [8] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[8]~110_combout ),
	.datab(\inst8|MEMresult [8]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[8]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[8]~111 .lut_mask = 16'hEAEA;
defparam \inst33|out[8]~111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[20] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[7]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[7]~56_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~60 (
// Equation(s):
// \inst18|ARRAY~60_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [20])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [20]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~60 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[7] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[7] .is_wysiwyg = "true";
defparam \inst|EXRD1[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[7]~112 (
// Equation(s):
// \inst33|out[7]~112_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[7]~56_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [7])))))

	.dataa(\inst10|$00000|auto_generated|result_node[7]~56_combout ),
	.datab(\inst|EXRD1 [7]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[7]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[7]~112 .lut_mask = 16'h00AC;
defparam \inst33|out[7]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[7]~113 (
// Equation(s):
// \inst33|out[7]~113_combout  = (\inst33|out[7]~112_combout ) # ((\inst8|MEMresult [7] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[7]~112_combout ),
	.datab(\inst8|MEMresult [7]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[7]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[7]~113 .lut_mask = 16'hEAEA;
defparam \inst33|out[7]~113 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[19] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[6]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[6]~57_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~61 (
// Equation(s):
// \inst18|ARRAY~61_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [19])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a6~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [19]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~61 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[6] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[6] .is_wysiwyg = "true";
defparam \inst|EXRD1[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[6]~114 (
// Equation(s):
// \inst33|out[6]~114_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[6]~57_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [6])))))

	.dataa(\inst10|$00000|auto_generated|result_node[6]~57_combout ),
	.datab(\inst|EXRD1 [6]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[6]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[6]~114 .lut_mask = 16'h00AC;
defparam \inst33|out[6]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[6]~115 (
// Equation(s):
// \inst33|out[6]~115_combout  = (\inst33|out[6]~114_combout ) # ((\inst8|MEMresult [6] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[6]~114_combout ),
	.datab(\inst8|MEMresult [6]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[6]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[6]~115 .lut_mask = 16'hEAEA;
defparam \inst33|out[6]~115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[18] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[5]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[5]~58_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~62 (
// Equation(s):
// \inst18|ARRAY~62_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [18])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a5~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [18]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~62 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[5] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[5] .is_wysiwyg = "true";
defparam \inst|EXRD1[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[5]~116 (
// Equation(s):
// \inst33|out[5]~116_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[5]~58_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [5])))))

	.dataa(\inst10|$00000|auto_generated|result_node[5]~58_combout ),
	.datab(\inst|EXRD1 [5]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[5]~116 .lut_mask = 16'h00AC;
defparam \inst33|out[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[5]~117 (
// Equation(s):
// \inst33|out[5]~117_combout  = (\inst33|out[5]~116_combout ) # ((\inst8|MEMresult [5] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[5]~116_combout ),
	.datab(\inst8|MEMresult [5]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[5]~117 .lut_mask = 16'hEAEA;
defparam \inst33|out[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[17] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[4]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[4]~59_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 32'h00000026;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~63 (
// Equation(s):
// \inst18|ARRAY~63_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [17])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [17]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~63 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[4] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[4] .is_wysiwyg = "true";
defparam \inst|EXRD1[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[4]~118 (
// Equation(s):
// \inst33|out[4]~118_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[4]~59_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [4])))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~59_combout ),
	.datab(\inst|EXRD1 [4]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[4]~118 .lut_mask = 16'h00AC;
defparam \inst33|out[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[4]~119 (
// Equation(s):
// \inst33|out[4]~119_combout  = (\inst33|out[4]~118_combout ) # ((\inst8|MEMresult [4] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[4]~118_combout ),
	.datab(\inst8|MEMresult [4]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[4]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[4]~119 .lut_mask = 16'hEAEA;
defparam \inst33|out[4]~119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[16] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[3]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[3]~60_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 32'h00000038;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~64 (
// Equation(s):
// \inst18|ARRAY~64_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [16])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a3~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [16]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~64 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~64 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[3] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[3] .is_wysiwyg = "true";
defparam \inst|EXRD1[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[3]~120 (
// Equation(s):
// \inst33|out[3]~120_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[3]~60_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [3])))))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~60_combout ),
	.datab(\inst|EXRD1 [3]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[3]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[3]~120 .lut_mask = 16'h00AC;
defparam \inst33|out[3]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[3]~121 (
// Equation(s):
// \inst33|out[3]~121_combout  = (\inst33|out[3]~120_combout ) # ((\inst8|MEMresult [3] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[3]~120_combout ),
	.datab(\inst8|MEMresult [3]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[3]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[3]~121 .lut_mask = 16'hEAEA;
defparam \inst33|out[3]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[2]~5 (
// Equation(s):
// \inst15|output_64[2]~5_combout  = (\inst|EXIMM[5]~8_combout  & ((\inst|EXIMM[3]~10_combout  & (\inst36|IDinstr [10])) # (!\inst|EXIMM[3]~10_combout  & ((\inst36|IDinstr [31]))))) # (!\inst|EXIMM[5]~8_combout  & (((\inst|EXIMM[3]~10_combout ))))

	.dataa(\inst36|IDinstr [10]),
	.datab(\inst|EXIMM[5]~8_combout ),
	.datac(\inst36|IDinstr [31]),
	.datad(\inst|EXIMM[3]~10_combout ),
	.cin(gnd),
	.combout(\inst15|output_64[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[2]~5 .lut_mask = 16'hBBC0;
defparam \inst15|output_64[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[2]~6 (
// Equation(s):
// \inst15|output_64[2]~6_combout  = (\inst|EXIMM[5]~8_combout  & (((\inst15|output_64[2]~5_combout )))) # (!\inst|EXIMM[5]~8_combout  & ((\inst15|output_64[2]~5_combout  & (\inst36|IDinstr [22])) # (!\inst15|output_64[2]~5_combout  & ((\inst36|IDinstr 
// [9])))))

	.dataa(\inst36|IDinstr [22]),
	.datab(\inst36|IDinstr [9]),
	.datac(\inst|EXIMM[5]~8_combout ),
	.datad(\inst15|output_64[2]~5_combout ),
	.cin(gnd),
	.combout(\inst15|output_64[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[2]~6 .lut_mask = 16'hFA0C;
defparam \inst15|output_64[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[2] (
	.clk(\clock~input_o ),
	.d(\inst15|output_64[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[2] .is_wysiwyg = "true";
defparam \inst|EXIMM[2] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRD2[2] (
	.clk(\clock~input_o ),
	.d(\inst34|out[2]~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[2] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [2]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 64'h0000000000000070;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[15] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[2]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[2]~61_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 32'h00000022;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~65 (
// Equation(s):
// \inst18|ARRAY~65_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [15])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a2~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [15]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~65 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[2] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[2] .is_wysiwyg = "true";
defparam \inst|EXRD1[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[2]~122 (
// Equation(s):
// \inst33|out[2]~122_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[2]~61_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [2])))))

	.dataa(\inst10|$00000|auto_generated|result_node[2]~61_combout ),
	.datab(\inst|EXRD1 [2]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[2]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[2]~122 .lut_mask = 16'h00AC;
defparam \inst33|out[2]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[2]~123 (
// Equation(s):
// \inst33|out[2]~123_combout  = (\inst33|out[2]~122_combout ) # ((\inst8|MEMresult [2] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[2]~122_combout ),
	.datab(\inst8|MEMresult [2]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[2]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[2]~123 .lut_mask = 16'hEAEA;
defparam \inst33|out[2]~123 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[14] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[1]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[1]~62_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 32'h00000068;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~66 (
// Equation(s):
// \inst18|ARRAY~66_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [14])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a1~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [14]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~66 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~66 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[1] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[1] .is_wysiwyg = "true";
defparam \inst|EXRD1[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[1]~124 (
// Equation(s):
// \inst33|out[1]~124_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[1]~62_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [1])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~62_combout ),
	.datab(\inst|EXRD1 [1]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[1]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[1]~124 .lut_mask = 16'h00AC;
defparam \inst33|out[1]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[1]~125 (
// Equation(s):
// \inst33|out[1]~125_combout  = (\inst33|out[1]~124_combout ) # ((\inst8|MEMresult [1] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[1]~124_combout ),
	.datab(\inst8|MEMresult [1]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[1]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[1]~125 .lut_mask = 16'hEAEA;
defparam \inst33|out[1]~125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[13] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[0]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[0]~63_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~67 (
// Equation(s):
// \inst18|ARRAY~67_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [13])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [13]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~67 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[0] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[0] .is_wysiwyg = "true";
defparam \inst|EXRD1[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[0]~126 (
// Equation(s):
// \inst33|out[0]~126_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[0]~63_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [0])))))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~63_combout ),
	.datab(\inst|EXRD1 [0]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[0]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[0]~126 .lut_mask = 16'h00AC;
defparam \inst33|out[0]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[0]~127 (
// Equation(s):
// \inst33|out[0]~127_combout  = (\inst33|out[0]~126_combout ) # ((\inst8|MEMresult [0] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[0]~126_combout ),
	.datab(\inst8|MEMresult [0]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[0]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[0]~127 .lut_mask = 16'hEAEA;
defparam \inst33|out[0]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~0 (
// Equation(s):
// \inst25|Add1~0_combout  = (\inst11|$00000|auto_generated|result_node[0]~65_combout  & (\inst33|out[0]~127_combout  $ (VCC))) # (!\inst11|$00000|auto_generated|result_node[0]~65_combout  & ((\inst33|out[0]~127_combout ) # (GND)))
// \inst25|Add1~1  = CARRY((\inst33|out[0]~127_combout ) # (!\inst11|$00000|auto_generated|result_node[0]~65_combout ))

	.dataa(\inst11|$00000|auto_generated|result_node[0]~65_combout ),
	.datab(\inst33|out[0]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst25|Add1~0_combout ),
	.cout(\inst25|Add1~1 ));
// synopsys translate_off
defparam \inst25|Add1~0 .lut_mask = 16'h66DD;
defparam \inst25|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~0 (
// Equation(s):
// \inst25|Add0~0_combout  = (\inst11|$00000|auto_generated|result_node[0]~65_combout  & (\inst33|out[0]~127_combout  $ (VCC))) # (!\inst11|$00000|auto_generated|result_node[0]~65_combout  & (\inst33|out[0]~127_combout  & VCC))
// \inst25|Add0~1  = CARRY((\inst11|$00000|auto_generated|result_node[0]~65_combout  & \inst33|out[0]~127_combout ))

	.dataa(\inst11|$00000|auto_generated|result_node[0]~65_combout ),
	.datab(\inst33|out[0]~127_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst25|Add0~0_combout ),
	.cout(\inst25|Add0~1 ));
// synopsys translate_off
defparam \inst25|Add0~0 .lut_mask = 16'h6688;
defparam \inst25|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|Decoder0~0 (
// Equation(s):
// \inst6|Decoder0~0_combout  = (\inst36|IDinstr [5] & (\inst36|IDinstr [4] & (\inst15|Equal0~2_combout  & \inst6|WideOr0~2_combout )))

	.dataa(\inst36|IDinstr [5]),
	.datab(\inst36|IDinstr [4]),
	.datac(\inst15|Equal0~2_combout ),
	.datad(\inst6|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\inst6|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Decoder0~0 .lut_mask = 16'h8000;
defparam \inst6|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|ALUOp[1] (
// Equation(s):
// \inst6|ALUOp [1] = (\inst6|WideOr0~4_combout  & (\inst6|Decoder0~0_combout )) # (!\inst6|WideOr0~4_combout  & ((\inst6|ALUOp [1])))

	.dataa(gnd),
	.datab(\inst6|Decoder0~0_combout ),
	.datac(\inst6|ALUOp [1]),
	.datad(\inst6|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\inst6|ALUOp [1]),
	.cout());
// synopsys translate_off
defparam \inst6|ALUOp[1] .lut_mask = 16'hCCF0;
defparam \inst6|ALUOp[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXALUop[1] (
	.clk(\clock~input_o ),
	.d(\inst6|ALUOp [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXALUop [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXALUop[1] .is_wysiwyg = "true";
defparam \inst|EXALUop[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst6|WideOr2~0 (
// Equation(s):
// \inst6|WideOr2~0_combout  = (!\inst36|IDinstr [2] & (!\inst36|IDinstr [6] & ((\inst36|IDinstr [5]) # (!\inst36|IDinstr [4]))))

	.dataa(\inst36|IDinstr [4]),
	.datab(\inst36|IDinstr [5]),
	.datac(\inst36|IDinstr [2]),
	.datad(\inst36|IDinstr [6]),
	.cin(gnd),
	.combout(\inst6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|WideOr2~0 .lut_mask = 16'h000D;
defparam \inst6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|WideOr2~1 (
// Equation(s):
// \inst6|WideOr2~1_combout  = (!\inst36|IDinstr [3] & (\inst36|IDinstr [0] & (\inst36|IDinstr [1] & \inst6|WideOr2~0_combout )))

	.dataa(\inst36|IDinstr [3]),
	.datab(\inst36|IDinstr [0]),
	.datac(\inst36|IDinstr [1]),
	.datad(\inst6|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst6|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|WideOr2~1 .lut_mask = 16'h4000;
defparam \inst6|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|ALUOp[0] (
// Equation(s):
// \inst6|ALUOp [0] = (\inst6|WideOr0~4_combout  & (!\inst6|WideOr2~1_combout )) # (!\inst6|WideOr0~4_combout  & ((\inst6|ALUOp [0])))

	.dataa(gnd),
	.datab(\inst6|WideOr2~1_combout ),
	.datac(\inst6|ALUOp [0]),
	.datad(\inst6|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\inst6|ALUOp [0]),
	.cout());
// synopsys translate_off
defparam \inst6|ALUOp[0] .lut_mask = 16'h33F0;
defparam \inst6|ALUOp[0] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXALUop[0] (
	.clk(\clock~input_o ),
	.d(\inst6|ALUOp [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXALUop [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXALUop[0] .is_wysiwyg = "true";
defparam \inst|EXALUop[0] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[12]~input (
	.i(INSTRUCTION[12]),
	.ibar(gnd),
	.o(\INSTRUCTION[12]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[12]~input .bus_hold = "false";
defparam \INSTRUCTION[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[12] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[12] .is_wysiwyg = "true";
defparam \inst36|IDinstr[12] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXFunct3[0] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXFunct3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXFunct3[0] .is_wysiwyg = "true";
defparam \inst|EXFunct3[0] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[13]~input (
	.i(INSTRUCTION[13]),
	.ibar(gnd),
	.o(\INSTRUCTION[13]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[13]~input .bus_hold = "false";
defparam \INSTRUCTION[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[13] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[13] .is_wysiwyg = "true";
defparam \inst36|IDinstr[13] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXFunct3[1] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXFunct3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXFunct3[1] .is_wysiwyg = "true";
defparam \inst|EXFunct3[1] .power_up = "low";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[14]~input (
	.i(INSTRUCTION[14]),
	.ibar(gnd),
	.o(\INSTRUCTION[14]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[14]~input .bus_hold = "false";
defparam \INSTRUCTION[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[14] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[14] .is_wysiwyg = "true";
defparam \inst36|IDinstr[14] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXFunct3[2] (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXFunct3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXFunct3[2] .is_wysiwyg = "true";
defparam \inst|EXFunct3[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst26|ALUOperation[2]~0 (
// Equation(s):
// \inst26|ALUOperation[2]~0_combout  = (!\inst|EXALUop [0] & (!\inst|EXFunct3 [0] & (!\inst|EXFunct3 [1] & !\inst|EXFunct3 [2])))

	.dataa(\inst|EXALUop [0]),
	.datab(\inst|EXFunct3 [0]),
	.datac(\inst|EXFunct3 [1]),
	.datad(\inst|EXFunct3 [2]),
	.cin(gnd),
	.combout(\inst26|ALUOperation[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|ALUOperation[2]~0 .lut_mask = 16'h0001;
defparam \inst26|ALUOperation[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[36]~0 (
// Equation(s):
// \inst25|result[36]~0_combout  = (\inst|EXALUop [1] & !\inst26|ALUOperation[2]~0_combout )

	.dataa(\inst|EXALUop [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~0_combout ),
	.cin(gnd),
	.combout(\inst25|result[36]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[36]~0 .lut_mask = 16'h00AA;
defparam \inst25|result[36]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[0]~9 (
// Equation(s):
// \inst15|output_64[0]~9_combout  = (\inst|EXIMM[5]~8_combout  & ((\inst|EXIMM[3]~10_combout  & (\inst36|IDinstr [8])) # (!\inst|EXIMM[3]~10_combout  & ((\inst36|IDinstr [31]))))) # (!\inst|EXIMM[5]~8_combout  & (((\inst|EXIMM[3]~10_combout ))))

	.dataa(\inst36|IDinstr [8]),
	.datab(\inst|EXIMM[5]~8_combout ),
	.datac(\inst36|IDinstr [31]),
	.datad(\inst|EXIMM[3]~10_combout ),
	.cin(gnd),
	.combout(\inst15|output_64[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[0]~9 .lut_mask = 16'hBBC0;
defparam \inst15|output_64[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[0]~10 (
// Equation(s):
// \inst15|output_64[0]~10_combout  = (\inst|EXIMM[5]~8_combout  & (((\inst15|output_64[0]~9_combout )))) # (!\inst|EXIMM[5]~8_combout  & ((\inst15|output_64[0]~9_combout  & (\inst36|IDinstr [20])) # (!\inst15|output_64[0]~9_combout  & ((\inst36|IDinstr 
// [7])))))

	.dataa(\inst36|IDinstr [20]),
	.datab(\inst36|IDinstr [7]),
	.datac(\inst|EXIMM[5]~8_combout ),
	.datad(\inst15|output_64[0]~9_combout ),
	.cin(gnd),
	.combout(\inst15|output_64[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[0]~10 .lut_mask = 16'hFA0C;
defparam \inst15|output_64[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[0] (
	.clk(\clock~input_o ),
	.d(\inst15|output_64[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[0] .is_wysiwyg = "true";
defparam \inst|EXIMM[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~191 (
// Equation(s):
// \inst25|result~191_combout  = (\inst33|out[0]~127_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [0])) # (!\inst|EXALUsrc~q  & ((\inst34|out[0]~127_combout ))))

	.dataa(\inst33|out[0]~127_combout ),
	.datab(\inst|EXIMM [0]),
	.datac(\inst34|out[0]~127_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~191 .lut_mask = 16'hEEFA;
defparam \inst25|result~191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \INSTRUCTION[30]~input (
	.i(INSTRUCTION[30]),
	.ibar(gnd),
	.o(\INSTRUCTION[30]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[30]~input .bus_hold = "false";
defparam \INSTRUCTION[30]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst36|IDinstr[30] (
	.clk(\clock~input_o ),
	.d(\INSTRUCTION[30]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst36|IDinstr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst36|IDinstr[30] .is_wysiwyg = "true";
defparam \inst36|IDinstr[30] .power_up = "low";
// synopsys translate_on

dffeas \inst|EXFunct7 (
	.clk(\clock~input_o ),
	.d(\inst36|IDinstr [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXFunct7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXFunct7 .is_wysiwyg = "true";
defparam \inst|EXFunct7 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst26|ALUOperation[2]~1 (
// Equation(s):
// \inst26|ALUOperation[2]~1_combout  = (\inst|EXALUop [1] & (\inst26|ALUOperation[2]~0_combout  & (\inst|EXFunct7~q ))) # (!\inst|EXALUop [1] & (((\inst|EXALUop [0]))))

	.dataa(\inst26|ALUOperation[2]~0_combout ),
	.datab(\inst|EXFunct7~q ),
	.datac(\inst|EXALUop [0]),
	.datad(\inst|EXALUop [1]),
	.cin(gnd),
	.combout(\inst26|ALUOperation[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|ALUOperation[2]~1 .lut_mask = 16'h88F0;
defparam \inst26|ALUOperation[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[0]~192 (
// Equation(s):
// \inst25|result[0]~192_combout  = (\inst33|out[0]~127_combout  & (\inst11|$00000|auto_generated|result_node[0]~65_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[0]~127_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[0]~65_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[0]~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[0]~192 .lut_mask = 16'h0088;
defparam \inst25|result[0]~192 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst26|ALUOperation~2 (
// Equation(s):
// \inst26|ALUOperation~2_combout  = (\inst|EXALUop [1] & (\inst|EXFunct3 [1] & (!\inst|EXALUop [0] & !\inst|EXFunct3 [0])))

	.dataa(\inst|EXALUop [1]),
	.datab(\inst|EXFunct3 [1]),
	.datac(\inst|EXALUop [0]),
	.datad(\inst|EXFunct3 [0]),
	.cin(gnd),
	.combout(\inst26|ALUOperation~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst26|ALUOperation~2 .lut_mask = 16'h0008;
defparam \inst26|ALUOperation~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[36]~3 (
// Equation(s):
// \inst25|result[36]~3_combout  = (\inst26|ALUOperation[2]~1_combout ) # ((\inst|EXFunct3 [2] & (\inst26|ALUOperation~2_combout  & !\inst|EXFunct7~q )))

	.dataa(\inst26|ALUOperation[2]~1_combout ),
	.datab(\inst|EXFunct3 [2]),
	.datac(\inst26|ALUOperation~2_combout ),
	.datad(\inst|EXFunct7~q ),
	.cin(gnd),
	.combout(\inst25|result[36]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[36]~3 .lut_mask = 16'hAAEA;
defparam \inst25|result[36]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[0]~193 (
// Equation(s):
// \inst25|result[0]~193_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~191_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[0]~192_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~191_combout ),
	.datab(\inst25|result[0]~192_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[0]~193_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[0]~193 .lut_mask = 16'hA0CF;
defparam \inst25|result[0]~193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[0] (
// Equation(s):
// \inst25|result [0] = (\inst25|result[36]~0_combout  & (((\inst25|result[0]~193_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[0]~193_combout  & ((\inst25|Add0~0_combout ))) # (!\inst25|result[0]~193_combout  & (\inst25|Add1~0_combout 
// ))))

	.dataa(\inst25|Add1~0_combout ),
	.datab(\inst25|Add0~0_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[0]~193_combout ),
	.cin(gnd),
	.combout(\inst25|result [0]),
	.cout());
// synopsys translate_off
defparam \inst25|result[0] .lut_mask = 16'hFC0A;
defparam \inst25|result[0] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[0] (
	.clk(\clock~input_o ),
	.d(\inst25|result [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[0] .is_wysiwyg = "true";
defparam \inst8|MEMresult[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[0]~127 (
// Equation(s):
// \inst34|out[0]~127_combout  = (\inst32|ForwardB [1] & (\inst8|MEMresult [0])) # (!\inst32|ForwardB [1] & ((\inst34|out[0]~125_combout )))

	.dataa(\inst8|MEMresult [0]),
	.datab(\inst34|out[0]~125_combout ),
	.datac(gnd),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[0]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[0]~127 .lut_mask = 16'hAACC;
defparam \inst34|out[0]~127 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[0] (
	.clk(\clock~input_o ),
	.d(\inst34|out[0]~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[0] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[0] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [0]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 64'h000000000000002A;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[0] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[0] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[0]~63 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[0]~63_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [0])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(\inst41|WB_ALUOut [0]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[0]~63 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[13] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[0]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[0]~63_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~135 (
// Equation(s):
// \inst18|ARRAY~135_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [13])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [13]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~135 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~135 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[0] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[0] .is_wysiwyg = "true";
defparam \inst|EXRD2[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[0]~125 (
// Equation(s):
// \inst34|out[0]~125_combout  = (\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[0]~63_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [0])))

	.dataa(\inst10|$00000|auto_generated|result_node[0]~63_combout ),
	.datab(\inst|EXRD2 [0]),
	.datac(gnd),
	.datad(\inst32|always0~9_combout ),
	.cin(gnd),
	.combout(\inst34|out[0]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[0]~125 .lut_mask = 16'hAACC;
defparam \inst34|out[0]~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[0]~64 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[0]~64_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [0])) # (!\inst|EXALUsrc~q  & ((\inst8|MEMresult [0])))

	.dataa(\inst|EXIMM [0]),
	.datab(\inst|EXALUsrc~q ),
	.datac(\inst8|MEMresult [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[0]~64 .lut_mask = 16'hB8B8;
defparam \inst11|$00000|auto_generated|result_node[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[0]~65 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[0]~65_combout  = (\inst|EXALUsrc~q  & (((\inst11|$00000|auto_generated|result_node[0]~64_combout )))) # (!\inst|EXALUsrc~q  & ((\inst32|ForwardB [1] & ((\inst11|$00000|auto_generated|result_node[0]~64_combout ))) 
// # (!\inst32|ForwardB [1] & (\inst34|out[0]~125_combout ))))

	.dataa(\inst|EXALUsrc~q ),
	.datab(\inst34|out[0]~125_combout ),
	.datac(\inst32|ForwardB [1]),
	.datad(\inst11|$00000|auto_generated|result_node[0]~64_combout ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[0]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[0]~65 .lut_mask = 16'hFE04;
defparam \inst11|$00000|auto_generated|result_node[0]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~2 (
// Equation(s):
// \inst25|Add1~2_combout  = (\inst11|$00000|auto_generated|result_node[1]~63_combout  & ((\inst33|out[1]~125_combout  & (!\inst25|Add1~1 )) # (!\inst33|out[1]~125_combout  & ((\inst25|Add1~1 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[1]~63_combout  & ((\inst33|out[1]~125_combout  & (\inst25|Add1~1  & VCC)) # (!\inst33|out[1]~125_combout  & (!\inst25|Add1~1 ))))
// \inst25|Add1~3  = CARRY((\inst11|$00000|auto_generated|result_node[1]~63_combout  & ((!\inst25|Add1~1 ) # (!\inst33|out[1]~125_combout ))) # (!\inst11|$00000|auto_generated|result_node[1]~63_combout  & (!\inst33|out[1]~125_combout  & !\inst25|Add1~1 )))

	.dataa(\inst11|$00000|auto_generated|result_node[1]~63_combout ),
	.datab(\inst33|out[1]~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~1 ),
	.combout(\inst25|Add1~2_combout ),
	.cout(\inst25|Add1~3 ));
// synopsys translate_off
defparam \inst25|Add1~2 .lut_mask = 16'h692B;
defparam \inst25|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~2 (
// Equation(s):
// \inst25|Add0~2_combout  = (\inst11|$00000|auto_generated|result_node[1]~63_combout  & ((\inst33|out[1]~125_combout  & (\inst25|Add0~1  & VCC)) # (!\inst33|out[1]~125_combout  & (!\inst25|Add0~1 )))) # 
// (!\inst11|$00000|auto_generated|result_node[1]~63_combout  & ((\inst33|out[1]~125_combout  & (!\inst25|Add0~1 )) # (!\inst33|out[1]~125_combout  & ((\inst25|Add0~1 ) # (GND)))))
// \inst25|Add0~3  = CARRY((\inst11|$00000|auto_generated|result_node[1]~63_combout  & (!\inst33|out[1]~125_combout  & !\inst25|Add0~1 )) # (!\inst11|$00000|auto_generated|result_node[1]~63_combout  & ((!\inst25|Add0~1 ) # (!\inst33|out[1]~125_combout ))))

	.dataa(\inst11|$00000|auto_generated|result_node[1]~63_combout ),
	.datab(\inst33|out[1]~125_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~1 ),
	.combout(\inst25|Add0~2_combout ),
	.cout(\inst25|Add0~3 ));
// synopsys translate_off
defparam \inst25|Add0~2 .lut_mask = 16'h9617;
defparam \inst25|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[1]~7 (
// Equation(s):
// \inst15|output_64[1]~7_combout  = (\inst|EXIMM[5]~8_combout  & (((\inst|EXIMM[3]~10_combout )))) # (!\inst|EXIMM[5]~8_combout  & ((\inst|EXIMM[3]~10_combout  & (\inst36|IDinstr [21])) # (!\inst|EXIMM[3]~10_combout  & ((\inst36|IDinstr [8])))))

	.dataa(\inst|EXIMM[5]~8_combout ),
	.datab(\inst36|IDinstr [21]),
	.datac(\inst|EXIMM[3]~10_combout ),
	.datad(\inst36|IDinstr [8]),
	.cin(gnd),
	.combout(\inst15|output_64[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[1]~7 .lut_mask = 16'hE5E0;
defparam \inst15|output_64[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|output_64[1]~8 (
// Equation(s):
// \inst15|output_64[1]~8_combout  = (\inst|EXIMM[5]~8_combout  & ((\inst15|output_64[1]~7_combout  & ((\inst36|IDinstr [9]))) # (!\inst15|output_64[1]~7_combout  & (\inst36|IDinstr [31])))) # (!\inst|EXIMM[5]~8_combout  & (((\inst15|output_64[1]~7_combout 
// ))))

	.dataa(\inst36|IDinstr [31]),
	.datab(\inst|EXIMM[5]~8_combout ),
	.datac(\inst15|output_64[1]~7_combout ),
	.datad(\inst36|IDinstr [9]),
	.cin(gnd),
	.combout(\inst15|output_64[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|output_64[1]~8 .lut_mask = 16'hF838;
defparam \inst15|output_64[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[1] (
	.clk(\clock~input_o ),
	.d(\inst15|output_64[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[1] .is_wysiwyg = "true";
defparam \inst|EXIMM[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~188 (
// Equation(s):
// \inst25|result~188_combout  = (\inst33|out[1]~125_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [1])) # (!\inst|EXALUsrc~q  & ((\inst34|out[1]~126_combout ))))

	.dataa(\inst33|out[1]~125_combout ),
	.datab(\inst|EXIMM [1]),
	.datac(\inst34|out[1]~126_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~188 .lut_mask = 16'hEEFA;
defparam \inst25|result~188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[1]~189 (
// Equation(s):
// \inst25|result[1]~189_combout  = (\inst33|out[1]~125_combout  & (\inst11|$00000|auto_generated|result_node[1]~63_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[1]~125_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[1]~63_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[1]~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[1]~189 .lut_mask = 16'h0088;
defparam \inst25|result[1]~189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[1]~190 (
// Equation(s):
// \inst25|result[1]~190_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~188_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[1]~189_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~188_combout ),
	.datab(\inst25|result[1]~189_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[1]~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[1]~190 .lut_mask = 16'hA0CF;
defparam \inst25|result[1]~190 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[1] (
// Equation(s):
// \inst25|result [1] = (\inst25|result[36]~0_combout  & (((\inst25|result[1]~190_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[1]~190_combout  & ((\inst25|Add0~2_combout ))) # (!\inst25|result[1]~190_combout  & (\inst25|Add1~2_combout 
// ))))

	.dataa(\inst25|Add1~2_combout ),
	.datab(\inst25|Add0~2_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[1]~190_combout ),
	.cin(gnd),
	.combout(\inst25|result [1]),
	.cout());
// synopsys translate_off
defparam \inst25|result[1] .lut_mask = 16'hFC0A;
defparam \inst25|result[1] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[1] (
	.clk(\clock~input_o ),
	.d(\inst25|result [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[1] .is_wysiwyg = "true";
defparam \inst8|MEMresult[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[1]~126 (
// Equation(s):
// \inst34|out[1]~126_combout  = (\inst34|out[1]~124_combout ) # ((\inst8|MEMresult [1] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[1]~124_combout ),
	.datab(\inst8|MEMresult [1]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[1]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[1]~126 .lut_mask = 16'hEAEA;
defparam \inst34|out[1]~126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[1] (
	.clk(\clock~input_o ),
	.d(\inst34|out[1]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[1] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [1]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 64'h000000000000004C;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[1] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[1] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[1]~62 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[1]~62_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a1~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [1])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\inst41|WB_ALUOut [1]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[1]~62 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[14] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[1]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[1]~62_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a1 .mem_init0 = 32'h00000068;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~134 (
// Equation(s):
// \inst18|ARRAY~134_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [14])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a1~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [14]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~134 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~134 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[1] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[1] .is_wysiwyg = "true";
defparam \inst|EXRD2[1] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[1]~124 (
// Equation(s):
// \inst34|out[1]~124_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[1]~62_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [1])))))

	.dataa(\inst10|$00000|auto_generated|result_node[1]~62_combout ),
	.datab(\inst|EXRD2 [1]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[1]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[1]~124 .lut_mask = 16'h00AC;
defparam \inst34|out[1]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[1]~62 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[1]~62_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [1])) # (!\inst|EXALUsrc~q  & ((\inst8|MEMresult [1])))

	.dataa(\inst|EXIMM [1]),
	.datab(\inst|EXALUsrc~q ),
	.datac(\inst8|MEMresult [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[1]~62 .lut_mask = 16'hB8B8;
defparam \inst11|$00000|auto_generated|result_node[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[1]~63 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[1]~63_combout  = (\inst|EXALUsrc~q  & (((\inst11|$00000|auto_generated|result_node[1]~62_combout )))) # (!\inst|EXALUsrc~q  & ((\inst34|out[1]~124_combout ) # ((\inst32|ForwardB [1] & 
// \inst11|$00000|auto_generated|result_node[1]~62_combout ))))

	.dataa(\inst|EXALUsrc~q ),
	.datab(\inst34|out[1]~124_combout ),
	.datac(\inst32|ForwardB [1]),
	.datad(\inst11|$00000|auto_generated|result_node[1]~62_combout ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[1]~63 .lut_mask = 16'hFE44;
defparam \inst11|$00000|auto_generated|result_node[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~4 (
// Equation(s):
// \inst25|Add1~4_combout  = ((\inst11|$00000|auto_generated|result_node[2]~61_combout  $ (\inst33|out[2]~123_combout  $ (\inst25|Add1~3 )))) # (GND)
// \inst25|Add1~5  = CARRY((\inst11|$00000|auto_generated|result_node[2]~61_combout  & (\inst33|out[2]~123_combout  & !\inst25|Add1~3 )) # (!\inst11|$00000|auto_generated|result_node[2]~61_combout  & ((\inst33|out[2]~123_combout ) # (!\inst25|Add1~3 ))))

	.dataa(\inst11|$00000|auto_generated|result_node[2]~61_combout ),
	.datab(\inst33|out[2]~123_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~3 ),
	.combout(\inst25|Add1~4_combout ),
	.cout(\inst25|Add1~5 ));
// synopsys translate_off
defparam \inst25|Add1~4 .lut_mask = 16'h964D;
defparam \inst25|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~4 (
// Equation(s):
// \inst25|Add0~4_combout  = ((\inst11|$00000|auto_generated|result_node[2]~61_combout  $ (\inst33|out[2]~123_combout  $ (!\inst25|Add0~3 )))) # (GND)
// \inst25|Add0~5  = CARRY((\inst11|$00000|auto_generated|result_node[2]~61_combout  & ((\inst33|out[2]~123_combout ) # (!\inst25|Add0~3 ))) # (!\inst11|$00000|auto_generated|result_node[2]~61_combout  & (\inst33|out[2]~123_combout  & !\inst25|Add0~3 )))

	.dataa(\inst11|$00000|auto_generated|result_node[2]~61_combout ),
	.datab(\inst33|out[2]~123_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~3 ),
	.combout(\inst25|Add0~4_combout ),
	.cout(\inst25|Add0~5 ));
// synopsys translate_off
defparam \inst25|Add0~4 .lut_mask = 16'h698E;
defparam \inst25|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~185 (
// Equation(s):
// \inst25|result~185_combout  = (\inst33|out[2]~123_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [2])) # (!\inst|EXALUsrc~q  & ((\inst34|out[2]~123_combout ))))

	.dataa(\inst33|out[2]~123_combout ),
	.datab(\inst|EXIMM [2]),
	.datac(\inst34|out[2]~123_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~185 .lut_mask = 16'hEEFA;
defparam \inst25|result~185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[2]~186 (
// Equation(s):
// \inst25|result[2]~186_combout  = (\inst33|out[2]~123_combout  & (\inst11|$00000|auto_generated|result_node[2]~61_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[2]~123_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[2]~61_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[2]~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[2]~186 .lut_mask = 16'h0088;
defparam \inst25|result[2]~186 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[2]~187 (
// Equation(s):
// \inst25|result[2]~187_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~185_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[2]~186_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~185_combout ),
	.datab(\inst25|result[2]~186_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[2]~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[2]~187 .lut_mask = 16'hA0CF;
defparam \inst25|result[2]~187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[2] (
// Equation(s):
// \inst25|result [2] = (\inst25|result[36]~0_combout  & (((\inst25|result[2]~187_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[2]~187_combout  & ((\inst25|Add0~4_combout ))) # (!\inst25|result[2]~187_combout  & (\inst25|Add1~4_combout 
// ))))

	.dataa(\inst25|Add1~4_combout ),
	.datab(\inst25|Add0~4_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[2]~187_combout ),
	.cin(gnd),
	.combout(\inst25|result [2]),
	.cout());
// synopsys translate_off
defparam \inst25|result[2] .lut_mask = 16'hFC0A;
defparam \inst25|result[2] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[2] (
	.clk(\clock~input_o ),
	.d(\inst25|result [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[2] .is_wysiwyg = "true";
defparam \inst8|MEMresult[2] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[2] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[2] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[2]~61 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[2]~61_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a2~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [2])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(\inst41|WB_ALUOut [2]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[2]~61 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[15] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[2]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[2]~61_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a2 .mem_init0 = 32'h00000022;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~133 (
// Equation(s):
// \inst18|ARRAY~133_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [15])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a2~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [15]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~133 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~133 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[2] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[2] .is_wysiwyg = "true";
defparam \inst|EXRD2[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[2]~122 (
// Equation(s):
// \inst34|out[2]~122_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[2]~61_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [2])))))

	.dataa(\inst10|$00000|auto_generated|result_node[2]~61_combout ),
	.datab(\inst|EXRD2 [2]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[2]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[2]~122 .lut_mask = 16'h00AC;
defparam \inst34|out[2]~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[2]~123 (
// Equation(s):
// \inst34|out[2]~123_combout  = (\inst34|out[2]~122_combout ) # ((\inst8|MEMresult [2] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[2]~122_combout ),
	.datab(\inst8|MEMresult [2]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[2]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[2]~123 .lut_mask = 16'hEAEA;
defparam \inst34|out[2]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[2]~61 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[2]~61_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [2])) # (!\inst|EXALUsrc~q  & ((\inst34|out[2]~123_combout )))

	.dataa(\inst|EXIMM [2]),
	.datab(\inst34|out[2]~123_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[2]~61 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~6 (
// Equation(s):
// \inst25|Add1~6_combout  = (\inst11|$00000|auto_generated|result_node[3]~60_combout  & ((\inst33|out[3]~121_combout  & (!\inst25|Add1~5 )) # (!\inst33|out[3]~121_combout  & ((\inst25|Add1~5 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[3]~60_combout  & ((\inst33|out[3]~121_combout  & (\inst25|Add1~5  & VCC)) # (!\inst33|out[3]~121_combout  & (!\inst25|Add1~5 ))))
// \inst25|Add1~7  = CARRY((\inst11|$00000|auto_generated|result_node[3]~60_combout  & ((!\inst25|Add1~5 ) # (!\inst33|out[3]~121_combout ))) # (!\inst11|$00000|auto_generated|result_node[3]~60_combout  & (!\inst33|out[3]~121_combout  & !\inst25|Add1~5 )))

	.dataa(\inst11|$00000|auto_generated|result_node[3]~60_combout ),
	.datab(\inst33|out[3]~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~5 ),
	.combout(\inst25|Add1~6_combout ),
	.cout(\inst25|Add1~7 ));
// synopsys translate_off
defparam \inst25|Add1~6 .lut_mask = 16'h692B;
defparam \inst25|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~8 (
// Equation(s):
// \inst25|Add1~8_combout  = ((\inst11|$00000|auto_generated|result_node[4]~59_combout  $ (\inst33|out[4]~119_combout  $ (\inst25|Add1~7 )))) # (GND)
// \inst25|Add1~9  = CARRY((\inst11|$00000|auto_generated|result_node[4]~59_combout  & (\inst33|out[4]~119_combout  & !\inst25|Add1~7 )) # (!\inst11|$00000|auto_generated|result_node[4]~59_combout  & ((\inst33|out[4]~119_combout ) # (!\inst25|Add1~7 ))))

	.dataa(\inst11|$00000|auto_generated|result_node[4]~59_combout ),
	.datab(\inst33|out[4]~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~7 ),
	.combout(\inst25|Add1~8_combout ),
	.cout(\inst25|Add1~9 ));
// synopsys translate_off
defparam \inst25|Add1~8 .lut_mask = 16'h964D;
defparam \inst25|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~10 (
// Equation(s):
// \inst25|Add1~10_combout  = (\inst11|$00000|auto_generated|result_node[5]~58_combout  & ((\inst33|out[5]~117_combout  & (!\inst25|Add1~9 )) # (!\inst33|out[5]~117_combout  & ((\inst25|Add1~9 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[5]~58_combout  & ((\inst33|out[5]~117_combout  & (\inst25|Add1~9  & VCC)) # (!\inst33|out[5]~117_combout  & (!\inst25|Add1~9 ))))
// \inst25|Add1~11  = CARRY((\inst11|$00000|auto_generated|result_node[5]~58_combout  & ((!\inst25|Add1~9 ) # (!\inst33|out[5]~117_combout ))) # (!\inst11|$00000|auto_generated|result_node[5]~58_combout  & (!\inst33|out[5]~117_combout  & !\inst25|Add1~9 )))

	.dataa(\inst11|$00000|auto_generated|result_node[5]~58_combout ),
	.datab(\inst33|out[5]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~9 ),
	.combout(\inst25|Add1~10_combout ),
	.cout(\inst25|Add1~11 ));
// synopsys translate_off
defparam \inst25|Add1~10 .lut_mask = 16'h692B;
defparam \inst25|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~12 (
// Equation(s):
// \inst25|Add1~12_combout  = ((\inst11|$00000|auto_generated|result_node[6]~57_combout  $ (\inst33|out[6]~115_combout  $ (\inst25|Add1~11 )))) # (GND)
// \inst25|Add1~13  = CARRY((\inst11|$00000|auto_generated|result_node[6]~57_combout  & (\inst33|out[6]~115_combout  & !\inst25|Add1~11 )) # (!\inst11|$00000|auto_generated|result_node[6]~57_combout  & ((\inst33|out[6]~115_combout ) # (!\inst25|Add1~11 ))))

	.dataa(\inst11|$00000|auto_generated|result_node[6]~57_combout ),
	.datab(\inst33|out[6]~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~11 ),
	.combout(\inst25|Add1~12_combout ),
	.cout(\inst25|Add1~13 ));
// synopsys translate_off
defparam \inst25|Add1~12 .lut_mask = 16'h964D;
defparam \inst25|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~14 (
// Equation(s):
// \inst25|Add1~14_combout  = (\inst11|$00000|auto_generated|result_node[7]~56_combout  & ((\inst33|out[7]~113_combout  & (!\inst25|Add1~13 )) # (!\inst33|out[7]~113_combout  & ((\inst25|Add1~13 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[7]~56_combout  & ((\inst33|out[7]~113_combout  & (\inst25|Add1~13  & VCC)) # (!\inst33|out[7]~113_combout  & (!\inst25|Add1~13 ))))
// \inst25|Add1~15  = CARRY((\inst11|$00000|auto_generated|result_node[7]~56_combout  & ((!\inst25|Add1~13 ) # (!\inst33|out[7]~113_combout ))) # (!\inst11|$00000|auto_generated|result_node[7]~56_combout  & (!\inst33|out[7]~113_combout  & !\inst25|Add1~13 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[7]~56_combout ),
	.datab(\inst33|out[7]~113_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~13 ),
	.combout(\inst25|Add1~14_combout ),
	.cout(\inst25|Add1~15 ));
// synopsys translate_off
defparam \inst25|Add1~14 .lut_mask = 16'h692B;
defparam \inst25|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~16 (
// Equation(s):
// \inst25|Add1~16_combout  = ((\inst11|$00000|auto_generated|result_node[8]~55_combout  $ (\inst33|out[8]~111_combout  $ (\inst25|Add1~15 )))) # (GND)
// \inst25|Add1~17  = CARRY((\inst11|$00000|auto_generated|result_node[8]~55_combout  & (\inst33|out[8]~111_combout  & !\inst25|Add1~15 )) # (!\inst11|$00000|auto_generated|result_node[8]~55_combout  & ((\inst33|out[8]~111_combout ) # (!\inst25|Add1~15 ))))

	.dataa(\inst11|$00000|auto_generated|result_node[8]~55_combout ),
	.datab(\inst33|out[8]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~15 ),
	.combout(\inst25|Add1~16_combout ),
	.cout(\inst25|Add1~17 ));
// synopsys translate_off
defparam \inst25|Add1~16 .lut_mask = 16'h964D;
defparam \inst25|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~6 (
// Equation(s):
// \inst25|Add0~6_combout  = (\inst11|$00000|auto_generated|result_node[3]~60_combout  & ((\inst33|out[3]~121_combout  & (\inst25|Add0~5  & VCC)) # (!\inst33|out[3]~121_combout  & (!\inst25|Add0~5 )))) # 
// (!\inst11|$00000|auto_generated|result_node[3]~60_combout  & ((\inst33|out[3]~121_combout  & (!\inst25|Add0~5 )) # (!\inst33|out[3]~121_combout  & ((\inst25|Add0~5 ) # (GND)))))
// \inst25|Add0~7  = CARRY((\inst11|$00000|auto_generated|result_node[3]~60_combout  & (!\inst33|out[3]~121_combout  & !\inst25|Add0~5 )) # (!\inst11|$00000|auto_generated|result_node[3]~60_combout  & ((!\inst25|Add0~5 ) # (!\inst33|out[3]~121_combout ))))

	.dataa(\inst11|$00000|auto_generated|result_node[3]~60_combout ),
	.datab(\inst33|out[3]~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~5 ),
	.combout(\inst25|Add0~6_combout ),
	.cout(\inst25|Add0~7 ));
// synopsys translate_off
defparam \inst25|Add0~6 .lut_mask = 16'h9617;
defparam \inst25|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~8 (
// Equation(s):
// \inst25|Add0~8_combout  = ((\inst11|$00000|auto_generated|result_node[4]~59_combout  $ (\inst33|out[4]~119_combout  $ (!\inst25|Add0~7 )))) # (GND)
// \inst25|Add0~9  = CARRY((\inst11|$00000|auto_generated|result_node[4]~59_combout  & ((\inst33|out[4]~119_combout ) # (!\inst25|Add0~7 ))) # (!\inst11|$00000|auto_generated|result_node[4]~59_combout  & (\inst33|out[4]~119_combout  & !\inst25|Add0~7 )))

	.dataa(\inst11|$00000|auto_generated|result_node[4]~59_combout ),
	.datab(\inst33|out[4]~119_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~7 ),
	.combout(\inst25|Add0~8_combout ),
	.cout(\inst25|Add0~9 ));
// synopsys translate_off
defparam \inst25|Add0~8 .lut_mask = 16'h698E;
defparam \inst25|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~10 (
// Equation(s):
// \inst25|Add0~10_combout  = (\inst11|$00000|auto_generated|result_node[5]~58_combout  & ((\inst33|out[5]~117_combout  & (\inst25|Add0~9  & VCC)) # (!\inst33|out[5]~117_combout  & (!\inst25|Add0~9 )))) # 
// (!\inst11|$00000|auto_generated|result_node[5]~58_combout  & ((\inst33|out[5]~117_combout  & (!\inst25|Add0~9 )) # (!\inst33|out[5]~117_combout  & ((\inst25|Add0~9 ) # (GND)))))
// \inst25|Add0~11  = CARRY((\inst11|$00000|auto_generated|result_node[5]~58_combout  & (!\inst33|out[5]~117_combout  & !\inst25|Add0~9 )) # (!\inst11|$00000|auto_generated|result_node[5]~58_combout  & ((!\inst25|Add0~9 ) # (!\inst33|out[5]~117_combout ))))

	.dataa(\inst11|$00000|auto_generated|result_node[5]~58_combout ),
	.datab(\inst33|out[5]~117_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~9 ),
	.combout(\inst25|Add0~10_combout ),
	.cout(\inst25|Add0~11 ));
// synopsys translate_off
defparam \inst25|Add0~10 .lut_mask = 16'h9617;
defparam \inst25|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~12 (
// Equation(s):
// \inst25|Add0~12_combout  = ((\inst11|$00000|auto_generated|result_node[6]~57_combout  $ (\inst33|out[6]~115_combout  $ (!\inst25|Add0~11 )))) # (GND)
// \inst25|Add0~13  = CARRY((\inst11|$00000|auto_generated|result_node[6]~57_combout  & ((\inst33|out[6]~115_combout ) # (!\inst25|Add0~11 ))) # (!\inst11|$00000|auto_generated|result_node[6]~57_combout  & (\inst33|out[6]~115_combout  & !\inst25|Add0~11 )))

	.dataa(\inst11|$00000|auto_generated|result_node[6]~57_combout ),
	.datab(\inst33|out[6]~115_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~11 ),
	.combout(\inst25|Add0~12_combout ),
	.cout(\inst25|Add0~13 ));
// synopsys translate_off
defparam \inst25|Add0~12 .lut_mask = 16'h698E;
defparam \inst25|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~14 (
// Equation(s):
// \inst25|Add0~14_combout  = (\inst11|$00000|auto_generated|result_node[7]~56_combout  & ((\inst33|out[7]~113_combout  & (\inst25|Add0~13  & VCC)) # (!\inst33|out[7]~113_combout  & (!\inst25|Add0~13 )))) # 
// (!\inst11|$00000|auto_generated|result_node[7]~56_combout  & ((\inst33|out[7]~113_combout  & (!\inst25|Add0~13 )) # (!\inst33|out[7]~113_combout  & ((\inst25|Add0~13 ) # (GND)))))
// \inst25|Add0~15  = CARRY((\inst11|$00000|auto_generated|result_node[7]~56_combout  & (!\inst33|out[7]~113_combout  & !\inst25|Add0~13 )) # (!\inst11|$00000|auto_generated|result_node[7]~56_combout  & ((!\inst25|Add0~13 ) # (!\inst33|out[7]~113_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[7]~56_combout ),
	.datab(\inst33|out[7]~113_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~13 ),
	.combout(\inst25|Add0~14_combout ),
	.cout(\inst25|Add0~15 ));
// synopsys translate_off
defparam \inst25|Add0~14 .lut_mask = 16'h9617;
defparam \inst25|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~16 (
// Equation(s):
// \inst25|Add0~16_combout  = ((\inst11|$00000|auto_generated|result_node[8]~55_combout  $ (\inst33|out[8]~111_combout  $ (!\inst25|Add0~15 )))) # (GND)
// \inst25|Add0~17  = CARRY((\inst11|$00000|auto_generated|result_node[8]~55_combout  & ((\inst33|out[8]~111_combout ) # (!\inst25|Add0~15 ))) # (!\inst11|$00000|auto_generated|result_node[8]~55_combout  & (\inst33|out[8]~111_combout  & !\inst25|Add0~15 )))

	.dataa(\inst11|$00000|auto_generated|result_node[8]~55_combout ),
	.datab(\inst33|out[8]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~15 ),
	.combout(\inst25|Add0~16_combout ),
	.cout(\inst25|Add0~17 ));
// synopsys translate_off
defparam \inst25|Add0~16 .lut_mask = 16'h698E;
defparam \inst25|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~167 (
// Equation(s):
// \inst25|result~167_combout  = (\inst33|out[8]~111_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [8])) # (!\inst|EXALUsrc~q  & ((\inst34|out[8]~111_combout ))))

	.dataa(\inst33|out[8]~111_combout ),
	.datab(\inst|EXIMM [8]),
	.datac(\inst34|out[8]~111_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~167 .lut_mask = 16'hEEFA;
defparam \inst25|result~167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[8]~168 (
// Equation(s):
// \inst25|result[8]~168_combout  = (\inst33|out[8]~111_combout  & (\inst11|$00000|auto_generated|result_node[8]~55_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[8]~111_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[8]~55_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[8]~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[8]~168 .lut_mask = 16'h0088;
defparam \inst25|result[8]~168 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[8]~169 (
// Equation(s):
// \inst25|result[8]~169_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~167_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[8]~168_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~167_combout ),
	.datab(\inst25|result[8]~168_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[8]~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[8]~169 .lut_mask = 16'hA0CF;
defparam \inst25|result[8]~169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[8] (
// Equation(s):
// \inst25|result [8] = (\inst25|result[36]~0_combout  & (((\inst25|result[8]~169_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[8]~169_combout  & ((\inst25|Add0~16_combout ))) # (!\inst25|result[8]~169_combout  & (\inst25|Add1~16_combout 
// ))))

	.dataa(\inst25|Add1~16_combout ),
	.datab(\inst25|Add0~16_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[8]~169_combout ),
	.cin(gnd),
	.combout(\inst25|result [8]),
	.cout());
// synopsys translate_off
defparam \inst25|result[8] .lut_mask = 16'hFC0A;
defparam \inst25|result[8] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[8] (
	.clk(\clock~input_o ),
	.d(\inst25|result [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[8] .is_wysiwyg = "true";
defparam \inst8|MEMresult[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [7]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[7] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[7] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[7]~56 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[7]~56_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a7~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [7])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datab(\inst41|WB_ALUOut [7]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[7]~56 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[20] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[7]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[7]~56_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a7 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~128 (
// Equation(s):
// \inst18|ARRAY~128_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [20])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [20]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~128 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[7] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[7] .is_wysiwyg = "true";
defparam \inst|EXRD2[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[7]~112 (
// Equation(s):
// \inst34|out[7]~112_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[7]~56_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [7])))))

	.dataa(\inst10|$00000|auto_generated|result_node[7]~56_combout ),
	.datab(\inst|EXRD2 [7]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[7]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[7]~112 .lut_mask = 16'h00AC;
defparam \inst34|out[7]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[7]~113 (
// Equation(s):
// \inst34|out[7]~113_combout  = (\inst34|out[7]~112_combout ) # ((\inst8|MEMresult [7] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[7]~112_combout ),
	.datab(\inst8|MEMresult [7]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[7]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[7]~113 .lut_mask = 16'hEAEA;
defparam \inst34|out[7]~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[7]~56 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[7]~56_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [7])) # (!\inst|EXALUsrc~q  & ((\inst34|out[7]~113_combout )))

	.dataa(\inst|EXIMM [7]),
	.datab(\inst34|out[7]~113_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[7]~56 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~170 (
// Equation(s):
// \inst25|result~170_combout  = (\inst33|out[7]~113_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [7])) # (!\inst|EXALUsrc~q  & ((\inst34|out[7]~113_combout ))))

	.dataa(\inst33|out[7]~113_combout ),
	.datab(\inst|EXIMM [7]),
	.datac(\inst34|out[7]~113_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~170 .lut_mask = 16'hEEFA;
defparam \inst25|result~170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[7]~171 (
// Equation(s):
// \inst25|result[7]~171_combout  = (\inst33|out[7]~113_combout  & (\inst11|$00000|auto_generated|result_node[7]~56_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[7]~113_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[7]~56_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[7]~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[7]~171 .lut_mask = 16'h0088;
defparam \inst25|result[7]~171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[7]~172 (
// Equation(s):
// \inst25|result[7]~172_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~170_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[7]~171_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~170_combout ),
	.datab(\inst25|result[7]~171_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[7]~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[7]~172 .lut_mask = 16'hA0CF;
defparam \inst25|result[7]~172 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[7] (
// Equation(s):
// \inst25|result [7] = (\inst25|result[36]~0_combout  & (((\inst25|result[7]~172_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[7]~172_combout  & ((\inst25|Add0~14_combout ))) # (!\inst25|result[7]~172_combout  & (\inst25|Add1~14_combout 
// ))))

	.dataa(\inst25|Add1~14_combout ),
	.datab(\inst25|Add0~14_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[7]~172_combout ),
	.cin(gnd),
	.combout(\inst25|result [7]),
	.cout());
// synopsys translate_off
defparam \inst25|result[7] .lut_mask = 16'hFC0A;
defparam \inst25|result[7] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[7] (
	.clk(\clock~input_o ),
	.d(\inst25|result [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[7] .is_wysiwyg = "true";
defparam \inst8|MEMresult[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [6]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[6] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[6] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[6]~57 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[6]~57_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a6~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [6])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(\inst41|WB_ALUOut [6]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[6]~57 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[19] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[6]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[6]~57_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a6 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~129 (
// Equation(s):
// \inst18|ARRAY~129_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [19])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a6~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [19]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~129 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~129 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[6] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[6] .is_wysiwyg = "true";
defparam \inst|EXRD2[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[6]~114 (
// Equation(s):
// \inst34|out[6]~114_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[6]~57_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [6])))))

	.dataa(\inst10|$00000|auto_generated|result_node[6]~57_combout ),
	.datab(\inst|EXRD2 [6]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[6]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[6]~114 .lut_mask = 16'h00AC;
defparam \inst34|out[6]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[6]~115 (
// Equation(s):
// \inst34|out[6]~115_combout  = (\inst34|out[6]~114_combout ) # ((\inst8|MEMresult [6] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[6]~114_combout ),
	.datab(\inst8|MEMresult [6]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[6]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[6]~115 .lut_mask = 16'hEAEA;
defparam \inst34|out[6]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[6]~57 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[6]~57_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [6])) # (!\inst|EXALUsrc~q  & ((\inst34|out[6]~115_combout )))

	.dataa(\inst|EXIMM [6]),
	.datab(\inst34|out[6]~115_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[6]~57 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~173 (
// Equation(s):
// \inst25|result~173_combout  = (\inst33|out[6]~115_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [6])) # (!\inst|EXALUsrc~q  & ((\inst34|out[6]~115_combout ))))

	.dataa(\inst33|out[6]~115_combout ),
	.datab(\inst|EXIMM [6]),
	.datac(\inst34|out[6]~115_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~173 .lut_mask = 16'hEEFA;
defparam \inst25|result~173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[6]~174 (
// Equation(s):
// \inst25|result[6]~174_combout  = (\inst33|out[6]~115_combout  & (\inst11|$00000|auto_generated|result_node[6]~57_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[6]~115_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[6]~57_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[6]~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[6]~174 .lut_mask = 16'h0088;
defparam \inst25|result[6]~174 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[6]~175 (
// Equation(s):
// \inst25|result[6]~175_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~173_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[6]~174_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~173_combout ),
	.datab(\inst25|result[6]~174_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[6]~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[6]~175 .lut_mask = 16'hA0CF;
defparam \inst25|result[6]~175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[6] (
// Equation(s):
// \inst25|result [6] = (\inst25|result[36]~0_combout  & (((\inst25|result[6]~175_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[6]~175_combout  & ((\inst25|Add0~12_combout ))) # (!\inst25|result[6]~175_combout  & (\inst25|Add1~12_combout 
// ))))

	.dataa(\inst25|Add1~12_combout ),
	.datab(\inst25|Add0~12_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[6]~175_combout ),
	.cin(gnd),
	.combout(\inst25|result [6]),
	.cout());
// synopsys translate_off
defparam \inst25|result[6] .lut_mask = 16'hFC0A;
defparam \inst25|result[6] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[6] (
	.clk(\clock~input_o ),
	.d(\inst25|result [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[6] .is_wysiwyg = "true";
defparam \inst8|MEMresult[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [5]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[5] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[5] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[5]~58 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[5]~58_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a5~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [5])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(\inst41|WB_ALUOut [5]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[5]~58 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[18] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[5]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[5]~58_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a5 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~130 (
// Equation(s):
// \inst18|ARRAY~130_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [18])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a5~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [18]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~130 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~130 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[5] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[5] .is_wysiwyg = "true";
defparam \inst|EXRD2[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[5]~117 (
// Equation(s):
// \inst34|out[5]~117_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[5]~58_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [5])))))

	.dataa(\inst10|$00000|auto_generated|result_node[5]~58_combout ),
	.datab(\inst|EXRD2 [5]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[5]~117 .lut_mask = 16'h00AC;
defparam \inst34|out[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[5]~58 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[5]~58_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [5])) # (!\inst|EXALUsrc~q  & (((\inst34|out[5]~116_combout ) # (\inst34|out[5]~117_combout ))))

	.dataa(\inst|EXIMM [5]),
	.datab(\inst34|out[5]~116_combout ),
	.datac(\inst34|out[5]~117_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[5]~58 .lut_mask = 16'hAAFC;
defparam \inst11|$00000|auto_generated|result_node[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[5]~176 (
// Equation(s):
// \inst25|result[5]~176_combout  = (\inst33|out[5]~117_combout  & ((\inst25|result[36]~3_combout ) # (!\inst26|ALUOperation[2]~1_combout )))

	.dataa(\inst33|out[5]~117_combout ),
	.datab(\inst26|ALUOperation[2]~1_combout ),
	.datac(\inst25|result[36]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst25|result[5]~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[5]~176 .lut_mask = 16'hA2A2;
defparam \inst25|result[5]~176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[5]~177 (
// Equation(s):
// \inst25|result[5]~177_combout  = (\inst25|result[36]~0_combout  & (((\inst25|result[36]~3_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|Add1~10_combout )) # (!\inst25|result[36]~3_combout  & 
// ((\inst25|Add0~10_combout )))))

	.dataa(\inst25|result[36]~0_combout ),
	.datab(\inst25|Add1~10_combout ),
	.datac(\inst25|Add0~10_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[5]~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[5]~177 .lut_mask = 16'hEE50;
defparam \inst25|result[5]~177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[5]~178 (
// Equation(s):
// \inst25|result[5]~178_combout  = (\inst11|$00000|auto_generated|result_node[5]~58_combout  & ((\inst25|result[5]~177_combout ) # ((\inst25|result[5]~176_combout  & \inst25|result[36]~0_combout )))) # 
// (!\inst11|$00000|auto_generated|result_node[5]~58_combout  & (\inst25|result[5]~177_combout  & ((\inst25|result[5]~176_combout ) # (!\inst25|result[36]~0_combout ))))

	.dataa(\inst11|$00000|auto_generated|result_node[5]~58_combout ),
	.datab(\inst25|result[5]~176_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[5]~177_combout ),
	.cin(gnd),
	.combout(\inst25|result[5]~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[5]~178 .lut_mask = 16'hEF80;
defparam \inst25|result[5]~178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[5] (
	.clk(\clock~input_o ),
	.d(\inst25|result[5]~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[5] .is_wysiwyg = "true";
defparam \inst8|MEMresult[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [4]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[4] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[4] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[4]~59 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[4]~59_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a4~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [4])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\inst41|WB_ALUOut [4]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[4]~59 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[17] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[4]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[4]~59_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a4 .mem_init0 = 32'h00000026;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~131 (
// Equation(s):
// \inst18|ARRAY~131_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [17])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [17]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~131 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~131 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[4] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[4] .is_wysiwyg = "true";
defparam \inst|EXRD2[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[4]~118 (
// Equation(s):
// \inst34|out[4]~118_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[4]~59_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [4])))))

	.dataa(\inst10|$00000|auto_generated|result_node[4]~59_combout ),
	.datab(\inst|EXRD2 [4]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[4]~118 .lut_mask = 16'h00AC;
defparam \inst34|out[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[4]~119 (
// Equation(s):
// \inst34|out[4]~119_combout  = (\inst34|out[4]~118_combout ) # ((\inst8|MEMresult [4] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[4]~118_combout ),
	.datab(\inst8|MEMresult [4]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[4]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[4]~119 .lut_mask = 16'hEAEA;
defparam \inst34|out[4]~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[4]~59 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[4]~59_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [4])) # (!\inst|EXALUsrc~q  & ((\inst34|out[4]~119_combout )))

	.dataa(\inst|EXIMM [4]),
	.datab(\inst34|out[4]~119_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[4]~59 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~179 (
// Equation(s):
// \inst25|result~179_combout  = (\inst33|out[4]~119_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [4])) # (!\inst|EXALUsrc~q  & ((\inst34|out[4]~119_combout ))))

	.dataa(\inst33|out[4]~119_combout ),
	.datab(\inst|EXIMM [4]),
	.datac(\inst34|out[4]~119_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~179 .lut_mask = 16'hEEFA;
defparam \inst25|result~179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[4]~180 (
// Equation(s):
// \inst25|result[4]~180_combout  = (\inst33|out[4]~119_combout  & (\inst11|$00000|auto_generated|result_node[4]~59_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[4]~119_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[4]~59_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[4]~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[4]~180 .lut_mask = 16'h0088;
defparam \inst25|result[4]~180 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[4]~181 (
// Equation(s):
// \inst25|result[4]~181_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~179_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[4]~180_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~179_combout ),
	.datab(\inst25|result[4]~180_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[4]~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[4]~181 .lut_mask = 16'hA0CF;
defparam \inst25|result[4]~181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[4] (
// Equation(s):
// \inst25|result [4] = (\inst25|result[36]~0_combout  & (((\inst25|result[4]~181_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[4]~181_combout  & ((\inst25|Add0~8_combout ))) # (!\inst25|result[4]~181_combout  & (\inst25|Add1~8_combout 
// ))))

	.dataa(\inst25|Add1~8_combout ),
	.datab(\inst25|Add0~8_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[4]~181_combout ),
	.cin(gnd),
	.combout(\inst25|result [4]),
	.cout());
// synopsys translate_off
defparam \inst25|result[4] .lut_mask = 16'hFC0A;
defparam \inst25|result[4] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[4] (
	.clk(\clock~input_o ),
	.d(\inst25|result [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[4] .is_wysiwyg = "true";
defparam \inst8|MEMresult[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [3]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[3] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[3] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[3]~60 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[3]~60_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a3~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [3])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\inst41|WB_ALUOut [3]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[3]~60 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[16] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[3]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[3]~60_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a3 .mem_init0 = 32'h00000038;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~132 (
// Equation(s):
// \inst18|ARRAY~132_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [16])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a3~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [16]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~132 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[3] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[3] .is_wysiwyg = "true";
defparam \inst|EXRD2[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[3]~120 (
// Equation(s):
// \inst34|out[3]~120_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[3]~60_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [3])))))

	.dataa(\inst10|$00000|auto_generated|result_node[3]~60_combout ),
	.datab(\inst|EXRD2 [3]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[3]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[3]~120 .lut_mask = 16'h00AC;
defparam \inst34|out[3]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[3]~121 (
// Equation(s):
// \inst34|out[3]~121_combout  = (\inst34|out[3]~120_combout ) # ((\inst8|MEMresult [3] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[3]~120_combout ),
	.datab(\inst8|MEMresult [3]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[3]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[3]~121 .lut_mask = 16'hEAEA;
defparam \inst34|out[3]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[3]~60 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[3]~60_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [3])) # (!\inst|EXALUsrc~q  & ((\inst34|out[3]~121_combout )))

	.dataa(\inst|EXIMM [3]),
	.datab(\inst34|out[3]~121_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[3]~60 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~182 (
// Equation(s):
// \inst25|result~182_combout  = (\inst33|out[3]~121_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [3])) # (!\inst|EXALUsrc~q  & ((\inst34|out[3]~121_combout ))))

	.dataa(\inst33|out[3]~121_combout ),
	.datab(\inst|EXIMM [3]),
	.datac(\inst34|out[3]~121_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~182 .lut_mask = 16'hEEFA;
defparam \inst25|result~182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[3]~183 (
// Equation(s):
// \inst25|result[3]~183_combout  = (\inst33|out[3]~121_combout  & (\inst11|$00000|auto_generated|result_node[3]~60_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[3]~121_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[3]~60_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[3]~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[3]~183 .lut_mask = 16'h0088;
defparam \inst25|result[3]~183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[3]~184 (
// Equation(s):
// \inst25|result[3]~184_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~182_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[3]~183_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~182_combout ),
	.datab(\inst25|result[3]~183_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[3]~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[3]~184 .lut_mask = 16'hA0CF;
defparam \inst25|result[3]~184 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[3] (
// Equation(s):
// \inst25|result [3] = (\inst25|result[36]~0_combout  & (((\inst25|result[3]~184_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[3]~184_combout  & ((\inst25|Add0~6_combout ))) # (!\inst25|result[3]~184_combout  & (\inst25|Add1~6_combout 
// ))))

	.dataa(\inst25|Add1~6_combout ),
	.datab(\inst25|Add0~6_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[3]~184_combout ),
	.cin(gnd),
	.combout(\inst25|result [3]),
	.cout());
// synopsys translate_off
defparam \inst25|result[3] .lut_mask = 16'hFC0A;
defparam \inst25|result[3] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[3] (
	.clk(\clock~input_o ),
	.d(\inst25|result [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[3] .is_wysiwyg = "true";
defparam \inst8|MEMresult[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [16]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[16] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[16] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[16]~47 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[16]~47_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a16~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [16])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datab(\inst41|WB_ALUOut [16]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[16]~47 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[29] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[16]~47_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a16 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~119 (
// Equation(s):
// \inst18|ARRAY~119_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [29])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a16~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [29]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a16~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~119 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~119 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[16] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[16] .is_wysiwyg = "true";
defparam \inst|EXRD2[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[16]~94 (
// Equation(s):
// \inst34|out[16]~94_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[16]~47_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [16])))))

	.dataa(\inst10|$00000|auto_generated|result_node[16]~47_combout ),
	.datab(\inst|EXRD2 [16]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[16]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[16]~94 .lut_mask = 16'h00AC;
defparam \inst34|out[16]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[16]~95 (
// Equation(s):
// \inst34|out[16]~95_combout  = (\inst34|out[16]~94_combout ) # ((\inst8|MEMresult [16] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[16]~94_combout ),
	.datab(\inst8|MEMresult [16]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[16]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[16]~95 .lut_mask = 16'hEAEA;
defparam \inst34|out[16]~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[16]~47 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[16]~47_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[16]~95_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[16]~95_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[16]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[16]~47 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[16]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[29] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[16]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[16]~47_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~51 (
// Equation(s):
// \inst18|ARRAY~51_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [29])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a16~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [29]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~51 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[16] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[16] .is_wysiwyg = "true";
defparam \inst|EXRD1[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[16]~94 (
// Equation(s):
// \inst33|out[16]~94_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[16]~47_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [16])))))

	.dataa(\inst10|$00000|auto_generated|result_node[16]~47_combout ),
	.datab(\inst|EXRD1 [16]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[16]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[16]~94 .lut_mask = 16'h00AC;
defparam \inst33|out[16]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[16]~95 (
// Equation(s):
// \inst33|out[16]~95_combout  = (\inst33|out[16]~94_combout ) # ((\inst8|MEMresult [16] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[16]~94_combout ),
	.datab(\inst8|MEMresult [16]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[16]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[16]~95 .lut_mask = 16'hEAEA;
defparam \inst33|out[16]~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[15] (
	.clk(\clock~input_o ),
	.d(\inst34|out[15]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[15] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [15]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[28] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[15]~48_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~52 (
// Equation(s):
// \inst18|ARRAY~52_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [28])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a15~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [28]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~52 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[15] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[15] .is_wysiwyg = "true";
defparam \inst|EXRD1[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[15]~96 (
// Equation(s):
// \inst33|out[15]~96_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[15]~48_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [15])))))

	.dataa(\inst10|$00000|auto_generated|result_node[15]~48_combout ),
	.datab(\inst|EXRD1 [15]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[15]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[15]~96 .lut_mask = 16'h00AC;
defparam \inst33|out[15]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[15]~97 (
// Equation(s):
// \inst33|out[15]~97_combout  = (\inst33|out[15]~96_combout ) # ((\inst8|MEMresult [15] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[15]~96_combout ),
	.datab(\inst8|MEMresult [15]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[15]~97 .lut_mask = 16'hEAEA;
defparam \inst33|out[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[14] (
	.clk(\clock~input_o ),
	.d(\inst34|out[14]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[14] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [14]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[27] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[14]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[14]~49_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~53 (
// Equation(s):
// \inst18|ARRAY~53_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [27])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a14~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [27]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~53 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[14] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[14] .is_wysiwyg = "true";
defparam \inst|EXRD1[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[14]~98 (
// Equation(s):
// \inst33|out[14]~98_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[14]~49_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [14])))))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~49_combout ),
	.datab(\inst|EXRD1 [14]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[14]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[14]~98 .lut_mask = 16'h00AC;
defparam \inst33|out[14]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[14]~99 (
// Equation(s):
// \inst33|out[14]~99_combout  = (\inst33|out[14]~98_combout ) # ((\inst8|MEMresult [14] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[14]~98_combout ),
	.datab(\inst8|MEMresult [14]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[14]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[14]~99 .lut_mask = 16'hEAEA;
defparam \inst33|out[14]~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[13] (
	.clk(\clock~input_o ),
	.d(\inst34|out[13]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[13] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [13]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[26] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[13]~50_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~54 (
// Equation(s):
// \inst18|ARRAY~54_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [26])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a13~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [26]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~54 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[13] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[13] .is_wysiwyg = "true";
defparam \inst|EXRD1[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[13]~100 (
// Equation(s):
// \inst33|out[13]~100_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[13]~50_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [13])))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~50_combout ),
	.datab(\inst|EXRD1 [13]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[13]~100 .lut_mask = 16'h00AC;
defparam \inst33|out[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[13]~101 (
// Equation(s):
// \inst33|out[13]~101_combout  = (\inst33|out[13]~100_combout ) # ((\inst8|MEMresult [13] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[13]~100_combout ),
	.datab(\inst8|MEMresult [13]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[13]~101 .lut_mask = 16'hEAEA;
defparam \inst33|out[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[12] (
	.clk(\clock~input_o ),
	.d(\inst34|out[12]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[12] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [12]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[25] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[12]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[12]~51_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~55 (
// Equation(s):
// \inst18|ARRAY~55_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [25])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a12~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [25]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~55 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[12] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[12] .is_wysiwyg = "true";
defparam \inst|EXRD1[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[12]~102 (
// Equation(s):
// \inst33|out[12]~102_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[12]~51_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [12])))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~51_combout ),
	.datab(\inst|EXRD1 [12]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[12]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[12]~102 .lut_mask = 16'h00AC;
defparam \inst33|out[12]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[12]~103 (
// Equation(s):
// \inst33|out[12]~103_combout  = (\inst33|out[12]~102_combout ) # ((\inst8|MEMresult [12] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[12]~102_combout ),
	.datab(\inst8|MEMresult [12]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[12]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[12]~103 .lut_mask = 16'hEAEA;
defparam \inst33|out[12]~103 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[11] (
	.clk(\clock~input_o ),
	.d(\inst34|out[11]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[11] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [11]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[24] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[11]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[11]~52_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~56 (
// Equation(s):
// \inst18|ARRAY~56_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [24])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a11~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [24]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~56 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[11] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[11] .is_wysiwyg = "true";
defparam \inst|EXRD1[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[11]~104 (
// Equation(s):
// \inst33|out[11]~104_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[11]~52_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [11])))))

	.dataa(\inst10|$00000|auto_generated|result_node[11]~52_combout ),
	.datab(\inst|EXRD1 [11]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[11]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[11]~104 .lut_mask = 16'h00AC;
defparam \inst33|out[11]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[11]~105 (
// Equation(s):
// \inst33|out[11]~105_combout  = (\inst33|out[11]~104_combout ) # ((\inst8|MEMresult [11] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[11]~104_combout ),
	.datab(\inst8|MEMresult [11]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[11]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[11]~105 .lut_mask = 16'hEAEA;
defparam \inst33|out[11]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXIMM[10]~0 (
// Equation(s):
// \inst|EXIMM[10]~0_combout  = (\inst15|Equal2~1_combout  & ((\inst36|IDinstr [7]))) # (!\inst15|Equal2~1_combout  & (\inst36|IDinstr [31]))

	.dataa(\inst36|IDinstr [31]),
	.datab(\inst36|IDinstr [7]),
	.datac(gnd),
	.datad(\inst15|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst|EXIMM[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXIMM[10]~0 .lut_mask = 16'hCCAA;
defparam \inst|EXIMM[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[10] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM[10]~0_combout ),
	.asdata(\inst36|IDinstr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|EXIMM[5]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[10] .is_wysiwyg = "true";
defparam \inst|EXIMM[10] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRD2[10] (
	.clk(\clock~input_o ),
	.d(\inst34|out[10]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[10] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[10] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [10]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[23] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[10]~53_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~57 (
// Equation(s):
// \inst18|ARRAY~57_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [23])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a10~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [23]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~57 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[10] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[10] .is_wysiwyg = "true";
defparam \inst|EXRD1[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[10]~106 (
// Equation(s):
// \inst33|out[10]~106_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[10]~53_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [10])))))

	.dataa(\inst10|$00000|auto_generated|result_node[10]~53_combout ),
	.datab(\inst|EXRD1 [10]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[10]~106 .lut_mask = 16'h00AC;
defparam \inst33|out[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[10]~107 (
// Equation(s):
// \inst33|out[10]~107_combout  = (\inst33|out[10]~106_combout ) # ((\inst8|MEMresult [10] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[10]~106_combout ),
	.datab(\inst8|MEMresult [10]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[10]~107 .lut_mask = 16'hEAEA;
defparam \inst33|out[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst|EXIMM[9]~1 (
// Equation(s):
// \inst|EXIMM[9]~1_combout  = (\inst15|Equal2~1_combout  & ((\inst36|IDinstr [30]))) # (!\inst15|Equal2~1_combout  & (\inst36|IDinstr [31]))

	.dataa(\inst36|IDinstr [31]),
	.datab(\inst36|IDinstr [30]),
	.datac(gnd),
	.datad(\inst15|Equal2~1_combout ),
	.cin(gnd),
	.combout(\inst|EXIMM[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|EXIMM[9]~1 .lut_mask = 16'hCCAA;
defparam \inst|EXIMM[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXIMM[9] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM[9]~1_combout ),
	.asdata(\inst36|IDinstr [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst|EXIMM[5]~8_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXIMM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXIMM[9] .is_wysiwyg = "true";
defparam \inst|EXIMM[9] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRD2[9] (
	.clk(\clock~input_o ),
	.d(\inst34|out[9]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[9] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [9]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[22] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[9]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[9]~54_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~58 (
// Equation(s):
// \inst18|ARRAY~58_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [22])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a9~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [22]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~58 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[9] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[9] .is_wysiwyg = "true";
defparam \inst|EXRD1[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[9]~108 (
// Equation(s):
// \inst33|out[9]~108_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[9]~54_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [9])))))

	.dataa(\inst10|$00000|auto_generated|result_node[9]~54_combout ),
	.datab(\inst|EXRD1 [9]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[9]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[9]~108 .lut_mask = 16'h00AC;
defparam \inst33|out[9]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[9]~109 (
// Equation(s):
// \inst33|out[9]~109_combout  = (\inst33|out[9]~108_combout ) # ((\inst8|MEMresult [9] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[9]~108_combout ),
	.datab(\inst8|MEMresult [9]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[9]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[9]~109 .lut_mask = 16'hEAEA;
defparam \inst33|out[9]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~18 (
// Equation(s):
// \inst25|Add1~18_combout  = (\inst11|$00000|auto_generated|result_node[9]~54_combout  & ((\inst33|out[9]~109_combout  & (!\inst25|Add1~17 )) # (!\inst33|out[9]~109_combout  & ((\inst25|Add1~17 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[9]~54_combout  & ((\inst33|out[9]~109_combout  & (\inst25|Add1~17  & VCC)) # (!\inst33|out[9]~109_combout  & (!\inst25|Add1~17 ))))
// \inst25|Add1~19  = CARRY((\inst11|$00000|auto_generated|result_node[9]~54_combout  & ((!\inst25|Add1~17 ) # (!\inst33|out[9]~109_combout ))) # (!\inst11|$00000|auto_generated|result_node[9]~54_combout  & (!\inst33|out[9]~109_combout  & !\inst25|Add1~17 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[9]~54_combout ),
	.datab(\inst33|out[9]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~17 ),
	.combout(\inst25|Add1~18_combout ),
	.cout(\inst25|Add1~19 ));
// synopsys translate_off
defparam \inst25|Add1~18 .lut_mask = 16'h692B;
defparam \inst25|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~18 (
// Equation(s):
// \inst25|Add0~18_combout  = (\inst11|$00000|auto_generated|result_node[9]~54_combout  & ((\inst33|out[9]~109_combout  & (\inst25|Add0~17  & VCC)) # (!\inst33|out[9]~109_combout  & (!\inst25|Add0~17 )))) # 
// (!\inst11|$00000|auto_generated|result_node[9]~54_combout  & ((\inst33|out[9]~109_combout  & (!\inst25|Add0~17 )) # (!\inst33|out[9]~109_combout  & ((\inst25|Add0~17 ) # (GND)))))
// \inst25|Add0~19  = CARRY((\inst11|$00000|auto_generated|result_node[9]~54_combout  & (!\inst33|out[9]~109_combout  & !\inst25|Add0~17 )) # (!\inst11|$00000|auto_generated|result_node[9]~54_combout  & ((!\inst25|Add0~17 ) # (!\inst33|out[9]~109_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[9]~54_combout ),
	.datab(\inst33|out[9]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~17 ),
	.combout(\inst25|Add0~18_combout ),
	.cout(\inst25|Add0~19 ));
// synopsys translate_off
defparam \inst25|Add0~18 .lut_mask = 16'h9617;
defparam \inst25|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~164 (
// Equation(s):
// \inst25|result~164_combout  = (\inst33|out[9]~109_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [9])) # (!\inst|EXALUsrc~q  & ((\inst34|out[9]~109_combout ))))

	.dataa(\inst33|out[9]~109_combout ),
	.datab(\inst|EXIMM [9]),
	.datac(\inst34|out[9]~109_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~164 .lut_mask = 16'hEEFA;
defparam \inst25|result~164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[9]~165 (
// Equation(s):
// \inst25|result[9]~165_combout  = (\inst33|out[9]~109_combout  & (\inst11|$00000|auto_generated|result_node[9]~54_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[9]~109_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[9]~54_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[9]~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[9]~165 .lut_mask = 16'h0088;
defparam \inst25|result[9]~165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[9]~166 (
// Equation(s):
// \inst25|result[9]~166_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~164_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[9]~165_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~164_combout ),
	.datab(\inst25|result[9]~165_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[9]~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[9]~166 .lut_mask = 16'hA0CF;
defparam \inst25|result[9]~166 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[9] (
// Equation(s):
// \inst25|result [9] = (\inst25|result[36]~0_combout  & (((\inst25|result[9]~166_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[9]~166_combout  & ((\inst25|Add0~18_combout ))) # (!\inst25|result[9]~166_combout  & (\inst25|Add1~18_combout 
// ))))

	.dataa(\inst25|Add1~18_combout ),
	.datab(\inst25|Add0~18_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[9]~166_combout ),
	.cin(gnd),
	.combout(\inst25|result [9]),
	.cout());
// synopsys translate_off
defparam \inst25|result[9] .lut_mask = 16'hFC0A;
defparam \inst25|result[9] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[9] (
	.clk(\clock~input_o ),
	.d(\inst25|result [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[9] .is_wysiwyg = "true";
defparam \inst8|MEMresult[9] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[9] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[9] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[9]~54 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[9]~54_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a9~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [9])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(\inst41|WB_ALUOut [9]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[9]~54 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[22] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[9]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[9]~54_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a9 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~126 (
// Equation(s):
// \inst18|ARRAY~126_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [22])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a9~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [22]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~126 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[9] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[9] .is_wysiwyg = "true";
defparam \inst|EXRD2[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[9]~108 (
// Equation(s):
// \inst34|out[9]~108_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[9]~54_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [9])))))

	.dataa(\inst10|$00000|auto_generated|result_node[9]~54_combout ),
	.datab(\inst|EXRD2 [9]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[9]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[9]~108 .lut_mask = 16'h00AC;
defparam \inst34|out[9]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[9]~109 (
// Equation(s):
// \inst34|out[9]~109_combout  = (\inst34|out[9]~108_combout ) # ((\inst8|MEMresult [9] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[9]~108_combout ),
	.datab(\inst8|MEMresult [9]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[9]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[9]~109 .lut_mask = 16'hEAEA;
defparam \inst34|out[9]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[9]~54 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[9]~54_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [9])) # (!\inst|EXALUsrc~q  & ((\inst34|out[9]~109_combout )))

	.dataa(\inst|EXIMM [9]),
	.datab(\inst34|out[9]~109_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[9]~54 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~20 (
// Equation(s):
// \inst25|Add1~20_combout  = ((\inst11|$00000|auto_generated|result_node[10]~53_combout  $ (\inst33|out[10]~107_combout  $ (\inst25|Add1~19 )))) # (GND)
// \inst25|Add1~21  = CARRY((\inst11|$00000|auto_generated|result_node[10]~53_combout  & (\inst33|out[10]~107_combout  & !\inst25|Add1~19 )) # (!\inst11|$00000|auto_generated|result_node[10]~53_combout  & ((\inst33|out[10]~107_combout ) # (!\inst25|Add1~19 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[10]~53_combout ),
	.datab(\inst33|out[10]~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~19 ),
	.combout(\inst25|Add1~20_combout ),
	.cout(\inst25|Add1~21 ));
// synopsys translate_off
defparam \inst25|Add1~20 .lut_mask = 16'h964D;
defparam \inst25|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~20 (
// Equation(s):
// \inst25|Add0~20_combout  = ((\inst11|$00000|auto_generated|result_node[10]~53_combout  $ (\inst33|out[10]~107_combout  $ (!\inst25|Add0~19 )))) # (GND)
// \inst25|Add0~21  = CARRY((\inst11|$00000|auto_generated|result_node[10]~53_combout  & ((\inst33|out[10]~107_combout ) # (!\inst25|Add0~19 ))) # (!\inst11|$00000|auto_generated|result_node[10]~53_combout  & (\inst33|out[10]~107_combout  & !\inst25|Add0~19 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[10]~53_combout ),
	.datab(\inst33|out[10]~107_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~19 ),
	.combout(\inst25|Add0~20_combout ),
	.cout(\inst25|Add0~21 ));
// synopsys translate_off
defparam \inst25|Add0~20 .lut_mask = 16'h698E;
defparam \inst25|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~161 (
// Equation(s):
// \inst25|result~161_combout  = (\inst33|out[10]~107_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [10])) # (!\inst|EXALUsrc~q  & ((\inst34|out[10]~107_combout ))))

	.dataa(\inst33|out[10]~107_combout ),
	.datab(\inst|EXIMM [10]),
	.datac(\inst34|out[10]~107_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~161 .lut_mask = 16'hEEFA;
defparam \inst25|result~161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[10]~162 (
// Equation(s):
// \inst25|result[10]~162_combout  = (\inst33|out[10]~107_combout  & (\inst11|$00000|auto_generated|result_node[10]~53_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[10]~107_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[10]~53_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[10]~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[10]~162 .lut_mask = 16'h0088;
defparam \inst25|result[10]~162 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[10]~163 (
// Equation(s):
// \inst25|result[10]~163_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~161_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[10]~162_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~161_combout ),
	.datab(\inst25|result[10]~162_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[10]~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[10]~163 .lut_mask = 16'hA0CF;
defparam \inst25|result[10]~163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[10] (
// Equation(s):
// \inst25|result [10] = (\inst25|result[36]~0_combout  & (((\inst25|result[10]~163_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[10]~163_combout  & ((\inst25|Add0~20_combout ))) # (!\inst25|result[10]~163_combout  & 
// (\inst25|Add1~20_combout ))))

	.dataa(\inst25|Add1~20_combout ),
	.datab(\inst25|Add0~20_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[10]~163_combout ),
	.cin(gnd),
	.combout(\inst25|result [10]),
	.cout());
// synopsys translate_off
defparam \inst25|result[10] .lut_mask = 16'hFC0A;
defparam \inst25|result[10] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[10] (
	.clk(\clock~input_o ),
	.d(\inst25|result [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[10] .is_wysiwyg = "true";
defparam \inst8|MEMresult[10] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[10] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[10] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[10]~53 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[10]~53_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a10~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [10])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datab(\inst41|WB_ALUOut [10]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[10]~53 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[23] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[10]~53_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a10 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~125 (
// Equation(s):
// \inst18|ARRAY~125_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [23])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a10~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [23]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~125 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~125 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[10] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[10] .is_wysiwyg = "true";
defparam \inst|EXRD2[10] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[10]~106 (
// Equation(s):
// \inst34|out[10]~106_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[10]~53_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [10])))))

	.dataa(\inst10|$00000|auto_generated|result_node[10]~53_combout ),
	.datab(\inst|EXRD2 [10]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[10]~106 .lut_mask = 16'h00AC;
defparam \inst34|out[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[10]~107 (
// Equation(s):
// \inst34|out[10]~107_combout  = (\inst34|out[10]~106_combout ) # ((\inst8|MEMresult [10] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[10]~106_combout ),
	.datab(\inst8|MEMresult [10]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[10]~107 .lut_mask = 16'hEAEA;
defparam \inst34|out[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[10]~53 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[10]~53_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [10])) # (!\inst|EXALUsrc~q  & ((\inst34|out[10]~107_combout )))

	.dataa(\inst|EXIMM [10]),
	.datab(\inst34|out[10]~107_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[10]~53 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~22 (
// Equation(s):
// \inst25|Add1~22_combout  = (\inst11|$00000|auto_generated|result_node[11]~52_combout  & ((\inst33|out[11]~105_combout  & (!\inst25|Add1~21 )) # (!\inst33|out[11]~105_combout  & ((\inst25|Add1~21 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[11]~52_combout  & ((\inst33|out[11]~105_combout  & (\inst25|Add1~21  & VCC)) # (!\inst33|out[11]~105_combout  & (!\inst25|Add1~21 ))))
// \inst25|Add1~23  = CARRY((\inst11|$00000|auto_generated|result_node[11]~52_combout  & ((!\inst25|Add1~21 ) # (!\inst33|out[11]~105_combout ))) # (!\inst11|$00000|auto_generated|result_node[11]~52_combout  & (!\inst33|out[11]~105_combout  & 
// !\inst25|Add1~21 )))

	.dataa(\inst11|$00000|auto_generated|result_node[11]~52_combout ),
	.datab(\inst33|out[11]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~21 ),
	.combout(\inst25|Add1~22_combout ),
	.cout(\inst25|Add1~23 ));
// synopsys translate_off
defparam \inst25|Add1~22 .lut_mask = 16'h692B;
defparam \inst25|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~22 (
// Equation(s):
// \inst25|Add0~22_combout  = (\inst11|$00000|auto_generated|result_node[11]~52_combout  & ((\inst33|out[11]~105_combout  & (\inst25|Add0~21  & VCC)) # (!\inst33|out[11]~105_combout  & (!\inst25|Add0~21 )))) # 
// (!\inst11|$00000|auto_generated|result_node[11]~52_combout  & ((\inst33|out[11]~105_combout  & (!\inst25|Add0~21 )) # (!\inst33|out[11]~105_combout  & ((\inst25|Add0~21 ) # (GND)))))
// \inst25|Add0~23  = CARRY((\inst11|$00000|auto_generated|result_node[11]~52_combout  & (!\inst33|out[11]~105_combout  & !\inst25|Add0~21 )) # (!\inst11|$00000|auto_generated|result_node[11]~52_combout  & ((!\inst25|Add0~21 ) # (!\inst33|out[11]~105_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[11]~52_combout ),
	.datab(\inst33|out[11]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~21 ),
	.combout(\inst25|Add0~22_combout ),
	.cout(\inst25|Add0~23 ));
// synopsys translate_off
defparam \inst25|Add0~22 .lut_mask = 16'h9617;
defparam \inst25|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~158 (
// Equation(s):
// \inst25|result~158_combout  = (\inst33|out[11]~105_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[11]~105_combout ))))

	.dataa(\inst33|out[11]~105_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[11]~105_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~158 .lut_mask = 16'hEEFA;
defparam \inst25|result~158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[11]~159 (
// Equation(s):
// \inst25|result[11]~159_combout  = (\inst33|out[11]~105_combout  & (\inst11|$00000|auto_generated|result_node[11]~52_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[11]~105_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[11]~52_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[11]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[11]~159 .lut_mask = 16'h0088;
defparam \inst25|result[11]~159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[11]~160 (
// Equation(s):
// \inst25|result[11]~160_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~158_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[11]~159_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~158_combout ),
	.datab(\inst25|result[11]~159_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[11]~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[11]~160 .lut_mask = 16'hA0CF;
defparam \inst25|result[11]~160 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[11] (
// Equation(s):
// \inst25|result [11] = (\inst25|result[36]~0_combout  & (((\inst25|result[11]~160_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[11]~160_combout  & ((\inst25|Add0~22_combout ))) # (!\inst25|result[11]~160_combout  & 
// (\inst25|Add1~22_combout ))))

	.dataa(\inst25|Add1~22_combout ),
	.datab(\inst25|Add0~22_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[11]~160_combout ),
	.cin(gnd),
	.combout(\inst25|result [11]),
	.cout());
// synopsys translate_off
defparam \inst25|result[11] .lut_mask = 16'hFC0A;
defparam \inst25|result[11] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[11] (
	.clk(\clock~input_o ),
	.d(\inst25|result [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[11] .is_wysiwyg = "true";
defparam \inst8|MEMresult[11] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[11] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[11] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[11]~52 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[11]~52_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a11~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [11])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datab(\inst41|WB_ALUOut [11]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[11]~52 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[24] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[11]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[11]~52_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a11 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~124 (
// Equation(s):
// \inst18|ARRAY~124_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [24])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a11~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [24]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~124 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~124 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[11] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[11] .is_wysiwyg = "true";
defparam \inst|EXRD2[11] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[11]~104 (
// Equation(s):
// \inst34|out[11]~104_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[11]~52_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [11])))))

	.dataa(\inst10|$00000|auto_generated|result_node[11]~52_combout ),
	.datab(\inst|EXRD2 [11]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[11]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[11]~104 .lut_mask = 16'h00AC;
defparam \inst34|out[11]~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[11]~105 (
// Equation(s):
// \inst34|out[11]~105_combout  = (\inst34|out[11]~104_combout ) # ((\inst8|MEMresult [11] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[11]~104_combout ),
	.datab(\inst8|MEMresult [11]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[11]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[11]~105 .lut_mask = 16'hEAEA;
defparam \inst34|out[11]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[11]~52 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[11]~52_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[11]~105_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[11]~105_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[11]~52 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~24 (
// Equation(s):
// \inst25|Add1~24_combout  = ((\inst11|$00000|auto_generated|result_node[12]~51_combout  $ (\inst33|out[12]~103_combout  $ (\inst25|Add1~23 )))) # (GND)
// \inst25|Add1~25  = CARRY((\inst11|$00000|auto_generated|result_node[12]~51_combout  & (\inst33|out[12]~103_combout  & !\inst25|Add1~23 )) # (!\inst11|$00000|auto_generated|result_node[12]~51_combout  & ((\inst33|out[12]~103_combout ) # (!\inst25|Add1~23 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[12]~51_combout ),
	.datab(\inst33|out[12]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~23 ),
	.combout(\inst25|Add1~24_combout ),
	.cout(\inst25|Add1~25 ));
// synopsys translate_off
defparam \inst25|Add1~24 .lut_mask = 16'h964D;
defparam \inst25|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~24 (
// Equation(s):
// \inst25|Add0~24_combout  = ((\inst11|$00000|auto_generated|result_node[12]~51_combout  $ (\inst33|out[12]~103_combout  $ (!\inst25|Add0~23 )))) # (GND)
// \inst25|Add0~25  = CARRY((\inst11|$00000|auto_generated|result_node[12]~51_combout  & ((\inst33|out[12]~103_combout ) # (!\inst25|Add0~23 ))) # (!\inst11|$00000|auto_generated|result_node[12]~51_combout  & (\inst33|out[12]~103_combout  & !\inst25|Add0~23 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[12]~51_combout ),
	.datab(\inst33|out[12]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~23 ),
	.combout(\inst25|Add0~24_combout ),
	.cout(\inst25|Add0~25 ));
// synopsys translate_off
defparam \inst25|Add0~24 .lut_mask = 16'h698E;
defparam \inst25|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~155 (
// Equation(s):
// \inst25|result~155_combout  = (\inst33|out[12]~103_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[12]~103_combout ))))

	.dataa(\inst33|out[12]~103_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[12]~103_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~155 .lut_mask = 16'hEEFA;
defparam \inst25|result~155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[12]~156 (
// Equation(s):
// \inst25|result[12]~156_combout  = (\inst33|out[12]~103_combout  & (\inst11|$00000|auto_generated|result_node[12]~51_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[12]~103_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[12]~51_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[12]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[12]~156 .lut_mask = 16'h0088;
defparam \inst25|result[12]~156 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[12]~157 (
// Equation(s):
// \inst25|result[12]~157_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~155_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[12]~156_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~155_combout ),
	.datab(\inst25|result[12]~156_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[12]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[12]~157 .lut_mask = 16'hA0CF;
defparam \inst25|result[12]~157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[12] (
// Equation(s):
// \inst25|result [12] = (\inst25|result[36]~0_combout  & (((\inst25|result[12]~157_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[12]~157_combout  & ((\inst25|Add0~24_combout ))) # (!\inst25|result[12]~157_combout  & 
// (\inst25|Add1~24_combout ))))

	.dataa(\inst25|Add1~24_combout ),
	.datab(\inst25|Add0~24_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[12]~157_combout ),
	.cin(gnd),
	.combout(\inst25|result [12]),
	.cout());
// synopsys translate_off
defparam \inst25|result[12] .lut_mask = 16'hFC0A;
defparam \inst25|result[12] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[12] (
	.clk(\clock~input_o ),
	.d(\inst25|result [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[12] .is_wysiwyg = "true";
defparam \inst8|MEMresult[12] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[12] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[12] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[12]~51 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[12]~51_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a12~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [12])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\inst41|WB_ALUOut [12]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[12]~51 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[25] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[12]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[12]~51_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a12 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~123 (
// Equation(s):
// \inst18|ARRAY~123_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [25])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a12~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [25]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~123 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~123 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[12] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[12] .is_wysiwyg = "true";
defparam \inst|EXRD2[12] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[12]~102 (
// Equation(s):
// \inst34|out[12]~102_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[12]~51_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [12])))))

	.dataa(\inst10|$00000|auto_generated|result_node[12]~51_combout ),
	.datab(\inst|EXRD2 [12]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[12]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[12]~102 .lut_mask = 16'h00AC;
defparam \inst34|out[12]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[12]~103 (
// Equation(s):
// \inst34|out[12]~103_combout  = (\inst34|out[12]~102_combout ) # ((\inst8|MEMresult [12] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[12]~102_combout ),
	.datab(\inst8|MEMresult [12]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[12]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[12]~103 .lut_mask = 16'hEAEA;
defparam \inst34|out[12]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[12]~51 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[12]~51_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[12]~103_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[12]~103_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[12]~51 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~26 (
// Equation(s):
// \inst25|Add1~26_combout  = (\inst11|$00000|auto_generated|result_node[13]~50_combout  & ((\inst33|out[13]~101_combout  & (!\inst25|Add1~25 )) # (!\inst33|out[13]~101_combout  & ((\inst25|Add1~25 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[13]~50_combout  & ((\inst33|out[13]~101_combout  & (\inst25|Add1~25  & VCC)) # (!\inst33|out[13]~101_combout  & (!\inst25|Add1~25 ))))
// \inst25|Add1~27  = CARRY((\inst11|$00000|auto_generated|result_node[13]~50_combout  & ((!\inst25|Add1~25 ) # (!\inst33|out[13]~101_combout ))) # (!\inst11|$00000|auto_generated|result_node[13]~50_combout  & (!\inst33|out[13]~101_combout  & 
// !\inst25|Add1~25 )))

	.dataa(\inst11|$00000|auto_generated|result_node[13]~50_combout ),
	.datab(\inst33|out[13]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~25 ),
	.combout(\inst25|Add1~26_combout ),
	.cout(\inst25|Add1~27 ));
// synopsys translate_off
defparam \inst25|Add1~26 .lut_mask = 16'h692B;
defparam \inst25|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~26 (
// Equation(s):
// \inst25|Add0~26_combout  = (\inst11|$00000|auto_generated|result_node[13]~50_combout  & ((\inst33|out[13]~101_combout  & (\inst25|Add0~25  & VCC)) # (!\inst33|out[13]~101_combout  & (!\inst25|Add0~25 )))) # 
// (!\inst11|$00000|auto_generated|result_node[13]~50_combout  & ((\inst33|out[13]~101_combout  & (!\inst25|Add0~25 )) # (!\inst33|out[13]~101_combout  & ((\inst25|Add0~25 ) # (GND)))))
// \inst25|Add0~27  = CARRY((\inst11|$00000|auto_generated|result_node[13]~50_combout  & (!\inst33|out[13]~101_combout  & !\inst25|Add0~25 )) # (!\inst11|$00000|auto_generated|result_node[13]~50_combout  & ((!\inst25|Add0~25 ) # (!\inst33|out[13]~101_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[13]~50_combout ),
	.datab(\inst33|out[13]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~25 ),
	.combout(\inst25|Add0~26_combout ),
	.cout(\inst25|Add0~27 ));
// synopsys translate_off
defparam \inst25|Add0~26 .lut_mask = 16'h9617;
defparam \inst25|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~152 (
// Equation(s):
// \inst25|result~152_combout  = (\inst33|out[13]~101_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[13]~101_combout ))))

	.dataa(\inst33|out[13]~101_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[13]~101_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~152 .lut_mask = 16'hEEFA;
defparam \inst25|result~152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[13]~153 (
// Equation(s):
// \inst25|result[13]~153_combout  = (\inst33|out[13]~101_combout  & (\inst11|$00000|auto_generated|result_node[13]~50_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[13]~101_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[13]~50_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[13]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[13]~153 .lut_mask = 16'h0088;
defparam \inst25|result[13]~153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[13]~154 (
// Equation(s):
// \inst25|result[13]~154_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~152_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[13]~153_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~152_combout ),
	.datab(\inst25|result[13]~153_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[13]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[13]~154 .lut_mask = 16'hA0CF;
defparam \inst25|result[13]~154 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[13] (
// Equation(s):
// \inst25|result [13] = (\inst25|result[36]~0_combout  & (((\inst25|result[13]~154_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[13]~154_combout  & ((\inst25|Add0~26_combout ))) # (!\inst25|result[13]~154_combout  & 
// (\inst25|Add1~26_combout ))))

	.dataa(\inst25|Add1~26_combout ),
	.datab(\inst25|Add0~26_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[13]~154_combout ),
	.cin(gnd),
	.combout(\inst25|result [13]),
	.cout());
// synopsys translate_off
defparam \inst25|result[13] .lut_mask = 16'hFC0A;
defparam \inst25|result[13] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[13] (
	.clk(\clock~input_o ),
	.d(\inst25|result [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[13] .is_wysiwyg = "true";
defparam \inst8|MEMresult[13] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[13] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[13] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[13]~50 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[13]~50_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a13~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [13])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datab(\inst41|WB_ALUOut [13]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[13]~50 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[26] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[13]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[13]~50_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a13 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~122 (
// Equation(s):
// \inst18|ARRAY~122_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [26])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a13~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [26]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~122 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~122 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[13] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[13] .is_wysiwyg = "true";
defparam \inst|EXRD2[13] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[13]~100 (
// Equation(s):
// \inst34|out[13]~100_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[13]~50_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [13])))))

	.dataa(\inst10|$00000|auto_generated|result_node[13]~50_combout ),
	.datab(\inst|EXRD2 [13]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[13]~100 .lut_mask = 16'h00AC;
defparam \inst34|out[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[13]~101 (
// Equation(s):
// \inst34|out[13]~101_combout  = (\inst34|out[13]~100_combout ) # ((\inst8|MEMresult [13] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[13]~100_combout ),
	.datab(\inst8|MEMresult [13]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[13]~101 .lut_mask = 16'hEAEA;
defparam \inst34|out[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[13]~50 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[13]~50_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[13]~101_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[13]~101_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[13]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[13]~50 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[13]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~28 (
// Equation(s):
// \inst25|Add1~28_combout  = ((\inst11|$00000|auto_generated|result_node[14]~49_combout  $ (\inst33|out[14]~99_combout  $ (\inst25|Add1~27 )))) # (GND)
// \inst25|Add1~29  = CARRY((\inst11|$00000|auto_generated|result_node[14]~49_combout  & (\inst33|out[14]~99_combout  & !\inst25|Add1~27 )) # (!\inst11|$00000|auto_generated|result_node[14]~49_combout  & ((\inst33|out[14]~99_combout ) # (!\inst25|Add1~27 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[14]~49_combout ),
	.datab(\inst33|out[14]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~27 ),
	.combout(\inst25|Add1~28_combout ),
	.cout(\inst25|Add1~29 ));
// synopsys translate_off
defparam \inst25|Add1~28 .lut_mask = 16'h964D;
defparam \inst25|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~28 (
// Equation(s):
// \inst25|Add0~28_combout  = ((\inst11|$00000|auto_generated|result_node[14]~49_combout  $ (\inst33|out[14]~99_combout  $ (!\inst25|Add0~27 )))) # (GND)
// \inst25|Add0~29  = CARRY((\inst11|$00000|auto_generated|result_node[14]~49_combout  & ((\inst33|out[14]~99_combout ) # (!\inst25|Add0~27 ))) # (!\inst11|$00000|auto_generated|result_node[14]~49_combout  & (\inst33|out[14]~99_combout  & !\inst25|Add0~27 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[14]~49_combout ),
	.datab(\inst33|out[14]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~27 ),
	.combout(\inst25|Add0~28_combout ),
	.cout(\inst25|Add0~29 ));
// synopsys translate_off
defparam \inst25|Add0~28 .lut_mask = 16'h698E;
defparam \inst25|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~149 (
// Equation(s):
// \inst25|result~149_combout  = (\inst33|out[14]~99_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[14]~99_combout ))))

	.dataa(\inst33|out[14]~99_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[14]~99_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~149 .lut_mask = 16'hEEFA;
defparam \inst25|result~149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[14]~150 (
// Equation(s):
// \inst25|result[14]~150_combout  = (\inst33|out[14]~99_combout  & (\inst11|$00000|auto_generated|result_node[14]~49_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[14]~99_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[14]~49_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[14]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[14]~150 .lut_mask = 16'h0088;
defparam \inst25|result[14]~150 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[14]~151 (
// Equation(s):
// \inst25|result[14]~151_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~149_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[14]~150_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~149_combout ),
	.datab(\inst25|result[14]~150_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[14]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[14]~151 .lut_mask = 16'hA0CF;
defparam \inst25|result[14]~151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[14] (
// Equation(s):
// \inst25|result [14] = (\inst25|result[36]~0_combout  & (((\inst25|result[14]~151_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[14]~151_combout  & ((\inst25|Add0~28_combout ))) # (!\inst25|result[14]~151_combout  & 
// (\inst25|Add1~28_combout ))))

	.dataa(\inst25|Add1~28_combout ),
	.datab(\inst25|Add0~28_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[14]~151_combout ),
	.cin(gnd),
	.combout(\inst25|result [14]),
	.cout());
// synopsys translate_off
defparam \inst25|result[14] .lut_mask = 16'hFC0A;
defparam \inst25|result[14] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[14] (
	.clk(\clock~input_o ),
	.d(\inst25|result [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[14] .is_wysiwyg = "true";
defparam \inst8|MEMresult[14] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[14] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[14] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[14]~49 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[14]~49_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a14~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [14])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datab(\inst41|WB_ALUOut [14]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[14]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[14]~49 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[14]~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[27] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[14]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[14]~49_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a14 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~121 (
// Equation(s):
// \inst18|ARRAY~121_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [27])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a14~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [27]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~121 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~121 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[14] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[14] .is_wysiwyg = "true";
defparam \inst|EXRD2[14] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[14]~98 (
// Equation(s):
// \inst34|out[14]~98_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[14]~49_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [14])))))

	.dataa(\inst10|$00000|auto_generated|result_node[14]~49_combout ),
	.datab(\inst|EXRD2 [14]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[14]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[14]~98 .lut_mask = 16'h00AC;
defparam \inst34|out[14]~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[14]~99 (
// Equation(s):
// \inst34|out[14]~99_combout  = (\inst34|out[14]~98_combout ) # ((\inst8|MEMresult [14] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[14]~98_combout ),
	.datab(\inst8|MEMresult [14]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[14]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[14]~99 .lut_mask = 16'hEAEA;
defparam \inst34|out[14]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[14]~49 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[14]~49_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[14]~99_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[14]~99_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[14]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[14]~49 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[14]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~30 (
// Equation(s):
// \inst25|Add1~30_combout  = (\inst11|$00000|auto_generated|result_node[15]~48_combout  & ((\inst33|out[15]~97_combout  & (!\inst25|Add1~29 )) # (!\inst33|out[15]~97_combout  & ((\inst25|Add1~29 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[15]~48_combout  & ((\inst33|out[15]~97_combout  & (\inst25|Add1~29  & VCC)) # (!\inst33|out[15]~97_combout  & (!\inst25|Add1~29 ))))
// \inst25|Add1~31  = CARRY((\inst11|$00000|auto_generated|result_node[15]~48_combout  & ((!\inst25|Add1~29 ) # (!\inst33|out[15]~97_combout ))) # (!\inst11|$00000|auto_generated|result_node[15]~48_combout  & (!\inst33|out[15]~97_combout  & !\inst25|Add1~29 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[15]~48_combout ),
	.datab(\inst33|out[15]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~29 ),
	.combout(\inst25|Add1~30_combout ),
	.cout(\inst25|Add1~31 ));
// synopsys translate_off
defparam \inst25|Add1~30 .lut_mask = 16'h692B;
defparam \inst25|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~30 (
// Equation(s):
// \inst25|Add0~30_combout  = (\inst11|$00000|auto_generated|result_node[15]~48_combout  & ((\inst33|out[15]~97_combout  & (\inst25|Add0~29  & VCC)) # (!\inst33|out[15]~97_combout  & (!\inst25|Add0~29 )))) # 
// (!\inst11|$00000|auto_generated|result_node[15]~48_combout  & ((\inst33|out[15]~97_combout  & (!\inst25|Add0~29 )) # (!\inst33|out[15]~97_combout  & ((\inst25|Add0~29 ) # (GND)))))
// \inst25|Add0~31  = CARRY((\inst11|$00000|auto_generated|result_node[15]~48_combout  & (!\inst33|out[15]~97_combout  & !\inst25|Add0~29 )) # (!\inst11|$00000|auto_generated|result_node[15]~48_combout  & ((!\inst25|Add0~29 ) # (!\inst33|out[15]~97_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[15]~48_combout ),
	.datab(\inst33|out[15]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~29 ),
	.combout(\inst25|Add0~30_combout ),
	.cout(\inst25|Add0~31 ));
// synopsys translate_off
defparam \inst25|Add0~30 .lut_mask = 16'h9617;
defparam \inst25|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~146 (
// Equation(s):
// \inst25|result~146_combout  = (\inst33|out[15]~97_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[15]~97_combout ))))

	.dataa(\inst33|out[15]~97_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[15]~97_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~146 .lut_mask = 16'hEEFA;
defparam \inst25|result~146 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[15]~147 (
// Equation(s):
// \inst25|result[15]~147_combout  = (\inst33|out[15]~97_combout  & (\inst11|$00000|auto_generated|result_node[15]~48_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[15]~97_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[15]~48_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[15]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[15]~147 .lut_mask = 16'h0088;
defparam \inst25|result[15]~147 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[15]~148 (
// Equation(s):
// \inst25|result[15]~148_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~146_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[15]~147_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~146_combout ),
	.datab(\inst25|result[15]~147_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[15]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[15]~148 .lut_mask = 16'hA0CF;
defparam \inst25|result[15]~148 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[15] (
// Equation(s):
// \inst25|result [15] = (\inst25|result[36]~0_combout  & (((\inst25|result[15]~148_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[15]~148_combout  & ((\inst25|Add0~30_combout ))) # (!\inst25|result[15]~148_combout  & 
// (\inst25|Add1~30_combout ))))

	.dataa(\inst25|Add1~30_combout ),
	.datab(\inst25|Add0~30_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[15]~148_combout ),
	.cin(gnd),
	.combout(\inst25|result [15]),
	.cout());
// synopsys translate_off
defparam \inst25|result[15] .lut_mask = 16'hFC0A;
defparam \inst25|result[15] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[15] (
	.clk(\clock~input_o ),
	.d(\inst25|result [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[15] .is_wysiwyg = "true";
defparam \inst8|MEMresult[15] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[15] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[15] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[15]~48 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[15]~48_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a15~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [15])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datab(\inst41|WB_ALUOut [15]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[15]~48 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[28] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[15]~48_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a15 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~120 (
// Equation(s):
// \inst18|ARRAY~120_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [28])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a15~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [28]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~120 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~120 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[15] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[15] .is_wysiwyg = "true";
defparam \inst|EXRD2[15] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[15]~96 (
// Equation(s):
// \inst34|out[15]~96_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[15]~48_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [15])))))

	.dataa(\inst10|$00000|auto_generated|result_node[15]~48_combout ),
	.datab(\inst|EXRD2 [15]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[15]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[15]~96 .lut_mask = 16'h00AC;
defparam \inst34|out[15]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[15]~97 (
// Equation(s):
// \inst34|out[15]~97_combout  = (\inst34|out[15]~96_combout ) # ((\inst8|MEMresult [15] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[15]~96_combout ),
	.datab(\inst8|MEMresult [15]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[15]~97 .lut_mask = 16'hEAEA;
defparam \inst34|out[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[15]~48 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[15]~48_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[15]~97_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[15]~97_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[15]~48 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~32 (
// Equation(s):
// \inst25|Add1~32_combout  = ((\inst11|$00000|auto_generated|result_node[16]~47_combout  $ (\inst33|out[16]~95_combout  $ (\inst25|Add1~31 )))) # (GND)
// \inst25|Add1~33  = CARRY((\inst11|$00000|auto_generated|result_node[16]~47_combout  & (\inst33|out[16]~95_combout  & !\inst25|Add1~31 )) # (!\inst11|$00000|auto_generated|result_node[16]~47_combout  & ((\inst33|out[16]~95_combout ) # (!\inst25|Add1~31 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[16]~47_combout ),
	.datab(\inst33|out[16]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~31 ),
	.combout(\inst25|Add1~32_combout ),
	.cout(\inst25|Add1~33 ));
// synopsys translate_off
defparam \inst25|Add1~32 .lut_mask = 16'h964D;
defparam \inst25|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~32 (
// Equation(s):
// \inst25|Add0~32_combout  = ((\inst11|$00000|auto_generated|result_node[16]~47_combout  $ (\inst33|out[16]~95_combout  $ (!\inst25|Add0~31 )))) # (GND)
// \inst25|Add0~33  = CARRY((\inst11|$00000|auto_generated|result_node[16]~47_combout  & ((\inst33|out[16]~95_combout ) # (!\inst25|Add0~31 ))) # (!\inst11|$00000|auto_generated|result_node[16]~47_combout  & (\inst33|out[16]~95_combout  & !\inst25|Add0~31 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[16]~47_combout ),
	.datab(\inst33|out[16]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~31 ),
	.combout(\inst25|Add0~32_combout ),
	.cout(\inst25|Add0~33 ));
// synopsys translate_off
defparam \inst25|Add0~32 .lut_mask = 16'h698E;
defparam \inst25|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~143 (
// Equation(s):
// \inst25|result~143_combout  = (\inst33|out[16]~95_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[16]~95_combout ))))

	.dataa(\inst33|out[16]~95_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[16]~95_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~143 .lut_mask = 16'hEEFA;
defparam \inst25|result~143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[16]~144 (
// Equation(s):
// \inst25|result[16]~144_combout  = (\inst33|out[16]~95_combout  & (\inst11|$00000|auto_generated|result_node[16]~47_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[16]~95_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[16]~47_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[16]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[16]~144 .lut_mask = 16'h0088;
defparam \inst25|result[16]~144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[16]~145 (
// Equation(s):
// \inst25|result[16]~145_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~143_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[16]~144_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~143_combout ),
	.datab(\inst25|result[16]~144_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[16]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[16]~145 .lut_mask = 16'hA0CF;
defparam \inst25|result[16]~145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[16] (
// Equation(s):
// \inst25|result [16] = (\inst25|result[36]~0_combout  & (((\inst25|result[16]~145_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[16]~145_combout  & ((\inst25|Add0~32_combout ))) # (!\inst25|result[16]~145_combout  & 
// (\inst25|Add1~32_combout ))))

	.dataa(\inst25|Add1~32_combout ),
	.datab(\inst25|Add0~32_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[16]~145_combout ),
	.cin(gnd),
	.combout(\inst25|result [16]),
	.cout());
// synopsys translate_off
defparam \inst25|result[16] .lut_mask = 16'hFC0A;
defparam \inst25|result[16] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[16] (
	.clk(\clock~input_o ),
	.d(\inst25|result [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[16] .is_wysiwyg = "true";
defparam \inst8|MEMresult[16] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~0 (
// Equation(s):
// \inst40|always1~0_combout  = (!\inst8|MEMresult [16] & (!\inst8|MEMresult [15] & (!\inst8|MEMresult [14] & !\inst8|MEMresult [13])))

	.dataa(\inst8|MEMresult [16]),
	.datab(\inst8|MEMresult [15]),
	.datac(\inst8|MEMresult [14]),
	.datad(\inst8|MEMresult [13]),
	.cin(gnd),
	.combout(\inst40|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~0 .lut_mask = 16'h0001;
defparam \inst40|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[20] (
	.clk(\clock~input_o ),
	.d(\inst34|out[20]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[20] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [20]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[20] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[20] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[20]~43 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[20]~43_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [20])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(\inst41|WB_ALUOut [20]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[20]~43 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[33] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[20]~43_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a20 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~115 (
// Equation(s):
// \inst18|ARRAY~115_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [33])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a20~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [33]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a20~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~115 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~115 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[20] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[20] .is_wysiwyg = "true";
defparam \inst|EXRD2[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[20]~86 (
// Equation(s):
// \inst34|out[20]~86_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[20]~43_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [20])))))

	.dataa(\inst10|$00000|auto_generated|result_node[20]~43_combout ),
	.datab(\inst|EXRD2 [20]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[20]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[20]~86 .lut_mask = 16'h00AC;
defparam \inst34|out[20]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[20]~87 (
// Equation(s):
// \inst34|out[20]~87_combout  = (\inst34|out[20]~86_combout ) # ((\inst8|MEMresult [20] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[20]~86_combout ),
	.datab(\inst8|MEMresult [20]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[20]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[20]~87 .lut_mask = 16'hEAEA;
defparam \inst34|out[20]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[20]~43 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[20]~43_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[20]~87_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[20]~87_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[20]~43 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[33] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[20]~43_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~47 (
// Equation(s):
// \inst18|ARRAY~47_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [33])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a20~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [33]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~47 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[20] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[20] .is_wysiwyg = "true";
defparam \inst|EXRD1[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[20]~86 (
// Equation(s):
// \inst33|out[20]~86_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[20]~43_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [20])))))

	.dataa(\inst10|$00000|auto_generated|result_node[20]~43_combout ),
	.datab(\inst|EXRD1 [20]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[20]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[20]~86 .lut_mask = 16'h00AC;
defparam \inst33|out[20]~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[20]~87 (
// Equation(s):
// \inst33|out[20]~87_combout  = (\inst33|out[20]~86_combout ) # ((\inst8|MEMresult [20] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[20]~86_combout ),
	.datab(\inst8|MEMresult [20]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[20]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[20]~87 .lut_mask = 16'hEAEA;
defparam \inst33|out[20]~87 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[19] (
	.clk(\clock~input_o ),
	.d(\inst34|out[19]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[19] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [19]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[32] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[19]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[19]~44_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~48 (
// Equation(s):
// \inst18|ARRAY~48_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [32])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a19~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [32]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~48 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[19] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[19] .is_wysiwyg = "true";
defparam \inst|EXRD1[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[19]~88 (
// Equation(s):
// \inst33|out[19]~88_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[19]~44_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [19])))))

	.dataa(\inst10|$00000|auto_generated|result_node[19]~44_combout ),
	.datab(\inst|EXRD1 [19]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[19]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[19]~88 .lut_mask = 16'h00AC;
defparam \inst33|out[19]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[19]~89 (
// Equation(s):
// \inst33|out[19]~89_combout  = (\inst33|out[19]~88_combout ) # ((\inst8|MEMresult [19] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[19]~88_combout ),
	.datab(\inst8|MEMresult [19]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[19]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[19]~89 .lut_mask = 16'hEAEA;
defparam \inst33|out[19]~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[18] (
	.clk(\clock~input_o ),
	.d(\inst34|out[18]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[18] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [18]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[31] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[18]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[18]~45_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~49 (
// Equation(s):
// \inst18|ARRAY~49_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [31])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a18~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [31]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~49 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[18] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[18] .is_wysiwyg = "true";
defparam \inst|EXRD1[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[18]~90 (
// Equation(s):
// \inst33|out[18]~90_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[18]~45_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [18])))))

	.dataa(\inst10|$00000|auto_generated|result_node[18]~45_combout ),
	.datab(\inst|EXRD1 [18]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[18]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[18]~90 .lut_mask = 16'h00AC;
defparam \inst33|out[18]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[18]~91 (
// Equation(s):
// \inst33|out[18]~91_combout  = (\inst33|out[18]~90_combout ) # ((\inst8|MEMresult [18] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[18]~90_combout ),
	.datab(\inst8|MEMresult [18]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[18]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[18]~91 .lut_mask = 16'hEAEA;
defparam \inst33|out[18]~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[17] (
	.clk(\clock~input_o ),
	.d(\inst34|out[17]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[17] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [17]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[30] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[17]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[17]~46_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~50 (
// Equation(s):
// \inst18|ARRAY~50_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [30])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a17~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [30]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~50 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[17] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[17] .is_wysiwyg = "true";
defparam \inst|EXRD1[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[17]~92 (
// Equation(s):
// \inst33|out[17]~92_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[17]~46_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [17])))))

	.dataa(\inst10|$00000|auto_generated|result_node[17]~46_combout ),
	.datab(\inst|EXRD1 [17]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[17]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[17]~92 .lut_mask = 16'h00AC;
defparam \inst33|out[17]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[17]~93 (
// Equation(s):
// \inst33|out[17]~93_combout  = (\inst33|out[17]~92_combout ) # ((\inst8|MEMresult [17] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[17]~92_combout ),
	.datab(\inst8|MEMresult [17]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[17]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[17]~93 .lut_mask = 16'hEAEA;
defparam \inst33|out[17]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~34 (
// Equation(s):
// \inst25|Add1~34_combout  = (\inst11|$00000|auto_generated|result_node[17]~46_combout  & ((\inst33|out[17]~93_combout  & (!\inst25|Add1~33 )) # (!\inst33|out[17]~93_combout  & ((\inst25|Add1~33 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[17]~46_combout  & ((\inst33|out[17]~93_combout  & (\inst25|Add1~33  & VCC)) # (!\inst33|out[17]~93_combout  & (!\inst25|Add1~33 ))))
// \inst25|Add1~35  = CARRY((\inst11|$00000|auto_generated|result_node[17]~46_combout  & ((!\inst25|Add1~33 ) # (!\inst33|out[17]~93_combout ))) # (!\inst11|$00000|auto_generated|result_node[17]~46_combout  & (!\inst33|out[17]~93_combout  & !\inst25|Add1~33 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[17]~46_combout ),
	.datab(\inst33|out[17]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~33 ),
	.combout(\inst25|Add1~34_combout ),
	.cout(\inst25|Add1~35 ));
// synopsys translate_off
defparam \inst25|Add1~34 .lut_mask = 16'h692B;
defparam \inst25|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~34 (
// Equation(s):
// \inst25|Add0~34_combout  = (\inst11|$00000|auto_generated|result_node[17]~46_combout  & ((\inst33|out[17]~93_combout  & (\inst25|Add0~33  & VCC)) # (!\inst33|out[17]~93_combout  & (!\inst25|Add0~33 )))) # 
// (!\inst11|$00000|auto_generated|result_node[17]~46_combout  & ((\inst33|out[17]~93_combout  & (!\inst25|Add0~33 )) # (!\inst33|out[17]~93_combout  & ((\inst25|Add0~33 ) # (GND)))))
// \inst25|Add0~35  = CARRY((\inst11|$00000|auto_generated|result_node[17]~46_combout  & (!\inst33|out[17]~93_combout  & !\inst25|Add0~33 )) # (!\inst11|$00000|auto_generated|result_node[17]~46_combout  & ((!\inst25|Add0~33 ) # (!\inst33|out[17]~93_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[17]~46_combout ),
	.datab(\inst33|out[17]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~33 ),
	.combout(\inst25|Add0~34_combout ),
	.cout(\inst25|Add0~35 ));
// synopsys translate_off
defparam \inst25|Add0~34 .lut_mask = 16'h9617;
defparam \inst25|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~140 (
// Equation(s):
// \inst25|result~140_combout  = (\inst33|out[17]~93_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[17]~93_combout ))))

	.dataa(\inst33|out[17]~93_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[17]~93_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~140 .lut_mask = 16'hEEFA;
defparam \inst25|result~140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[17]~141 (
// Equation(s):
// \inst25|result[17]~141_combout  = (\inst33|out[17]~93_combout  & (\inst11|$00000|auto_generated|result_node[17]~46_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[17]~93_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[17]~46_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[17]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[17]~141 .lut_mask = 16'h0088;
defparam \inst25|result[17]~141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[17]~142 (
// Equation(s):
// \inst25|result[17]~142_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~140_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[17]~141_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~140_combout ),
	.datab(\inst25|result[17]~141_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[17]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[17]~142 .lut_mask = 16'hA0CF;
defparam \inst25|result[17]~142 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[17] (
// Equation(s):
// \inst25|result [17] = (\inst25|result[36]~0_combout  & (((\inst25|result[17]~142_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[17]~142_combout  & ((\inst25|Add0~34_combout ))) # (!\inst25|result[17]~142_combout  & 
// (\inst25|Add1~34_combout ))))

	.dataa(\inst25|Add1~34_combout ),
	.datab(\inst25|Add0~34_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[17]~142_combout ),
	.cin(gnd),
	.combout(\inst25|result [17]),
	.cout());
// synopsys translate_off
defparam \inst25|result[17] .lut_mask = 16'hFC0A;
defparam \inst25|result[17] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[17] (
	.clk(\clock~input_o ),
	.d(\inst25|result [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[17] .is_wysiwyg = "true";
defparam \inst8|MEMresult[17] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[17] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[17] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[17]~46 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[17]~46_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a17~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [17])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(\inst41|WB_ALUOut [17]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[17]~46 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[30] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[17]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[17]~46_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a17 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~118 (
// Equation(s):
// \inst18|ARRAY~118_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [30])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a17~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [30]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a17~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~118 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~118 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[17] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[17] .is_wysiwyg = "true";
defparam \inst|EXRD2[17] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[17]~92 (
// Equation(s):
// \inst34|out[17]~92_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[17]~46_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [17])))))

	.dataa(\inst10|$00000|auto_generated|result_node[17]~46_combout ),
	.datab(\inst|EXRD2 [17]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[17]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[17]~92 .lut_mask = 16'h00AC;
defparam \inst34|out[17]~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[17]~93 (
// Equation(s):
// \inst34|out[17]~93_combout  = (\inst34|out[17]~92_combout ) # ((\inst8|MEMresult [17] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[17]~92_combout ),
	.datab(\inst8|MEMresult [17]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[17]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[17]~93 .lut_mask = 16'hEAEA;
defparam \inst34|out[17]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[17]~46 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[17]~46_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[17]~93_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[17]~93_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[17]~46 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~36 (
// Equation(s):
// \inst25|Add1~36_combout  = ((\inst11|$00000|auto_generated|result_node[18]~45_combout  $ (\inst33|out[18]~91_combout  $ (\inst25|Add1~35 )))) # (GND)
// \inst25|Add1~37  = CARRY((\inst11|$00000|auto_generated|result_node[18]~45_combout  & (\inst33|out[18]~91_combout  & !\inst25|Add1~35 )) # (!\inst11|$00000|auto_generated|result_node[18]~45_combout  & ((\inst33|out[18]~91_combout ) # (!\inst25|Add1~35 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[18]~45_combout ),
	.datab(\inst33|out[18]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~35 ),
	.combout(\inst25|Add1~36_combout ),
	.cout(\inst25|Add1~37 ));
// synopsys translate_off
defparam \inst25|Add1~36 .lut_mask = 16'h964D;
defparam \inst25|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~36 (
// Equation(s):
// \inst25|Add0~36_combout  = ((\inst11|$00000|auto_generated|result_node[18]~45_combout  $ (\inst33|out[18]~91_combout  $ (!\inst25|Add0~35 )))) # (GND)
// \inst25|Add0~37  = CARRY((\inst11|$00000|auto_generated|result_node[18]~45_combout  & ((\inst33|out[18]~91_combout ) # (!\inst25|Add0~35 ))) # (!\inst11|$00000|auto_generated|result_node[18]~45_combout  & (\inst33|out[18]~91_combout  & !\inst25|Add0~35 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[18]~45_combout ),
	.datab(\inst33|out[18]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~35 ),
	.combout(\inst25|Add0~36_combout ),
	.cout(\inst25|Add0~37 ));
// synopsys translate_off
defparam \inst25|Add0~36 .lut_mask = 16'h698E;
defparam \inst25|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~137 (
// Equation(s):
// \inst25|result~137_combout  = (\inst33|out[18]~91_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[18]~91_combout ))))

	.dataa(\inst33|out[18]~91_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[18]~91_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~137 .lut_mask = 16'hEEFA;
defparam \inst25|result~137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[18]~138 (
// Equation(s):
// \inst25|result[18]~138_combout  = (\inst33|out[18]~91_combout  & (\inst11|$00000|auto_generated|result_node[18]~45_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[18]~91_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[18]~45_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[18]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[18]~138 .lut_mask = 16'h0088;
defparam \inst25|result[18]~138 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[18]~139 (
// Equation(s):
// \inst25|result[18]~139_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~137_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[18]~138_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~137_combout ),
	.datab(\inst25|result[18]~138_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[18]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[18]~139 .lut_mask = 16'hA0CF;
defparam \inst25|result[18]~139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[18] (
// Equation(s):
// \inst25|result [18] = (\inst25|result[36]~0_combout  & (((\inst25|result[18]~139_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[18]~139_combout  & ((\inst25|Add0~36_combout ))) # (!\inst25|result[18]~139_combout  & 
// (\inst25|Add1~36_combout ))))

	.dataa(\inst25|Add1~36_combout ),
	.datab(\inst25|Add0~36_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[18]~139_combout ),
	.cin(gnd),
	.combout(\inst25|result [18]),
	.cout());
// synopsys translate_off
defparam \inst25|result[18] .lut_mask = 16'hFC0A;
defparam \inst25|result[18] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[18] (
	.clk(\clock~input_o ),
	.d(\inst25|result [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[18] .is_wysiwyg = "true";
defparam \inst8|MEMresult[18] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[18] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[18] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[18]~45 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[18]~45_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a18~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [18])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(\inst41|WB_ALUOut [18]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[18]~45 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[31] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[18]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[18]~45_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a18 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~117 (
// Equation(s):
// \inst18|ARRAY~117_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [31])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a18~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [31]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a18~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~117 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~117 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[18] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[18] .is_wysiwyg = "true";
defparam \inst|EXRD2[18] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[18]~90 (
// Equation(s):
// \inst34|out[18]~90_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[18]~45_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [18])))))

	.dataa(\inst10|$00000|auto_generated|result_node[18]~45_combout ),
	.datab(\inst|EXRD2 [18]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[18]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[18]~90 .lut_mask = 16'h00AC;
defparam \inst34|out[18]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[18]~91 (
// Equation(s):
// \inst34|out[18]~91_combout  = (\inst34|out[18]~90_combout ) # ((\inst8|MEMresult [18] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[18]~90_combout ),
	.datab(\inst8|MEMresult [18]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[18]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[18]~91 .lut_mask = 16'hEAEA;
defparam \inst34|out[18]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[18]~45 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[18]~45_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[18]~91_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[18]~91_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[18]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[18]~45 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[18]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~38 (
// Equation(s):
// \inst25|Add1~38_combout  = (\inst11|$00000|auto_generated|result_node[19]~44_combout  & ((\inst33|out[19]~89_combout  & (!\inst25|Add1~37 )) # (!\inst33|out[19]~89_combout  & ((\inst25|Add1~37 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[19]~44_combout  & ((\inst33|out[19]~89_combout  & (\inst25|Add1~37  & VCC)) # (!\inst33|out[19]~89_combout  & (!\inst25|Add1~37 ))))
// \inst25|Add1~39  = CARRY((\inst11|$00000|auto_generated|result_node[19]~44_combout  & ((!\inst25|Add1~37 ) # (!\inst33|out[19]~89_combout ))) # (!\inst11|$00000|auto_generated|result_node[19]~44_combout  & (!\inst33|out[19]~89_combout  & !\inst25|Add1~37 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[19]~44_combout ),
	.datab(\inst33|out[19]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~37 ),
	.combout(\inst25|Add1~38_combout ),
	.cout(\inst25|Add1~39 ));
// synopsys translate_off
defparam \inst25|Add1~38 .lut_mask = 16'h692B;
defparam \inst25|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~38 (
// Equation(s):
// \inst25|Add0~38_combout  = (\inst11|$00000|auto_generated|result_node[19]~44_combout  & ((\inst33|out[19]~89_combout  & (\inst25|Add0~37  & VCC)) # (!\inst33|out[19]~89_combout  & (!\inst25|Add0~37 )))) # 
// (!\inst11|$00000|auto_generated|result_node[19]~44_combout  & ((\inst33|out[19]~89_combout  & (!\inst25|Add0~37 )) # (!\inst33|out[19]~89_combout  & ((\inst25|Add0~37 ) # (GND)))))
// \inst25|Add0~39  = CARRY((\inst11|$00000|auto_generated|result_node[19]~44_combout  & (!\inst33|out[19]~89_combout  & !\inst25|Add0~37 )) # (!\inst11|$00000|auto_generated|result_node[19]~44_combout  & ((!\inst25|Add0~37 ) # (!\inst33|out[19]~89_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[19]~44_combout ),
	.datab(\inst33|out[19]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~37 ),
	.combout(\inst25|Add0~38_combout ),
	.cout(\inst25|Add0~39 ));
// synopsys translate_off
defparam \inst25|Add0~38 .lut_mask = 16'h9617;
defparam \inst25|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~134 (
// Equation(s):
// \inst25|result~134_combout  = (\inst33|out[19]~89_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[19]~89_combout ))))

	.dataa(\inst33|out[19]~89_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[19]~89_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~134 .lut_mask = 16'hEEFA;
defparam \inst25|result~134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[19]~135 (
// Equation(s):
// \inst25|result[19]~135_combout  = (\inst33|out[19]~89_combout  & (\inst11|$00000|auto_generated|result_node[19]~44_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[19]~89_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[19]~44_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[19]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[19]~135 .lut_mask = 16'h0088;
defparam \inst25|result[19]~135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[19]~136 (
// Equation(s):
// \inst25|result[19]~136_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~134_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[19]~135_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~134_combout ),
	.datab(\inst25|result[19]~135_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[19]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[19]~136 .lut_mask = 16'hA0CF;
defparam \inst25|result[19]~136 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[19] (
// Equation(s):
// \inst25|result [19] = (\inst25|result[36]~0_combout  & (((\inst25|result[19]~136_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[19]~136_combout  & ((\inst25|Add0~38_combout ))) # (!\inst25|result[19]~136_combout  & 
// (\inst25|Add1~38_combout ))))

	.dataa(\inst25|Add1~38_combout ),
	.datab(\inst25|Add0~38_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[19]~136_combout ),
	.cin(gnd),
	.combout(\inst25|result [19]),
	.cout());
// synopsys translate_off
defparam \inst25|result[19] .lut_mask = 16'hFC0A;
defparam \inst25|result[19] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[19] (
	.clk(\clock~input_o ),
	.d(\inst25|result [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[19] .is_wysiwyg = "true";
defparam \inst8|MEMresult[19] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[19] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[19] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[19]~44 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[19]~44_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a19~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [19])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(\inst41|WB_ALUOut [19]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[19]~44 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[32] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[19]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[19]~44_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a19 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~116 (
// Equation(s):
// \inst18|ARRAY~116_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [32])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a19~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [32]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a19~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~116 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~116 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[19] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[19] .is_wysiwyg = "true";
defparam \inst|EXRD2[19] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[19]~88 (
// Equation(s):
// \inst34|out[19]~88_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[19]~44_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [19])))))

	.dataa(\inst10|$00000|auto_generated|result_node[19]~44_combout ),
	.datab(\inst|EXRD2 [19]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[19]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[19]~88 .lut_mask = 16'h00AC;
defparam \inst34|out[19]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[19]~89 (
// Equation(s):
// \inst34|out[19]~89_combout  = (\inst34|out[19]~88_combout ) # ((\inst8|MEMresult [19] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[19]~88_combout ),
	.datab(\inst8|MEMresult [19]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[19]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[19]~89 .lut_mask = 16'hEAEA;
defparam \inst34|out[19]~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[19]~44 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[19]~44_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[19]~89_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[19]~89_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[19]~44 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~40 (
// Equation(s):
// \inst25|Add1~40_combout  = ((\inst11|$00000|auto_generated|result_node[20]~43_combout  $ (\inst33|out[20]~87_combout  $ (\inst25|Add1~39 )))) # (GND)
// \inst25|Add1~41  = CARRY((\inst11|$00000|auto_generated|result_node[20]~43_combout  & (\inst33|out[20]~87_combout  & !\inst25|Add1~39 )) # (!\inst11|$00000|auto_generated|result_node[20]~43_combout  & ((\inst33|out[20]~87_combout ) # (!\inst25|Add1~39 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[20]~43_combout ),
	.datab(\inst33|out[20]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~39 ),
	.combout(\inst25|Add1~40_combout ),
	.cout(\inst25|Add1~41 ));
// synopsys translate_off
defparam \inst25|Add1~40 .lut_mask = 16'h964D;
defparam \inst25|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~40 (
// Equation(s):
// \inst25|Add0~40_combout  = ((\inst11|$00000|auto_generated|result_node[20]~43_combout  $ (\inst33|out[20]~87_combout  $ (!\inst25|Add0~39 )))) # (GND)
// \inst25|Add0~41  = CARRY((\inst11|$00000|auto_generated|result_node[20]~43_combout  & ((\inst33|out[20]~87_combout ) # (!\inst25|Add0~39 ))) # (!\inst11|$00000|auto_generated|result_node[20]~43_combout  & (\inst33|out[20]~87_combout  & !\inst25|Add0~39 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[20]~43_combout ),
	.datab(\inst33|out[20]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~39 ),
	.combout(\inst25|Add0~40_combout ),
	.cout(\inst25|Add0~41 ));
// synopsys translate_off
defparam \inst25|Add0~40 .lut_mask = 16'h698E;
defparam \inst25|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~131 (
// Equation(s):
// \inst25|result~131_combout  = (\inst33|out[20]~87_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[20]~87_combout ))))

	.dataa(\inst33|out[20]~87_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[20]~87_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~131 .lut_mask = 16'hEEFA;
defparam \inst25|result~131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[20]~132 (
// Equation(s):
// \inst25|result[20]~132_combout  = (\inst33|out[20]~87_combout  & (\inst11|$00000|auto_generated|result_node[20]~43_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[20]~87_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[20]~43_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[20]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[20]~132 .lut_mask = 16'h0088;
defparam \inst25|result[20]~132 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[20]~133 (
// Equation(s):
// \inst25|result[20]~133_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~131_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[20]~132_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~131_combout ),
	.datab(\inst25|result[20]~132_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[20]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[20]~133 .lut_mask = 16'hA0CF;
defparam \inst25|result[20]~133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[20] (
// Equation(s):
// \inst25|result [20] = (\inst25|result[36]~0_combout  & (((\inst25|result[20]~133_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[20]~133_combout  & ((\inst25|Add0~40_combout ))) # (!\inst25|result[20]~133_combout  & 
// (\inst25|Add1~40_combout ))))

	.dataa(\inst25|Add1~40_combout ),
	.datab(\inst25|Add0~40_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[20]~133_combout ),
	.cin(gnd),
	.combout(\inst25|result [20]),
	.cout());
// synopsys translate_off
defparam \inst25|result[20] .lut_mask = 16'hFC0A;
defparam \inst25|result[20] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[20] (
	.clk(\clock~input_o ),
	.d(\inst25|result [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[20] .is_wysiwyg = "true";
defparam \inst8|MEMresult[20] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~1 (
// Equation(s):
// \inst40|always1~1_combout  = (!\inst8|MEMresult [20] & (!\inst8|MEMresult [19] & (!\inst8|MEMresult [18] & !\inst8|MEMresult [17])))

	.dataa(\inst8|MEMresult [20]),
	.datab(\inst8|MEMresult [19]),
	.datac(\inst8|MEMresult [18]),
	.datad(\inst8|MEMresult [17]),
	.cin(gnd),
	.combout(\inst40|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~1 .lut_mask = 16'h0001;
defparam \inst40|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[24] (
	.clk(\clock~input_o ),
	.d(\inst34|out[24]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[24] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [24]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[24] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[24] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[24]~39 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[24]~39_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a24~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [24])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datab(\inst41|WB_ALUOut [24]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[24]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[24]~39 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[24]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[37] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[24]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[24]~39_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a24 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~111 (
// Equation(s):
// \inst18|ARRAY~111_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [37])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a24~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [37]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a24~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~111 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~111 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[24] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[24] .is_wysiwyg = "true";
defparam \inst|EXRD2[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[24]~78 (
// Equation(s):
// \inst34|out[24]~78_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[24]~39_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [24])))))

	.dataa(\inst10|$00000|auto_generated|result_node[24]~39_combout ),
	.datab(\inst|EXRD2 [24]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[24]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[24]~78 .lut_mask = 16'h00AC;
defparam \inst34|out[24]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[24]~79 (
// Equation(s):
// \inst34|out[24]~79_combout  = (\inst34|out[24]~78_combout ) # ((\inst8|MEMresult [24] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[24]~78_combout ),
	.datab(\inst8|MEMresult [24]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[24]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[24]~79 .lut_mask = 16'hEAEA;
defparam \inst34|out[24]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[24]~39 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[24]~39_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[24]~79_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[24]~79_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[24]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[24]~39 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[24]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[37] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[24]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[24]~39_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~43 (
// Equation(s):
// \inst18|ARRAY~43_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [37])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a24~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [37]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~43 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[24] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[24] .is_wysiwyg = "true";
defparam \inst|EXRD1[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[24]~78 (
// Equation(s):
// \inst33|out[24]~78_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[24]~39_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [24])))))

	.dataa(\inst10|$00000|auto_generated|result_node[24]~39_combout ),
	.datab(\inst|EXRD1 [24]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[24]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[24]~78 .lut_mask = 16'h00AC;
defparam \inst33|out[24]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[24]~79 (
// Equation(s):
// \inst33|out[24]~79_combout  = (\inst33|out[24]~78_combout ) # ((\inst8|MEMresult [24] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[24]~78_combout ),
	.datab(\inst8|MEMresult [24]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[24]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[24]~79 .lut_mask = 16'hEAEA;
defparam \inst33|out[24]~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[23] (
	.clk(\clock~input_o ),
	.d(\inst34|out[23]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[23] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [23]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[36] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[23]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[23]~40_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~44 (
// Equation(s):
// \inst18|ARRAY~44_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [36])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a23~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [36]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~44 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[23] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[23] .is_wysiwyg = "true";
defparam \inst|EXRD1[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[23]~80 (
// Equation(s):
// \inst33|out[23]~80_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[23]~40_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [23])))))

	.dataa(\inst10|$00000|auto_generated|result_node[23]~40_combout ),
	.datab(\inst|EXRD1 [23]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[23]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[23]~80 .lut_mask = 16'h00AC;
defparam \inst33|out[23]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[23]~81 (
// Equation(s):
// \inst33|out[23]~81_combout  = (\inst33|out[23]~80_combout ) # ((\inst8|MEMresult [23] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[23]~80_combout ),
	.datab(\inst8|MEMresult [23]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[23]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[23]~81 .lut_mask = 16'hEAEA;
defparam \inst33|out[23]~81 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[22] (
	.clk(\clock~input_o ),
	.d(\inst34|out[22]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[22] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [22]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[35] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[22]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[22]~41_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~45 (
// Equation(s):
// \inst18|ARRAY~45_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [35])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a22~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [35]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~45 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[22] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[22] .is_wysiwyg = "true";
defparam \inst|EXRD1[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[22]~82 (
// Equation(s):
// \inst33|out[22]~82_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[22]~41_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [22])))))

	.dataa(\inst10|$00000|auto_generated|result_node[22]~41_combout ),
	.datab(\inst|EXRD1 [22]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[22]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[22]~82 .lut_mask = 16'h00AC;
defparam \inst33|out[22]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[22]~83 (
// Equation(s):
// \inst33|out[22]~83_combout  = (\inst33|out[22]~82_combout ) # ((\inst8|MEMresult [22] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[22]~82_combout ),
	.datab(\inst8|MEMresult [22]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[22]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[22]~83 .lut_mask = 16'hEAEA;
defparam \inst33|out[22]~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[21] (
	.clk(\clock~input_o ),
	.d(\inst34|out[21]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[21] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [21]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[34] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[21]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[21]~42_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~46 (
// Equation(s):
// \inst18|ARRAY~46_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [34])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a21~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [34]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~46 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[21] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[21] .is_wysiwyg = "true";
defparam \inst|EXRD1[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[21]~84 (
// Equation(s):
// \inst33|out[21]~84_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[21]~42_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [21])))))

	.dataa(\inst10|$00000|auto_generated|result_node[21]~42_combout ),
	.datab(\inst|EXRD1 [21]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[21]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[21]~84 .lut_mask = 16'h00AC;
defparam \inst33|out[21]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[21]~85 (
// Equation(s):
// \inst33|out[21]~85_combout  = (\inst33|out[21]~84_combout ) # ((\inst8|MEMresult [21] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[21]~84_combout ),
	.datab(\inst8|MEMresult [21]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[21]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[21]~85 .lut_mask = 16'hEAEA;
defparam \inst33|out[21]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~42 (
// Equation(s):
// \inst25|Add1~42_combout  = (\inst11|$00000|auto_generated|result_node[21]~42_combout  & ((\inst33|out[21]~85_combout  & (!\inst25|Add1~41 )) # (!\inst33|out[21]~85_combout  & ((\inst25|Add1~41 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[21]~42_combout  & ((\inst33|out[21]~85_combout  & (\inst25|Add1~41  & VCC)) # (!\inst33|out[21]~85_combout  & (!\inst25|Add1~41 ))))
// \inst25|Add1~43  = CARRY((\inst11|$00000|auto_generated|result_node[21]~42_combout  & ((!\inst25|Add1~41 ) # (!\inst33|out[21]~85_combout ))) # (!\inst11|$00000|auto_generated|result_node[21]~42_combout  & (!\inst33|out[21]~85_combout  & !\inst25|Add1~41 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[21]~42_combout ),
	.datab(\inst33|out[21]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~41 ),
	.combout(\inst25|Add1~42_combout ),
	.cout(\inst25|Add1~43 ));
// synopsys translate_off
defparam \inst25|Add1~42 .lut_mask = 16'h692B;
defparam \inst25|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~42 (
// Equation(s):
// \inst25|Add0~42_combout  = (\inst11|$00000|auto_generated|result_node[21]~42_combout  & ((\inst33|out[21]~85_combout  & (\inst25|Add0~41  & VCC)) # (!\inst33|out[21]~85_combout  & (!\inst25|Add0~41 )))) # 
// (!\inst11|$00000|auto_generated|result_node[21]~42_combout  & ((\inst33|out[21]~85_combout  & (!\inst25|Add0~41 )) # (!\inst33|out[21]~85_combout  & ((\inst25|Add0~41 ) # (GND)))))
// \inst25|Add0~43  = CARRY((\inst11|$00000|auto_generated|result_node[21]~42_combout  & (!\inst33|out[21]~85_combout  & !\inst25|Add0~41 )) # (!\inst11|$00000|auto_generated|result_node[21]~42_combout  & ((!\inst25|Add0~41 ) # (!\inst33|out[21]~85_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[21]~42_combout ),
	.datab(\inst33|out[21]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~41 ),
	.combout(\inst25|Add0~42_combout ),
	.cout(\inst25|Add0~43 ));
// synopsys translate_off
defparam \inst25|Add0~42 .lut_mask = 16'h9617;
defparam \inst25|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~128 (
// Equation(s):
// \inst25|result~128_combout  = (\inst33|out[21]~85_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[21]~85_combout ))))

	.dataa(\inst33|out[21]~85_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[21]~85_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~128 .lut_mask = 16'hEEFA;
defparam \inst25|result~128 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[21]~129 (
// Equation(s):
// \inst25|result[21]~129_combout  = (\inst33|out[21]~85_combout  & (\inst11|$00000|auto_generated|result_node[21]~42_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[21]~85_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[21]~42_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[21]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[21]~129 .lut_mask = 16'h0088;
defparam \inst25|result[21]~129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[21]~130 (
// Equation(s):
// \inst25|result[21]~130_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~128_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[21]~129_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~128_combout ),
	.datab(\inst25|result[21]~129_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[21]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[21]~130 .lut_mask = 16'hA0CF;
defparam \inst25|result[21]~130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[21] (
// Equation(s):
// \inst25|result [21] = (\inst25|result[36]~0_combout  & (((\inst25|result[21]~130_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[21]~130_combout  & ((\inst25|Add0~42_combout ))) # (!\inst25|result[21]~130_combout  & 
// (\inst25|Add1~42_combout ))))

	.dataa(\inst25|Add1~42_combout ),
	.datab(\inst25|Add0~42_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[21]~130_combout ),
	.cin(gnd),
	.combout(\inst25|result [21]),
	.cout());
// synopsys translate_off
defparam \inst25|result[21] .lut_mask = 16'hFC0A;
defparam \inst25|result[21] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[21] (
	.clk(\clock~input_o ),
	.d(\inst25|result [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[21] .is_wysiwyg = "true";
defparam \inst8|MEMresult[21] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[21] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[21] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[21]~42 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[21]~42_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a21~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [21])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(\inst41|WB_ALUOut [21]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[21]~42 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[34] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[21]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[21]~42_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a21 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~114 (
// Equation(s):
// \inst18|ARRAY~114_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [34])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a21~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [34]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a21~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~114 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~114 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[21] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[21] .is_wysiwyg = "true";
defparam \inst|EXRD2[21] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[21]~84 (
// Equation(s):
// \inst34|out[21]~84_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[21]~42_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [21])))))

	.dataa(\inst10|$00000|auto_generated|result_node[21]~42_combout ),
	.datab(\inst|EXRD2 [21]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[21]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[21]~84 .lut_mask = 16'h00AC;
defparam \inst34|out[21]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[21]~85 (
// Equation(s):
// \inst34|out[21]~85_combout  = (\inst34|out[21]~84_combout ) # ((\inst8|MEMresult [21] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[21]~84_combout ),
	.datab(\inst8|MEMresult [21]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[21]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[21]~85 .lut_mask = 16'hEAEA;
defparam \inst34|out[21]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[21]~42 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[21]~42_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[21]~85_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[21]~85_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[21]~42 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~44 (
// Equation(s):
// \inst25|Add1~44_combout  = ((\inst11|$00000|auto_generated|result_node[22]~41_combout  $ (\inst33|out[22]~83_combout  $ (\inst25|Add1~43 )))) # (GND)
// \inst25|Add1~45  = CARRY((\inst11|$00000|auto_generated|result_node[22]~41_combout  & (\inst33|out[22]~83_combout  & !\inst25|Add1~43 )) # (!\inst11|$00000|auto_generated|result_node[22]~41_combout  & ((\inst33|out[22]~83_combout ) # (!\inst25|Add1~43 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[22]~41_combout ),
	.datab(\inst33|out[22]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~43 ),
	.combout(\inst25|Add1~44_combout ),
	.cout(\inst25|Add1~45 ));
// synopsys translate_off
defparam \inst25|Add1~44 .lut_mask = 16'h964D;
defparam \inst25|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~44 (
// Equation(s):
// \inst25|Add0~44_combout  = ((\inst11|$00000|auto_generated|result_node[22]~41_combout  $ (\inst33|out[22]~83_combout  $ (!\inst25|Add0~43 )))) # (GND)
// \inst25|Add0~45  = CARRY((\inst11|$00000|auto_generated|result_node[22]~41_combout  & ((\inst33|out[22]~83_combout ) # (!\inst25|Add0~43 ))) # (!\inst11|$00000|auto_generated|result_node[22]~41_combout  & (\inst33|out[22]~83_combout  & !\inst25|Add0~43 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[22]~41_combout ),
	.datab(\inst33|out[22]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~43 ),
	.combout(\inst25|Add0~44_combout ),
	.cout(\inst25|Add0~45 ));
// synopsys translate_off
defparam \inst25|Add0~44 .lut_mask = 16'h698E;
defparam \inst25|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~125 (
// Equation(s):
// \inst25|result~125_combout  = (\inst33|out[22]~83_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[22]~83_combout ))))

	.dataa(\inst33|out[22]~83_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[22]~83_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~125 .lut_mask = 16'hEEFA;
defparam \inst25|result~125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[22]~126 (
// Equation(s):
// \inst25|result[22]~126_combout  = (\inst33|out[22]~83_combout  & (\inst11|$00000|auto_generated|result_node[22]~41_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[22]~83_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[22]~41_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[22]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[22]~126 .lut_mask = 16'h0088;
defparam \inst25|result[22]~126 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[22]~127 (
// Equation(s):
// \inst25|result[22]~127_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~125_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[22]~126_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~125_combout ),
	.datab(\inst25|result[22]~126_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[22]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[22]~127 .lut_mask = 16'hA0CF;
defparam \inst25|result[22]~127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[22] (
// Equation(s):
// \inst25|result [22] = (\inst25|result[36]~0_combout  & (((\inst25|result[22]~127_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[22]~127_combout  & ((\inst25|Add0~44_combout ))) # (!\inst25|result[22]~127_combout  & 
// (\inst25|Add1~44_combout ))))

	.dataa(\inst25|Add1~44_combout ),
	.datab(\inst25|Add0~44_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[22]~127_combout ),
	.cin(gnd),
	.combout(\inst25|result [22]),
	.cout());
// synopsys translate_off
defparam \inst25|result[22] .lut_mask = 16'hFC0A;
defparam \inst25|result[22] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[22] (
	.clk(\clock~input_o ),
	.d(\inst25|result [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[22] .is_wysiwyg = "true";
defparam \inst8|MEMresult[22] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[22] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[22] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[22]~41 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[22]~41_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a22~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [22])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(\inst41|WB_ALUOut [22]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[22]~41 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[35] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[22]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[22]~41_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a22 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~113 (
// Equation(s):
// \inst18|ARRAY~113_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [35])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a22~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [35]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a22~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~113 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~113 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[22] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[22] .is_wysiwyg = "true";
defparam \inst|EXRD2[22] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[22]~82 (
// Equation(s):
// \inst34|out[22]~82_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[22]~41_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [22])))))

	.dataa(\inst10|$00000|auto_generated|result_node[22]~41_combout ),
	.datab(\inst|EXRD2 [22]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[22]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[22]~82 .lut_mask = 16'h00AC;
defparam \inst34|out[22]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[22]~83 (
// Equation(s):
// \inst34|out[22]~83_combout  = (\inst34|out[22]~82_combout ) # ((\inst8|MEMresult [22] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[22]~82_combout ),
	.datab(\inst8|MEMresult [22]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[22]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[22]~83 .lut_mask = 16'hEAEA;
defparam \inst34|out[22]~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[22]~41 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[22]~41_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[22]~83_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[22]~83_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[22]~41 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~46 (
// Equation(s):
// \inst25|Add1~46_combout  = (\inst11|$00000|auto_generated|result_node[23]~40_combout  & ((\inst33|out[23]~81_combout  & (!\inst25|Add1~45 )) # (!\inst33|out[23]~81_combout  & ((\inst25|Add1~45 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[23]~40_combout  & ((\inst33|out[23]~81_combout  & (\inst25|Add1~45  & VCC)) # (!\inst33|out[23]~81_combout  & (!\inst25|Add1~45 ))))
// \inst25|Add1~47  = CARRY((\inst11|$00000|auto_generated|result_node[23]~40_combout  & ((!\inst25|Add1~45 ) # (!\inst33|out[23]~81_combout ))) # (!\inst11|$00000|auto_generated|result_node[23]~40_combout  & (!\inst33|out[23]~81_combout  & !\inst25|Add1~45 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[23]~40_combout ),
	.datab(\inst33|out[23]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~45 ),
	.combout(\inst25|Add1~46_combout ),
	.cout(\inst25|Add1~47 ));
// synopsys translate_off
defparam \inst25|Add1~46 .lut_mask = 16'h692B;
defparam \inst25|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~46 (
// Equation(s):
// \inst25|Add0~46_combout  = (\inst11|$00000|auto_generated|result_node[23]~40_combout  & ((\inst33|out[23]~81_combout  & (\inst25|Add0~45  & VCC)) # (!\inst33|out[23]~81_combout  & (!\inst25|Add0~45 )))) # 
// (!\inst11|$00000|auto_generated|result_node[23]~40_combout  & ((\inst33|out[23]~81_combout  & (!\inst25|Add0~45 )) # (!\inst33|out[23]~81_combout  & ((\inst25|Add0~45 ) # (GND)))))
// \inst25|Add0~47  = CARRY((\inst11|$00000|auto_generated|result_node[23]~40_combout  & (!\inst33|out[23]~81_combout  & !\inst25|Add0~45 )) # (!\inst11|$00000|auto_generated|result_node[23]~40_combout  & ((!\inst25|Add0~45 ) # (!\inst33|out[23]~81_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[23]~40_combout ),
	.datab(\inst33|out[23]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~45 ),
	.combout(\inst25|Add0~46_combout ),
	.cout(\inst25|Add0~47 ));
// synopsys translate_off
defparam \inst25|Add0~46 .lut_mask = 16'h9617;
defparam \inst25|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~122 (
// Equation(s):
// \inst25|result~122_combout  = (\inst33|out[23]~81_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[23]~81_combout ))))

	.dataa(\inst33|out[23]~81_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[23]~81_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~122 .lut_mask = 16'hEEFA;
defparam \inst25|result~122 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[23]~123 (
// Equation(s):
// \inst25|result[23]~123_combout  = (\inst33|out[23]~81_combout  & (\inst11|$00000|auto_generated|result_node[23]~40_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[23]~81_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[23]~40_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[23]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[23]~123 .lut_mask = 16'h0088;
defparam \inst25|result[23]~123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[23]~124 (
// Equation(s):
// \inst25|result[23]~124_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~122_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[23]~123_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~122_combout ),
	.datab(\inst25|result[23]~123_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[23]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[23]~124 .lut_mask = 16'hA0CF;
defparam \inst25|result[23]~124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[23] (
// Equation(s):
// \inst25|result [23] = (\inst25|result[36]~0_combout  & (((\inst25|result[23]~124_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[23]~124_combout  & ((\inst25|Add0~46_combout ))) # (!\inst25|result[23]~124_combout  & 
// (\inst25|Add1~46_combout ))))

	.dataa(\inst25|Add1~46_combout ),
	.datab(\inst25|Add0~46_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[23]~124_combout ),
	.cin(gnd),
	.combout(\inst25|result [23]),
	.cout());
// synopsys translate_off
defparam \inst25|result[23] .lut_mask = 16'hFC0A;
defparam \inst25|result[23] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[23] (
	.clk(\clock~input_o ),
	.d(\inst25|result [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[23] .is_wysiwyg = "true";
defparam \inst8|MEMresult[23] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[23] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[23] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[23]~40 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[23]~40_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a23~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [23])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datab(\inst41|WB_ALUOut [23]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[23]~40 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[36] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[23]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[23]~40_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a23 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~112 (
// Equation(s):
// \inst18|ARRAY~112_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [36])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a23~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [36]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a23~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~112 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~112 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[23] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[23] .is_wysiwyg = "true";
defparam \inst|EXRD2[23] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[23]~80 (
// Equation(s):
// \inst34|out[23]~80_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[23]~40_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [23])))))

	.dataa(\inst10|$00000|auto_generated|result_node[23]~40_combout ),
	.datab(\inst|EXRD2 [23]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[23]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[23]~80 .lut_mask = 16'h00AC;
defparam \inst34|out[23]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[23]~81 (
// Equation(s):
// \inst34|out[23]~81_combout  = (\inst34|out[23]~80_combout ) # ((\inst8|MEMresult [23] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[23]~80_combout ),
	.datab(\inst8|MEMresult [23]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[23]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[23]~81 .lut_mask = 16'hEAEA;
defparam \inst34|out[23]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[23]~40 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[23]~40_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[23]~81_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[23]~81_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[23]~40 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~48 (
// Equation(s):
// \inst25|Add1~48_combout  = ((\inst11|$00000|auto_generated|result_node[24]~39_combout  $ (\inst33|out[24]~79_combout  $ (\inst25|Add1~47 )))) # (GND)
// \inst25|Add1~49  = CARRY((\inst11|$00000|auto_generated|result_node[24]~39_combout  & (\inst33|out[24]~79_combout  & !\inst25|Add1~47 )) # (!\inst11|$00000|auto_generated|result_node[24]~39_combout  & ((\inst33|out[24]~79_combout ) # (!\inst25|Add1~47 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[24]~39_combout ),
	.datab(\inst33|out[24]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~47 ),
	.combout(\inst25|Add1~48_combout ),
	.cout(\inst25|Add1~49 ));
// synopsys translate_off
defparam \inst25|Add1~48 .lut_mask = 16'h964D;
defparam \inst25|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~48 (
// Equation(s):
// \inst25|Add0~48_combout  = ((\inst11|$00000|auto_generated|result_node[24]~39_combout  $ (\inst33|out[24]~79_combout  $ (!\inst25|Add0~47 )))) # (GND)
// \inst25|Add0~49  = CARRY((\inst11|$00000|auto_generated|result_node[24]~39_combout  & ((\inst33|out[24]~79_combout ) # (!\inst25|Add0~47 ))) # (!\inst11|$00000|auto_generated|result_node[24]~39_combout  & (\inst33|out[24]~79_combout  & !\inst25|Add0~47 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[24]~39_combout ),
	.datab(\inst33|out[24]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~47 ),
	.combout(\inst25|Add0~48_combout ),
	.cout(\inst25|Add0~49 ));
// synopsys translate_off
defparam \inst25|Add0~48 .lut_mask = 16'h698E;
defparam \inst25|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~119 (
// Equation(s):
// \inst25|result~119_combout  = (\inst33|out[24]~79_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[24]~79_combout ))))

	.dataa(\inst33|out[24]~79_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[24]~79_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~119 .lut_mask = 16'hEEFA;
defparam \inst25|result~119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[24]~120 (
// Equation(s):
// \inst25|result[24]~120_combout  = (\inst33|out[24]~79_combout  & (\inst11|$00000|auto_generated|result_node[24]~39_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[24]~79_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[24]~39_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[24]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[24]~120 .lut_mask = 16'h0088;
defparam \inst25|result[24]~120 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[24]~121 (
// Equation(s):
// \inst25|result[24]~121_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~119_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[24]~120_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~119_combout ),
	.datab(\inst25|result[24]~120_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[24]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[24]~121 .lut_mask = 16'hA0CF;
defparam \inst25|result[24]~121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[24] (
// Equation(s):
// \inst25|result [24] = (\inst25|result[36]~0_combout  & (((\inst25|result[24]~121_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[24]~121_combout  & ((\inst25|Add0~48_combout ))) # (!\inst25|result[24]~121_combout  & 
// (\inst25|Add1~48_combout ))))

	.dataa(\inst25|Add1~48_combout ),
	.datab(\inst25|Add0~48_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[24]~121_combout ),
	.cin(gnd),
	.combout(\inst25|result [24]),
	.cout());
// synopsys translate_off
defparam \inst25|result[24] .lut_mask = 16'hFC0A;
defparam \inst25|result[24] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[24] (
	.clk(\clock~input_o ),
	.d(\inst25|result [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[24] .is_wysiwyg = "true";
defparam \inst8|MEMresult[24] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~2 (
// Equation(s):
// \inst40|always1~2_combout  = (!\inst8|MEMresult [24] & (!\inst8|MEMresult [23] & (!\inst8|MEMresult [22] & !\inst8|MEMresult [21])))

	.dataa(\inst8|MEMresult [24]),
	.datab(\inst8|MEMresult [23]),
	.datac(\inst8|MEMresult [22]),
	.datad(\inst8|MEMresult [21]),
	.cin(gnd),
	.combout(\inst40|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~2 .lut_mask = 16'h0001;
defparam \inst40|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[28] (
	.clk(\clock~input_o ),
	.d(\inst34|out[28]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[28] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [28]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[28] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[28] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[28]~35 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[28]~35_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a28~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [28])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(\inst41|WB_ALUOut [28]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[28]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[28]~35 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[28]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[41] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[28]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[28]~35_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a28 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~107 (
// Equation(s):
// \inst18|ARRAY~107_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [41])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a28~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [41]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a28~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~107 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~107 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[28] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[28] .is_wysiwyg = "true";
defparam \inst|EXRD2[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[28]~70 (
// Equation(s):
// \inst34|out[28]~70_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[28]~35_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [28])))))

	.dataa(\inst10|$00000|auto_generated|result_node[28]~35_combout ),
	.datab(\inst|EXRD2 [28]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[28]~70 .lut_mask = 16'h00AC;
defparam \inst34|out[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[28]~71 (
// Equation(s):
// \inst34|out[28]~71_combout  = (\inst34|out[28]~70_combout ) # ((\inst8|MEMresult [28] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[28]~70_combout ),
	.datab(\inst8|MEMresult [28]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[28]~71 .lut_mask = 16'hEAEA;
defparam \inst34|out[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[28]~35 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[28]~35_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[28]~71_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[28]~71_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[28]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[28]~35 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[28]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[41] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[28]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[28]~35_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~39 (
// Equation(s):
// \inst18|ARRAY~39_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [41])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a28~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [41]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~39 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[28] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[28] .is_wysiwyg = "true";
defparam \inst|EXRD1[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[28]~70 (
// Equation(s):
// \inst33|out[28]~70_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[28]~35_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [28])))))

	.dataa(\inst10|$00000|auto_generated|result_node[28]~35_combout ),
	.datab(\inst|EXRD1 [28]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[28]~70 .lut_mask = 16'h00AC;
defparam \inst33|out[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[28]~71 (
// Equation(s):
// \inst33|out[28]~71_combout  = (\inst33|out[28]~70_combout ) # ((\inst8|MEMresult [28] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[28]~70_combout ),
	.datab(\inst8|MEMresult [28]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[28]~71 .lut_mask = 16'hEAEA;
defparam \inst33|out[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[27] (
	.clk(\clock~input_o ),
	.d(\inst34|out[27]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[27] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [27]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[40] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[27]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[27]~36_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~40 (
// Equation(s):
// \inst18|ARRAY~40_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [40])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a27~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [40]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~40 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[27] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[27] .is_wysiwyg = "true";
defparam \inst|EXRD1[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[27]~72 (
// Equation(s):
// \inst33|out[27]~72_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[27]~36_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [27])))))

	.dataa(\inst10|$00000|auto_generated|result_node[27]~36_combout ),
	.datab(\inst|EXRD1 [27]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[27]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[27]~72 .lut_mask = 16'h00AC;
defparam \inst33|out[27]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[27]~73 (
// Equation(s):
// \inst33|out[27]~73_combout  = (\inst33|out[27]~72_combout ) # ((\inst8|MEMresult [27] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[27]~72_combout ),
	.datab(\inst8|MEMresult [27]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[27]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[27]~73 .lut_mask = 16'hEAEA;
defparam \inst33|out[27]~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[26] (
	.clk(\clock~input_o ),
	.d(\inst34|out[26]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[26] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [26]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[39] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[26]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[26]~37_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~41 (
// Equation(s):
// \inst18|ARRAY~41_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [39])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a26~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [39]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~41 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[26] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[26] .is_wysiwyg = "true";
defparam \inst|EXRD1[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[26]~74 (
// Equation(s):
// \inst33|out[26]~74_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[26]~37_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [26])))))

	.dataa(\inst10|$00000|auto_generated|result_node[26]~37_combout ),
	.datab(\inst|EXRD1 [26]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[26]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[26]~74 .lut_mask = 16'h00AC;
defparam \inst33|out[26]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[26]~75 (
// Equation(s):
// \inst33|out[26]~75_combout  = (\inst33|out[26]~74_combout ) # ((\inst8|MEMresult [26] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[26]~74_combout ),
	.datab(\inst8|MEMresult [26]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[26]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[26]~75 .lut_mask = 16'hEAEA;
defparam \inst33|out[26]~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[25] (
	.clk(\clock~input_o ),
	.d(\inst34|out[25]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[25] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [25]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[38] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[25]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[25]~38_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~42 (
// Equation(s):
// \inst18|ARRAY~42_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [38])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a25~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [38]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~42 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[25] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[25] .is_wysiwyg = "true";
defparam \inst|EXRD1[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[25]~76 (
// Equation(s):
// \inst33|out[25]~76_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[25]~38_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [25])))))

	.dataa(\inst10|$00000|auto_generated|result_node[25]~38_combout ),
	.datab(\inst|EXRD1 [25]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[25]~76 .lut_mask = 16'h00AC;
defparam \inst33|out[25]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[25]~77 (
// Equation(s):
// \inst33|out[25]~77_combout  = (\inst33|out[25]~76_combout ) # ((\inst8|MEMresult [25] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[25]~76_combout ),
	.datab(\inst8|MEMresult [25]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[25]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[25]~77 .lut_mask = 16'hEAEA;
defparam \inst33|out[25]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~50 (
// Equation(s):
// \inst25|Add1~50_combout  = (\inst11|$00000|auto_generated|result_node[25]~38_combout  & ((\inst33|out[25]~77_combout  & (!\inst25|Add1~49 )) # (!\inst33|out[25]~77_combout  & ((\inst25|Add1~49 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[25]~38_combout  & ((\inst33|out[25]~77_combout  & (\inst25|Add1~49  & VCC)) # (!\inst33|out[25]~77_combout  & (!\inst25|Add1~49 ))))
// \inst25|Add1~51  = CARRY((\inst11|$00000|auto_generated|result_node[25]~38_combout  & ((!\inst25|Add1~49 ) # (!\inst33|out[25]~77_combout ))) # (!\inst11|$00000|auto_generated|result_node[25]~38_combout  & (!\inst33|out[25]~77_combout  & !\inst25|Add1~49 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[25]~38_combout ),
	.datab(\inst33|out[25]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~49 ),
	.combout(\inst25|Add1~50_combout ),
	.cout(\inst25|Add1~51 ));
// synopsys translate_off
defparam \inst25|Add1~50 .lut_mask = 16'h692B;
defparam \inst25|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~50 (
// Equation(s):
// \inst25|Add0~50_combout  = (\inst11|$00000|auto_generated|result_node[25]~38_combout  & ((\inst33|out[25]~77_combout  & (\inst25|Add0~49  & VCC)) # (!\inst33|out[25]~77_combout  & (!\inst25|Add0~49 )))) # 
// (!\inst11|$00000|auto_generated|result_node[25]~38_combout  & ((\inst33|out[25]~77_combout  & (!\inst25|Add0~49 )) # (!\inst33|out[25]~77_combout  & ((\inst25|Add0~49 ) # (GND)))))
// \inst25|Add0~51  = CARRY((\inst11|$00000|auto_generated|result_node[25]~38_combout  & (!\inst33|out[25]~77_combout  & !\inst25|Add0~49 )) # (!\inst11|$00000|auto_generated|result_node[25]~38_combout  & ((!\inst25|Add0~49 ) # (!\inst33|out[25]~77_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[25]~38_combout ),
	.datab(\inst33|out[25]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~49 ),
	.combout(\inst25|Add0~50_combout ),
	.cout(\inst25|Add0~51 ));
// synopsys translate_off
defparam \inst25|Add0~50 .lut_mask = 16'h9617;
defparam \inst25|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~116 (
// Equation(s):
// \inst25|result~116_combout  = (\inst33|out[25]~77_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[25]~77_combout ))))

	.dataa(\inst33|out[25]~77_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[25]~77_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~116 .lut_mask = 16'hEEFA;
defparam \inst25|result~116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[25]~117 (
// Equation(s):
// \inst25|result[25]~117_combout  = (\inst33|out[25]~77_combout  & (\inst11|$00000|auto_generated|result_node[25]~38_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[25]~77_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[25]~38_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[25]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[25]~117 .lut_mask = 16'h0088;
defparam \inst25|result[25]~117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[25]~118 (
// Equation(s):
// \inst25|result[25]~118_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~116_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[25]~117_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~116_combout ),
	.datab(\inst25|result[25]~117_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[25]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[25]~118 .lut_mask = 16'hA0CF;
defparam \inst25|result[25]~118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[25] (
// Equation(s):
// \inst25|result [25] = (\inst25|result[36]~0_combout  & (((\inst25|result[25]~118_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[25]~118_combout  & ((\inst25|Add0~50_combout ))) # (!\inst25|result[25]~118_combout  & 
// (\inst25|Add1~50_combout ))))

	.dataa(\inst25|Add1~50_combout ),
	.datab(\inst25|Add0~50_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[25]~118_combout ),
	.cin(gnd),
	.combout(\inst25|result [25]),
	.cout());
// synopsys translate_off
defparam \inst25|result[25] .lut_mask = 16'hFC0A;
defparam \inst25|result[25] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[25] (
	.clk(\clock~input_o ),
	.d(\inst25|result [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[25] .is_wysiwyg = "true";
defparam \inst8|MEMresult[25] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[25] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[25] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[25]~38 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[25]~38_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a25~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [25])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datab(\inst41|WB_ALUOut [25]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[25]~38 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[38] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[25]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[25]~38_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a25 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~110 (
// Equation(s):
// \inst18|ARRAY~110_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [38])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a25~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [38]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a25~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~110 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~110 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[25] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[25] .is_wysiwyg = "true";
defparam \inst|EXRD2[25] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[25]~76 (
// Equation(s):
// \inst34|out[25]~76_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[25]~38_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [25])))))

	.dataa(\inst10|$00000|auto_generated|result_node[25]~38_combout ),
	.datab(\inst|EXRD2 [25]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[25]~76 .lut_mask = 16'h00AC;
defparam \inst34|out[25]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[25]~77 (
// Equation(s):
// \inst34|out[25]~77_combout  = (\inst34|out[25]~76_combout ) # ((\inst8|MEMresult [25] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[25]~76_combout ),
	.datab(\inst8|MEMresult [25]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[25]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[25]~77 .lut_mask = 16'hEAEA;
defparam \inst34|out[25]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[25]~38 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[25]~38_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[25]~77_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[25]~77_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[25]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[25]~38 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[25]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~52 (
// Equation(s):
// \inst25|Add1~52_combout  = ((\inst11|$00000|auto_generated|result_node[26]~37_combout  $ (\inst33|out[26]~75_combout  $ (\inst25|Add1~51 )))) # (GND)
// \inst25|Add1~53  = CARRY((\inst11|$00000|auto_generated|result_node[26]~37_combout  & (\inst33|out[26]~75_combout  & !\inst25|Add1~51 )) # (!\inst11|$00000|auto_generated|result_node[26]~37_combout  & ((\inst33|out[26]~75_combout ) # (!\inst25|Add1~51 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[26]~37_combout ),
	.datab(\inst33|out[26]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~51 ),
	.combout(\inst25|Add1~52_combout ),
	.cout(\inst25|Add1~53 ));
// synopsys translate_off
defparam \inst25|Add1~52 .lut_mask = 16'h964D;
defparam \inst25|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~52 (
// Equation(s):
// \inst25|Add0~52_combout  = ((\inst11|$00000|auto_generated|result_node[26]~37_combout  $ (\inst33|out[26]~75_combout  $ (!\inst25|Add0~51 )))) # (GND)
// \inst25|Add0~53  = CARRY((\inst11|$00000|auto_generated|result_node[26]~37_combout  & ((\inst33|out[26]~75_combout ) # (!\inst25|Add0~51 ))) # (!\inst11|$00000|auto_generated|result_node[26]~37_combout  & (\inst33|out[26]~75_combout  & !\inst25|Add0~51 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[26]~37_combout ),
	.datab(\inst33|out[26]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~51 ),
	.combout(\inst25|Add0~52_combout ),
	.cout(\inst25|Add0~53 ));
// synopsys translate_off
defparam \inst25|Add0~52 .lut_mask = 16'h698E;
defparam \inst25|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~113 (
// Equation(s):
// \inst25|result~113_combout  = (\inst33|out[26]~75_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[26]~75_combout ))))

	.dataa(\inst33|out[26]~75_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[26]~75_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~113 .lut_mask = 16'hEEFA;
defparam \inst25|result~113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[26]~114 (
// Equation(s):
// \inst25|result[26]~114_combout  = (\inst33|out[26]~75_combout  & (\inst11|$00000|auto_generated|result_node[26]~37_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[26]~75_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[26]~37_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[26]~114 .lut_mask = 16'h0088;
defparam \inst25|result[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[26]~115 (
// Equation(s):
// \inst25|result[26]~115_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~113_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[26]~114_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~113_combout ),
	.datab(\inst25|result[26]~114_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[26]~115 .lut_mask = 16'hA0CF;
defparam \inst25|result[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[26] (
// Equation(s):
// \inst25|result [26] = (\inst25|result[36]~0_combout  & (((\inst25|result[26]~115_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[26]~115_combout  & ((\inst25|Add0~52_combout ))) # (!\inst25|result[26]~115_combout  & 
// (\inst25|Add1~52_combout ))))

	.dataa(\inst25|Add1~52_combout ),
	.datab(\inst25|Add0~52_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[26]~115_combout ),
	.cin(gnd),
	.combout(\inst25|result [26]),
	.cout());
// synopsys translate_off
defparam \inst25|result[26] .lut_mask = 16'hFC0A;
defparam \inst25|result[26] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[26] (
	.clk(\clock~input_o ),
	.d(\inst25|result [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[26] .is_wysiwyg = "true";
defparam \inst8|MEMresult[26] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[26] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[26] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[26]~37 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[26]~37_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a26~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [26])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(\inst41|WB_ALUOut [26]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[26]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[26]~37 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[26]~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[39] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[26]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[26]~37_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a26 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~109 (
// Equation(s):
// \inst18|ARRAY~109_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [39])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a26~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [39]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a26~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~109 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~109 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[26] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[26] .is_wysiwyg = "true";
defparam \inst|EXRD2[26] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[26]~74 (
// Equation(s):
// \inst34|out[26]~74_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[26]~37_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [26])))))

	.dataa(\inst10|$00000|auto_generated|result_node[26]~37_combout ),
	.datab(\inst|EXRD2 [26]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[26]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[26]~74 .lut_mask = 16'h00AC;
defparam \inst34|out[26]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[26]~75 (
// Equation(s):
// \inst34|out[26]~75_combout  = (\inst34|out[26]~74_combout ) # ((\inst8|MEMresult [26] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[26]~74_combout ),
	.datab(\inst8|MEMresult [26]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[26]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[26]~75 .lut_mask = 16'hEAEA;
defparam \inst34|out[26]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[26]~37 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[26]~37_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[26]~75_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[26]~75_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[26]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[26]~37 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[26]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~54 (
// Equation(s):
// \inst25|Add1~54_combout  = (\inst11|$00000|auto_generated|result_node[27]~36_combout  & ((\inst33|out[27]~73_combout  & (!\inst25|Add1~53 )) # (!\inst33|out[27]~73_combout  & ((\inst25|Add1~53 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[27]~36_combout  & ((\inst33|out[27]~73_combout  & (\inst25|Add1~53  & VCC)) # (!\inst33|out[27]~73_combout  & (!\inst25|Add1~53 ))))
// \inst25|Add1~55  = CARRY((\inst11|$00000|auto_generated|result_node[27]~36_combout  & ((!\inst25|Add1~53 ) # (!\inst33|out[27]~73_combout ))) # (!\inst11|$00000|auto_generated|result_node[27]~36_combout  & (!\inst33|out[27]~73_combout  & !\inst25|Add1~53 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[27]~36_combout ),
	.datab(\inst33|out[27]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~53 ),
	.combout(\inst25|Add1~54_combout ),
	.cout(\inst25|Add1~55 ));
// synopsys translate_off
defparam \inst25|Add1~54 .lut_mask = 16'h692B;
defparam \inst25|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~54 (
// Equation(s):
// \inst25|Add0~54_combout  = (\inst11|$00000|auto_generated|result_node[27]~36_combout  & ((\inst33|out[27]~73_combout  & (\inst25|Add0~53  & VCC)) # (!\inst33|out[27]~73_combout  & (!\inst25|Add0~53 )))) # 
// (!\inst11|$00000|auto_generated|result_node[27]~36_combout  & ((\inst33|out[27]~73_combout  & (!\inst25|Add0~53 )) # (!\inst33|out[27]~73_combout  & ((\inst25|Add0~53 ) # (GND)))))
// \inst25|Add0~55  = CARRY((\inst11|$00000|auto_generated|result_node[27]~36_combout  & (!\inst33|out[27]~73_combout  & !\inst25|Add0~53 )) # (!\inst11|$00000|auto_generated|result_node[27]~36_combout  & ((!\inst25|Add0~53 ) # (!\inst33|out[27]~73_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[27]~36_combout ),
	.datab(\inst33|out[27]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~53 ),
	.combout(\inst25|Add0~54_combout ),
	.cout(\inst25|Add0~55 ));
// synopsys translate_off
defparam \inst25|Add0~54 .lut_mask = 16'h9617;
defparam \inst25|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~110 (
// Equation(s):
// \inst25|result~110_combout  = (\inst33|out[27]~73_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[27]~73_combout ))))

	.dataa(\inst33|out[27]~73_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[27]~73_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~110 .lut_mask = 16'hEEFA;
defparam \inst25|result~110 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[27]~111 (
// Equation(s):
// \inst25|result[27]~111_combout  = (\inst33|out[27]~73_combout  & (\inst11|$00000|auto_generated|result_node[27]~36_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[27]~73_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[27]~36_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[27]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[27]~111 .lut_mask = 16'h0088;
defparam \inst25|result[27]~111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[27]~112 (
// Equation(s):
// \inst25|result[27]~112_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~110_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[27]~111_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~110_combout ),
	.datab(\inst25|result[27]~111_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[27]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[27]~112 .lut_mask = 16'hA0CF;
defparam \inst25|result[27]~112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[27] (
// Equation(s):
// \inst25|result [27] = (\inst25|result[36]~0_combout  & (((\inst25|result[27]~112_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[27]~112_combout  & ((\inst25|Add0~54_combout ))) # (!\inst25|result[27]~112_combout  & 
// (\inst25|Add1~54_combout ))))

	.dataa(\inst25|Add1~54_combout ),
	.datab(\inst25|Add0~54_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[27]~112_combout ),
	.cin(gnd),
	.combout(\inst25|result [27]),
	.cout());
// synopsys translate_off
defparam \inst25|result[27] .lut_mask = 16'hFC0A;
defparam \inst25|result[27] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[27] (
	.clk(\clock~input_o ),
	.d(\inst25|result [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[27] .is_wysiwyg = "true";
defparam \inst8|MEMresult[27] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[27] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[27] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[27]~36 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[27]~36_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a27~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [27])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(\inst41|WB_ALUOut [27]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[27]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[27]~36 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[27]~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[40] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[27]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[27]~36_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a27 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~108 (
// Equation(s):
// \inst18|ARRAY~108_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [40])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a27~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [40]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a27~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~108 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~108 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[27] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[27] .is_wysiwyg = "true";
defparam \inst|EXRD2[27] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[27]~72 (
// Equation(s):
// \inst34|out[27]~72_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[27]~36_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [27])))))

	.dataa(\inst10|$00000|auto_generated|result_node[27]~36_combout ),
	.datab(\inst|EXRD2 [27]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[27]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[27]~72 .lut_mask = 16'h00AC;
defparam \inst34|out[27]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[27]~73 (
// Equation(s):
// \inst34|out[27]~73_combout  = (\inst34|out[27]~72_combout ) # ((\inst8|MEMresult [27] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[27]~72_combout ),
	.datab(\inst8|MEMresult [27]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[27]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[27]~73 .lut_mask = 16'hEAEA;
defparam \inst34|out[27]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[27]~36 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[27]~36_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[27]~73_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[27]~73_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[27]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[27]~36 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[27]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~56 (
// Equation(s):
// \inst25|Add1~56_combout  = ((\inst11|$00000|auto_generated|result_node[28]~35_combout  $ (\inst33|out[28]~71_combout  $ (\inst25|Add1~55 )))) # (GND)
// \inst25|Add1~57  = CARRY((\inst11|$00000|auto_generated|result_node[28]~35_combout  & (\inst33|out[28]~71_combout  & !\inst25|Add1~55 )) # (!\inst11|$00000|auto_generated|result_node[28]~35_combout  & ((\inst33|out[28]~71_combout ) # (!\inst25|Add1~55 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[28]~35_combout ),
	.datab(\inst33|out[28]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~55 ),
	.combout(\inst25|Add1~56_combout ),
	.cout(\inst25|Add1~57 ));
// synopsys translate_off
defparam \inst25|Add1~56 .lut_mask = 16'h964D;
defparam \inst25|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~56 (
// Equation(s):
// \inst25|Add0~56_combout  = ((\inst11|$00000|auto_generated|result_node[28]~35_combout  $ (\inst33|out[28]~71_combout  $ (!\inst25|Add0~55 )))) # (GND)
// \inst25|Add0~57  = CARRY((\inst11|$00000|auto_generated|result_node[28]~35_combout  & ((\inst33|out[28]~71_combout ) # (!\inst25|Add0~55 ))) # (!\inst11|$00000|auto_generated|result_node[28]~35_combout  & (\inst33|out[28]~71_combout  & !\inst25|Add0~55 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[28]~35_combout ),
	.datab(\inst33|out[28]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~55 ),
	.combout(\inst25|Add0~56_combout ),
	.cout(\inst25|Add0~57 ));
// synopsys translate_off
defparam \inst25|Add0~56 .lut_mask = 16'h698E;
defparam \inst25|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~107 (
// Equation(s):
// \inst25|result~107_combout  = (\inst33|out[28]~71_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[28]~71_combout ))))

	.dataa(\inst33|out[28]~71_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[28]~71_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~107 .lut_mask = 16'hEEFA;
defparam \inst25|result~107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[28]~108 (
// Equation(s):
// \inst25|result[28]~108_combout  = (\inst33|out[28]~71_combout  & (\inst11|$00000|auto_generated|result_node[28]~35_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[28]~71_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[28]~35_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[28]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[28]~108 .lut_mask = 16'h0088;
defparam \inst25|result[28]~108 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[28]~109 (
// Equation(s):
// \inst25|result[28]~109_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~107_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[28]~108_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~107_combout ),
	.datab(\inst25|result[28]~108_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[28]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[28]~109 .lut_mask = 16'hA0CF;
defparam \inst25|result[28]~109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[28] (
// Equation(s):
// \inst25|result [28] = (\inst25|result[36]~0_combout  & (((\inst25|result[28]~109_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[28]~109_combout  & ((\inst25|Add0~56_combout ))) # (!\inst25|result[28]~109_combout  & 
// (\inst25|Add1~56_combout ))))

	.dataa(\inst25|Add1~56_combout ),
	.datab(\inst25|Add0~56_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[28]~109_combout ),
	.cin(gnd),
	.combout(\inst25|result [28]),
	.cout());
// synopsys translate_off
defparam \inst25|result[28] .lut_mask = 16'hFC0A;
defparam \inst25|result[28] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[28] (
	.clk(\clock~input_o ),
	.d(\inst25|result [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[28] .is_wysiwyg = "true";
defparam \inst8|MEMresult[28] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~3 (
// Equation(s):
// \inst40|always1~3_combout  = (!\inst8|MEMresult [28] & (!\inst8|MEMresult [27] & (!\inst8|MEMresult [26] & !\inst8|MEMresult [25])))

	.dataa(\inst8|MEMresult [28]),
	.datab(\inst8|MEMresult [27]),
	.datac(\inst8|MEMresult [26]),
	.datad(\inst8|MEMresult [25]),
	.cin(gnd),
	.combout(\inst40|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~3 .lut_mask = 16'h0001;
defparam \inst40|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~4 (
// Equation(s):
// \inst40|always1~4_combout  = (\inst40|always1~0_combout  & (\inst40|always1~1_combout  & (\inst40|always1~2_combout  & \inst40|always1~3_combout )))

	.dataa(\inst40|always1~0_combout ),
	.datab(\inst40|always1~1_combout ),
	.datac(\inst40|always1~2_combout ),
	.datad(\inst40|always1~3_combout ),
	.cin(gnd),
	.combout(\inst40|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~4 .lut_mask = 16'h8000;
defparam \inst40|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[32] (
	.clk(\clock~input_o ),
	.d(\inst34|out[32]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[32] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[32] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [32]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[32] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[32] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[32]~31 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[32]~31_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a32~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [32])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datab(\inst41|WB_ALUOut [32]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[32]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[32]~31 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[32]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[45] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[32]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[45] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[45] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[32]~31_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a32 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~103 (
// Equation(s):
// \inst18|ARRAY~103_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [45])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a32~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [45]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a32~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~103 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~103 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[32] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[32] .is_wysiwyg = "true";
defparam \inst|EXRD2[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[32]~62 (
// Equation(s):
// \inst34|out[32]~62_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[32]~31_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [32])))))

	.dataa(\inst10|$00000|auto_generated|result_node[32]~31_combout ),
	.datab(\inst|EXRD2 [32]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[32]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[32]~62 .lut_mask = 16'h00AC;
defparam \inst34|out[32]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[32]~63 (
// Equation(s):
// \inst34|out[32]~63_combout  = (\inst34|out[32]~62_combout ) # ((\inst8|MEMresult [32] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[32]~62_combout ),
	.datab(\inst8|MEMresult [32]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[32]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[32]~63 .lut_mask = 16'hEAEA;
defparam \inst34|out[32]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[32]~31 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[32]~31_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[32]~63_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[32]~63_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[32]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[32]~31 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[32]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[45] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[32]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[32]~31_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~35 (
// Equation(s):
// \inst18|ARRAY~35_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [45])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a32~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [45]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~35 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[32] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[32] .is_wysiwyg = "true";
defparam \inst|EXRD1[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[32]~62 (
// Equation(s):
// \inst33|out[32]~62_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[32]~31_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [32])))))

	.dataa(\inst10|$00000|auto_generated|result_node[32]~31_combout ),
	.datab(\inst|EXRD1 [32]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[32]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[32]~62 .lut_mask = 16'h00AC;
defparam \inst33|out[32]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[32]~63 (
// Equation(s):
// \inst33|out[32]~63_combout  = (\inst33|out[32]~62_combout ) # ((\inst8|MEMresult [32] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[32]~62_combout ),
	.datab(\inst8|MEMresult [32]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[32]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[32]~63 .lut_mask = 16'hEAEA;
defparam \inst33|out[32]~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[31] (
	.clk(\clock~input_o ),
	.d(\inst34|out[31]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[31] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[31] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [31]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[44] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[31]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[31]~32_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~36 (
// Equation(s):
// \inst18|ARRAY~36_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [44])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a31~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [44]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~36 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[31] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[31] .is_wysiwyg = "true";
defparam \inst|EXRD1[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[31]~64 (
// Equation(s):
// \inst33|out[31]~64_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[31]~32_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [31])))))

	.dataa(\inst10|$00000|auto_generated|result_node[31]~32_combout ),
	.datab(\inst|EXRD1 [31]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[31]~64 .lut_mask = 16'h00AC;
defparam \inst33|out[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[31]~65 (
// Equation(s):
// \inst33|out[31]~65_combout  = (\inst33|out[31]~64_combout ) # ((\inst8|MEMresult [31] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[31]~64_combout ),
	.datab(\inst8|MEMresult [31]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[31]~65 .lut_mask = 16'hEAEA;
defparam \inst33|out[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[30] (
	.clk(\clock~input_o ),
	.d(\inst34|out[30]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[30] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [30]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[43] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[30]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[30]~33_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~37 (
// Equation(s):
// \inst18|ARRAY~37_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [43])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a30~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [43]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~37 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[30] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[30] .is_wysiwyg = "true";
defparam \inst|EXRD1[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[30]~66 (
// Equation(s):
// \inst33|out[30]~66_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[30]~33_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [30])))))

	.dataa(\inst10|$00000|auto_generated|result_node[30]~33_combout ),
	.datab(\inst|EXRD1 [30]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[30]~66 .lut_mask = 16'h00AC;
defparam \inst33|out[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[30]~67 (
// Equation(s):
// \inst33|out[30]~67_combout  = (\inst33|out[30]~66_combout ) # ((\inst8|MEMresult [30] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[30]~66_combout ),
	.datab(\inst8|MEMresult [30]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[30]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[30]~67 .lut_mask = 16'hEAEA;
defparam \inst33|out[30]~67 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[29] (
	.clk(\clock~input_o ),
	.d(\inst34|out[29]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[29] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[29] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [29]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[42] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[29]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[29]~34_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~38 (
// Equation(s):
// \inst18|ARRAY~38_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [42])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a29~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [42]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~38 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[29] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[29] .is_wysiwyg = "true";
defparam \inst|EXRD1[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[29]~68 (
// Equation(s):
// \inst33|out[29]~68_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[29]~34_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [29])))))

	.dataa(\inst10|$00000|auto_generated|result_node[29]~34_combout ),
	.datab(\inst|EXRD1 [29]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[29]~68 .lut_mask = 16'h00AC;
defparam \inst33|out[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[29]~69 (
// Equation(s):
// \inst33|out[29]~69_combout  = (\inst33|out[29]~68_combout ) # ((\inst8|MEMresult [29] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[29]~68_combout ),
	.datab(\inst8|MEMresult [29]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[29]~69 .lut_mask = 16'hEAEA;
defparam \inst33|out[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~58 (
// Equation(s):
// \inst25|Add1~58_combout  = (\inst11|$00000|auto_generated|result_node[29]~34_combout  & ((\inst33|out[29]~69_combout  & (!\inst25|Add1~57 )) # (!\inst33|out[29]~69_combout  & ((\inst25|Add1~57 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[29]~34_combout  & ((\inst33|out[29]~69_combout  & (\inst25|Add1~57  & VCC)) # (!\inst33|out[29]~69_combout  & (!\inst25|Add1~57 ))))
// \inst25|Add1~59  = CARRY((\inst11|$00000|auto_generated|result_node[29]~34_combout  & ((!\inst25|Add1~57 ) # (!\inst33|out[29]~69_combout ))) # (!\inst11|$00000|auto_generated|result_node[29]~34_combout  & (!\inst33|out[29]~69_combout  & !\inst25|Add1~57 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[29]~34_combout ),
	.datab(\inst33|out[29]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~57 ),
	.combout(\inst25|Add1~58_combout ),
	.cout(\inst25|Add1~59 ));
// synopsys translate_off
defparam \inst25|Add1~58 .lut_mask = 16'h692B;
defparam \inst25|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~58 (
// Equation(s):
// \inst25|Add0~58_combout  = (\inst11|$00000|auto_generated|result_node[29]~34_combout  & ((\inst33|out[29]~69_combout  & (\inst25|Add0~57  & VCC)) # (!\inst33|out[29]~69_combout  & (!\inst25|Add0~57 )))) # 
// (!\inst11|$00000|auto_generated|result_node[29]~34_combout  & ((\inst33|out[29]~69_combout  & (!\inst25|Add0~57 )) # (!\inst33|out[29]~69_combout  & ((\inst25|Add0~57 ) # (GND)))))
// \inst25|Add0~59  = CARRY((\inst11|$00000|auto_generated|result_node[29]~34_combout  & (!\inst33|out[29]~69_combout  & !\inst25|Add0~57 )) # (!\inst11|$00000|auto_generated|result_node[29]~34_combout  & ((!\inst25|Add0~57 ) # (!\inst33|out[29]~69_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[29]~34_combout ),
	.datab(\inst33|out[29]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~57 ),
	.combout(\inst25|Add0~58_combout ),
	.cout(\inst25|Add0~59 ));
// synopsys translate_off
defparam \inst25|Add0~58 .lut_mask = 16'h9617;
defparam \inst25|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~104 (
// Equation(s):
// \inst25|result~104_combout  = (\inst33|out[29]~69_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[29]~69_combout ))))

	.dataa(\inst33|out[29]~69_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[29]~69_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~104 .lut_mask = 16'hEEFA;
defparam \inst25|result~104 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[29]~105 (
// Equation(s):
// \inst25|result[29]~105_combout  = (\inst33|out[29]~69_combout  & (\inst11|$00000|auto_generated|result_node[29]~34_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[29]~69_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[29]~34_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[29]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[29]~105 .lut_mask = 16'h0088;
defparam \inst25|result[29]~105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[29]~106 (
// Equation(s):
// \inst25|result[29]~106_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~104_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[29]~105_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~104_combout ),
	.datab(\inst25|result[29]~105_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[29]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[29]~106 .lut_mask = 16'hA0CF;
defparam \inst25|result[29]~106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[29] (
// Equation(s):
// \inst25|result [29] = (\inst25|result[36]~0_combout  & (((\inst25|result[29]~106_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[29]~106_combout  & ((\inst25|Add0~58_combout ))) # (!\inst25|result[29]~106_combout  & 
// (\inst25|Add1~58_combout ))))

	.dataa(\inst25|Add1~58_combout ),
	.datab(\inst25|Add0~58_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[29]~106_combout ),
	.cin(gnd),
	.combout(\inst25|result [29]),
	.cout());
// synopsys translate_off
defparam \inst25|result[29] .lut_mask = 16'hFC0A;
defparam \inst25|result[29] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[29] (
	.clk(\clock~input_o ),
	.d(\inst25|result [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[29] .is_wysiwyg = "true";
defparam \inst8|MEMresult[29] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[29] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[29] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[29]~34 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[29]~34_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a29~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [29])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datab(\inst41|WB_ALUOut [29]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[29]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[29]~34 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[29]~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[42] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[29]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[29]~34_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a29 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~106 (
// Equation(s):
// \inst18|ARRAY~106_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [42])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a29~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [42]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a29~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~106 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~106 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[29] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[29] .is_wysiwyg = "true";
defparam \inst|EXRD2[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[29]~68 (
// Equation(s):
// \inst34|out[29]~68_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[29]~34_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [29])))))

	.dataa(\inst10|$00000|auto_generated|result_node[29]~34_combout ),
	.datab(\inst|EXRD2 [29]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[29]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[29]~68 .lut_mask = 16'h00AC;
defparam \inst34|out[29]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[29]~69 (
// Equation(s):
// \inst34|out[29]~69_combout  = (\inst34|out[29]~68_combout ) # ((\inst8|MEMresult [29] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[29]~68_combout ),
	.datab(\inst8|MEMresult [29]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[29]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[29]~69 .lut_mask = 16'hEAEA;
defparam \inst34|out[29]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[29]~34 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[29]~34_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[29]~69_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[29]~69_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[29]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[29]~34 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[29]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~60 (
// Equation(s):
// \inst25|Add1~60_combout  = ((\inst11|$00000|auto_generated|result_node[30]~33_combout  $ (\inst33|out[30]~67_combout  $ (\inst25|Add1~59 )))) # (GND)
// \inst25|Add1~61  = CARRY((\inst11|$00000|auto_generated|result_node[30]~33_combout  & (\inst33|out[30]~67_combout  & !\inst25|Add1~59 )) # (!\inst11|$00000|auto_generated|result_node[30]~33_combout  & ((\inst33|out[30]~67_combout ) # (!\inst25|Add1~59 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[30]~33_combout ),
	.datab(\inst33|out[30]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~59 ),
	.combout(\inst25|Add1~60_combout ),
	.cout(\inst25|Add1~61 ));
// synopsys translate_off
defparam \inst25|Add1~60 .lut_mask = 16'h964D;
defparam \inst25|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~60 (
// Equation(s):
// \inst25|Add0~60_combout  = ((\inst11|$00000|auto_generated|result_node[30]~33_combout  $ (\inst33|out[30]~67_combout  $ (!\inst25|Add0~59 )))) # (GND)
// \inst25|Add0~61  = CARRY((\inst11|$00000|auto_generated|result_node[30]~33_combout  & ((\inst33|out[30]~67_combout ) # (!\inst25|Add0~59 ))) # (!\inst11|$00000|auto_generated|result_node[30]~33_combout  & (\inst33|out[30]~67_combout  & !\inst25|Add0~59 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[30]~33_combout ),
	.datab(\inst33|out[30]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~59 ),
	.combout(\inst25|Add0~60_combout ),
	.cout(\inst25|Add0~61 ));
// synopsys translate_off
defparam \inst25|Add0~60 .lut_mask = 16'h698E;
defparam \inst25|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~101 (
// Equation(s):
// \inst25|result~101_combout  = (\inst33|out[30]~67_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[30]~67_combout ))))

	.dataa(\inst33|out[30]~67_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[30]~67_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~101 .lut_mask = 16'hEEFA;
defparam \inst25|result~101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[30]~102 (
// Equation(s):
// \inst25|result[30]~102_combout  = (\inst33|out[30]~67_combout  & (\inst11|$00000|auto_generated|result_node[30]~33_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[30]~67_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[30]~33_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[30]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[30]~102 .lut_mask = 16'h0088;
defparam \inst25|result[30]~102 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[30]~103 (
// Equation(s):
// \inst25|result[30]~103_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~101_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[30]~102_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~101_combout ),
	.datab(\inst25|result[30]~102_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[30]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[30]~103 .lut_mask = 16'hA0CF;
defparam \inst25|result[30]~103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[30] (
// Equation(s):
// \inst25|result [30] = (\inst25|result[36]~0_combout  & (((\inst25|result[30]~103_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[30]~103_combout  & ((\inst25|Add0~60_combout ))) # (!\inst25|result[30]~103_combout  & 
// (\inst25|Add1~60_combout ))))

	.dataa(\inst25|Add1~60_combout ),
	.datab(\inst25|Add0~60_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[30]~103_combout ),
	.cin(gnd),
	.combout(\inst25|result [30]),
	.cout());
// synopsys translate_off
defparam \inst25|result[30] .lut_mask = 16'hFC0A;
defparam \inst25|result[30] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[30] (
	.clk(\clock~input_o ),
	.d(\inst25|result [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[30] .is_wysiwyg = "true";
defparam \inst8|MEMresult[30] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[30] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[30] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[30]~33 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[30]~33_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a30~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [30])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datab(\inst41|WB_ALUOut [30]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[30]~33 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[43] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[30]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[30]~33_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a30 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~105 (
// Equation(s):
// \inst18|ARRAY~105_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [43])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a30~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [43]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a30~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~105 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~105 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[30] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[30] .is_wysiwyg = "true";
defparam \inst|EXRD2[30] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[30]~66 (
// Equation(s):
// \inst34|out[30]~66_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[30]~33_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [30])))))

	.dataa(\inst10|$00000|auto_generated|result_node[30]~33_combout ),
	.datab(\inst|EXRD2 [30]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[30]~66 .lut_mask = 16'h00AC;
defparam \inst34|out[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[30]~67 (
// Equation(s):
// \inst34|out[30]~67_combout  = (\inst34|out[30]~66_combout ) # ((\inst8|MEMresult [30] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[30]~66_combout ),
	.datab(\inst8|MEMresult [30]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[30]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[30]~67 .lut_mask = 16'hEAEA;
defparam \inst34|out[30]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[30]~33 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[30]~33_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[30]~67_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[30]~67_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[30]~33 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~62 (
// Equation(s):
// \inst25|Add1~62_combout  = (\inst11|$00000|auto_generated|result_node[31]~32_combout  & ((\inst33|out[31]~65_combout  & (!\inst25|Add1~61 )) # (!\inst33|out[31]~65_combout  & ((\inst25|Add1~61 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[31]~32_combout  & ((\inst33|out[31]~65_combout  & (\inst25|Add1~61  & VCC)) # (!\inst33|out[31]~65_combout  & (!\inst25|Add1~61 ))))
// \inst25|Add1~63  = CARRY((\inst11|$00000|auto_generated|result_node[31]~32_combout  & ((!\inst25|Add1~61 ) # (!\inst33|out[31]~65_combout ))) # (!\inst11|$00000|auto_generated|result_node[31]~32_combout  & (!\inst33|out[31]~65_combout  & !\inst25|Add1~61 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[31]~32_combout ),
	.datab(\inst33|out[31]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~61 ),
	.combout(\inst25|Add1~62_combout ),
	.cout(\inst25|Add1~63 ));
// synopsys translate_off
defparam \inst25|Add1~62 .lut_mask = 16'h692B;
defparam \inst25|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~62 (
// Equation(s):
// \inst25|Add0~62_combout  = (\inst11|$00000|auto_generated|result_node[31]~32_combout  & ((\inst33|out[31]~65_combout  & (\inst25|Add0~61  & VCC)) # (!\inst33|out[31]~65_combout  & (!\inst25|Add0~61 )))) # 
// (!\inst11|$00000|auto_generated|result_node[31]~32_combout  & ((\inst33|out[31]~65_combout  & (!\inst25|Add0~61 )) # (!\inst33|out[31]~65_combout  & ((\inst25|Add0~61 ) # (GND)))))
// \inst25|Add0~63  = CARRY((\inst11|$00000|auto_generated|result_node[31]~32_combout  & (!\inst33|out[31]~65_combout  & !\inst25|Add0~61 )) # (!\inst11|$00000|auto_generated|result_node[31]~32_combout  & ((!\inst25|Add0~61 ) # (!\inst33|out[31]~65_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[31]~32_combout ),
	.datab(\inst33|out[31]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~61 ),
	.combout(\inst25|Add0~62_combout ),
	.cout(\inst25|Add0~63 ));
// synopsys translate_off
defparam \inst25|Add0~62 .lut_mask = 16'h9617;
defparam \inst25|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~98 (
// Equation(s):
// \inst25|result~98_combout  = (\inst33|out[31]~65_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[31]~65_combout ))))

	.dataa(\inst33|out[31]~65_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[31]~65_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~98 .lut_mask = 16'hEEFA;
defparam \inst25|result~98 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[31]~99 (
// Equation(s):
// \inst25|result[31]~99_combout  = (\inst33|out[31]~65_combout  & (\inst11|$00000|auto_generated|result_node[31]~32_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[31]~65_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[31]~32_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[31]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[31]~99 .lut_mask = 16'h0088;
defparam \inst25|result[31]~99 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[31]~100 (
// Equation(s):
// \inst25|result[31]~100_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~98_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[31]~99_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~98_combout ),
	.datab(\inst25|result[31]~99_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[31]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[31]~100 .lut_mask = 16'hA0CF;
defparam \inst25|result[31]~100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[31] (
// Equation(s):
// \inst25|result [31] = (\inst25|result[36]~0_combout  & (((\inst25|result[31]~100_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[31]~100_combout  & ((\inst25|Add0~62_combout ))) # (!\inst25|result[31]~100_combout  & 
// (\inst25|Add1~62_combout ))))

	.dataa(\inst25|Add1~62_combout ),
	.datab(\inst25|Add0~62_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[31]~100_combout ),
	.cin(gnd),
	.combout(\inst25|result [31]),
	.cout());
// synopsys translate_off
defparam \inst25|result[31] .lut_mask = 16'hFC0A;
defparam \inst25|result[31] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[31] (
	.clk(\clock~input_o ),
	.d(\inst25|result [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[31] .is_wysiwyg = "true";
defparam \inst8|MEMresult[31] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[31] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[31] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[31]~32 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[31]~32_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a31~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [31])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datab(\inst41|WB_ALUOut [31]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[31]~32 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[44] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[31]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[31]~32_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a31 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~104 (
// Equation(s):
// \inst18|ARRAY~104_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [44])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a31~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [44]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a31~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~104 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[31] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[31] .is_wysiwyg = "true";
defparam \inst|EXRD2[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[31]~64 (
// Equation(s):
// \inst34|out[31]~64_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[31]~32_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [31])))))

	.dataa(\inst10|$00000|auto_generated|result_node[31]~32_combout ),
	.datab(\inst|EXRD2 [31]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[31]~64 .lut_mask = 16'h00AC;
defparam \inst34|out[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[31]~65 (
// Equation(s):
// \inst34|out[31]~65_combout  = (\inst34|out[31]~64_combout ) # ((\inst8|MEMresult [31] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[31]~64_combout ),
	.datab(\inst8|MEMresult [31]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[31]~65 .lut_mask = 16'hEAEA;
defparam \inst34|out[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[31]~32 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[31]~32_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[31]~65_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[31]~65_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[31]~32 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~64 (
// Equation(s):
// \inst25|Add1~64_combout  = ((\inst11|$00000|auto_generated|result_node[32]~31_combout  $ (\inst33|out[32]~63_combout  $ (\inst25|Add1~63 )))) # (GND)
// \inst25|Add1~65  = CARRY((\inst11|$00000|auto_generated|result_node[32]~31_combout  & (\inst33|out[32]~63_combout  & !\inst25|Add1~63 )) # (!\inst11|$00000|auto_generated|result_node[32]~31_combout  & ((\inst33|out[32]~63_combout ) # (!\inst25|Add1~63 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[32]~31_combout ),
	.datab(\inst33|out[32]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~63 ),
	.combout(\inst25|Add1~64_combout ),
	.cout(\inst25|Add1~65 ));
// synopsys translate_off
defparam \inst25|Add1~64 .lut_mask = 16'h964D;
defparam \inst25|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~64 (
// Equation(s):
// \inst25|Add0~64_combout  = ((\inst11|$00000|auto_generated|result_node[32]~31_combout  $ (\inst33|out[32]~63_combout  $ (!\inst25|Add0~63 )))) # (GND)
// \inst25|Add0~65  = CARRY((\inst11|$00000|auto_generated|result_node[32]~31_combout  & ((\inst33|out[32]~63_combout ) # (!\inst25|Add0~63 ))) # (!\inst11|$00000|auto_generated|result_node[32]~31_combout  & (\inst33|out[32]~63_combout  & !\inst25|Add0~63 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[32]~31_combout ),
	.datab(\inst33|out[32]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~63 ),
	.combout(\inst25|Add0~64_combout ),
	.cout(\inst25|Add0~65 ));
// synopsys translate_off
defparam \inst25|Add0~64 .lut_mask = 16'h698E;
defparam \inst25|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~95 (
// Equation(s):
// \inst25|result~95_combout  = (\inst33|out[32]~63_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[32]~63_combout ))))

	.dataa(\inst33|out[32]~63_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[32]~63_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~95 .lut_mask = 16'hEEFA;
defparam \inst25|result~95 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[32]~96 (
// Equation(s):
// \inst25|result[32]~96_combout  = (\inst33|out[32]~63_combout  & (\inst11|$00000|auto_generated|result_node[32]~31_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[32]~63_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[32]~31_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[32]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[32]~96 .lut_mask = 16'h0088;
defparam \inst25|result[32]~96 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[32]~97 (
// Equation(s):
// \inst25|result[32]~97_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~95_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[32]~96_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~95_combout ),
	.datab(\inst25|result[32]~96_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[32]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[32]~97 .lut_mask = 16'hA0CF;
defparam \inst25|result[32]~97 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[32] (
// Equation(s):
// \inst25|result [32] = (\inst25|result[36]~0_combout  & (((\inst25|result[32]~97_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[32]~97_combout  & ((\inst25|Add0~64_combout ))) # (!\inst25|result[32]~97_combout  & (\inst25|Add1~64_combout 
// ))))

	.dataa(\inst25|Add1~64_combout ),
	.datab(\inst25|Add0~64_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[32]~97_combout ),
	.cin(gnd),
	.combout(\inst25|result [32]),
	.cout());
// synopsys translate_off
defparam \inst25|result[32] .lut_mask = 16'hFC0A;
defparam \inst25|result[32] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[32] (
	.clk(\clock~input_o ),
	.d(\inst25|result [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[32] .is_wysiwyg = "true";
defparam \inst8|MEMresult[32] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~5 (
// Equation(s):
// \inst40|always1~5_combout  = (!\inst8|MEMresult [32] & (!\inst8|MEMresult [31] & (!\inst8|MEMresult [30] & !\inst8|MEMresult [29])))

	.dataa(\inst8|MEMresult [32]),
	.datab(\inst8|MEMresult [31]),
	.datac(\inst8|MEMresult [30]),
	.datad(\inst8|MEMresult [29]),
	.cin(gnd),
	.combout(\inst40|always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~5 .lut_mask = 16'h0001;
defparam \inst40|always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[36] (
	.clk(\clock~input_o ),
	.d(\inst34|out[36]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[36] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[36] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [36]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[36] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[36] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[36]~27 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[36]~27_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a36~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [36])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datab(\inst41|WB_ALUOut [36]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[36]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[36]~27 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[36]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[49] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[36]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[49] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[49] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[36]~27_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_first_bit_number = 36;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a36 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~99 (
// Equation(s):
// \inst18|ARRAY~99_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [49])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a36~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [49]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a36~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~99 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~99 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[36] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[36] .is_wysiwyg = "true";
defparam \inst|EXRD2[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[36]~54 (
// Equation(s):
// \inst34|out[36]~54_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[36]~27_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [36])))))

	.dataa(\inst10|$00000|auto_generated|result_node[36]~27_combout ),
	.datab(\inst|EXRD2 [36]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[36]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[36]~54 .lut_mask = 16'h00AC;
defparam \inst34|out[36]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[36]~55 (
// Equation(s):
// \inst34|out[36]~55_combout  = (\inst34|out[36]~54_combout ) # ((\inst8|MEMresult [36] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[36]~54_combout ),
	.datab(\inst8|MEMresult [36]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[36]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[36]~55 .lut_mask = 16'hEAEA;
defparam \inst34|out[36]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[36]~27 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[36]~27_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[36]~55_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[36]~55_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[36]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[36]~27 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[36]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[49] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[36]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[36]~27_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 36;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~31 (
// Equation(s):
// \inst18|ARRAY~31_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [49])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a36~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [49]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~31 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[36] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[36] .is_wysiwyg = "true";
defparam \inst|EXRD1[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[36]~54 (
// Equation(s):
// \inst33|out[36]~54_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[36]~27_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [36])))))

	.dataa(\inst10|$00000|auto_generated|result_node[36]~27_combout ),
	.datab(\inst|EXRD1 [36]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[36]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[36]~54 .lut_mask = 16'h00AC;
defparam \inst33|out[36]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[36]~55 (
// Equation(s):
// \inst33|out[36]~55_combout  = (\inst33|out[36]~54_combout ) # ((\inst8|MEMresult [36] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[36]~54_combout ),
	.datab(\inst8|MEMresult [36]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[36]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[36]~55 .lut_mask = 16'hEAEA;
defparam \inst33|out[36]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[35] (
	.clk(\clock~input_o ),
	.d(\inst34|out[35]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[35] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[35] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [35]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[48] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[35]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[35]~28_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 35;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~32 (
// Equation(s):
// \inst18|ARRAY~32_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [48])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a35~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [48]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~32 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[35] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[35] .is_wysiwyg = "true";
defparam \inst|EXRD1[35] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[35]~56 (
// Equation(s):
// \inst33|out[35]~56_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[35]~28_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [35])))))

	.dataa(\inst10|$00000|auto_generated|result_node[35]~28_combout ),
	.datab(\inst|EXRD1 [35]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[35]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[35]~56 .lut_mask = 16'h00AC;
defparam \inst33|out[35]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[35]~57 (
// Equation(s):
// \inst33|out[35]~57_combout  = (\inst33|out[35]~56_combout ) # ((\inst8|MEMresult [35] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[35]~56_combout ),
	.datab(\inst8|MEMresult [35]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[35]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[35]~57 .lut_mask = 16'hEAEA;
defparam \inst33|out[35]~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[34] (
	.clk(\clock~input_o ),
	.d(\inst34|out[34]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[34] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[34] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [34]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[47] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[34]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[34]~29_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 34;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~33 (
// Equation(s):
// \inst18|ARRAY~33_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [47])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a34~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [47]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~33 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[34] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[34] .is_wysiwyg = "true";
defparam \inst|EXRD1[34] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[34]~58 (
// Equation(s):
// \inst33|out[34]~58_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[34]~29_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [34])))))

	.dataa(\inst10|$00000|auto_generated|result_node[34]~29_combout ),
	.datab(\inst|EXRD1 [34]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[34]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[34]~58 .lut_mask = 16'h00AC;
defparam \inst33|out[34]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[34]~59 (
// Equation(s):
// \inst33|out[34]~59_combout  = (\inst33|out[34]~58_combout ) # ((\inst8|MEMresult [34] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[34]~58_combout ),
	.datab(\inst8|MEMresult [34]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[34]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[34]~59 .lut_mask = 16'hEAEA;
defparam \inst33|out[34]~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[33] (
	.clk(\clock~input_o ),
	.d(\inst34|out[33]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[33] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[33] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [33]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[46] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[33]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[33]~30_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 33;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~34 (
// Equation(s):
// \inst18|ARRAY~34_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [46])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a33~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [46]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~34 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[33] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[33] .is_wysiwyg = "true";
defparam \inst|EXRD1[33] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[33]~60 (
// Equation(s):
// \inst33|out[33]~60_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[33]~30_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [33])))))

	.dataa(\inst10|$00000|auto_generated|result_node[33]~30_combout ),
	.datab(\inst|EXRD1 [33]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[33]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[33]~60 .lut_mask = 16'h00AC;
defparam \inst33|out[33]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[33]~61 (
// Equation(s):
// \inst33|out[33]~61_combout  = (\inst33|out[33]~60_combout ) # ((\inst8|MEMresult [33] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[33]~60_combout ),
	.datab(\inst8|MEMresult [33]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[33]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[33]~61 .lut_mask = 16'hEAEA;
defparam \inst33|out[33]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~66 (
// Equation(s):
// \inst25|Add1~66_combout  = (\inst11|$00000|auto_generated|result_node[33]~30_combout  & ((\inst33|out[33]~61_combout  & (!\inst25|Add1~65 )) # (!\inst33|out[33]~61_combout  & ((\inst25|Add1~65 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[33]~30_combout  & ((\inst33|out[33]~61_combout  & (\inst25|Add1~65  & VCC)) # (!\inst33|out[33]~61_combout  & (!\inst25|Add1~65 ))))
// \inst25|Add1~67  = CARRY((\inst11|$00000|auto_generated|result_node[33]~30_combout  & ((!\inst25|Add1~65 ) # (!\inst33|out[33]~61_combout ))) # (!\inst11|$00000|auto_generated|result_node[33]~30_combout  & (!\inst33|out[33]~61_combout  & !\inst25|Add1~65 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[33]~30_combout ),
	.datab(\inst33|out[33]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~65 ),
	.combout(\inst25|Add1~66_combout ),
	.cout(\inst25|Add1~67 ));
// synopsys translate_off
defparam \inst25|Add1~66 .lut_mask = 16'h692B;
defparam \inst25|Add1~66 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~66 (
// Equation(s):
// \inst25|Add0~66_combout  = (\inst11|$00000|auto_generated|result_node[33]~30_combout  & ((\inst33|out[33]~61_combout  & (\inst25|Add0~65  & VCC)) # (!\inst33|out[33]~61_combout  & (!\inst25|Add0~65 )))) # 
// (!\inst11|$00000|auto_generated|result_node[33]~30_combout  & ((\inst33|out[33]~61_combout  & (!\inst25|Add0~65 )) # (!\inst33|out[33]~61_combout  & ((\inst25|Add0~65 ) # (GND)))))
// \inst25|Add0~67  = CARRY((\inst11|$00000|auto_generated|result_node[33]~30_combout  & (!\inst33|out[33]~61_combout  & !\inst25|Add0~65 )) # (!\inst11|$00000|auto_generated|result_node[33]~30_combout  & ((!\inst25|Add0~65 ) # (!\inst33|out[33]~61_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[33]~30_combout ),
	.datab(\inst33|out[33]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~65 ),
	.combout(\inst25|Add0~66_combout ),
	.cout(\inst25|Add0~67 ));
// synopsys translate_off
defparam \inst25|Add0~66 .lut_mask = 16'h9617;
defparam \inst25|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~92 (
// Equation(s):
// \inst25|result~92_combout  = (\inst33|out[33]~61_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[33]~61_combout ))))

	.dataa(\inst33|out[33]~61_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[33]~61_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~92 .lut_mask = 16'hEEFA;
defparam \inst25|result~92 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[33]~93 (
// Equation(s):
// \inst25|result[33]~93_combout  = (\inst33|out[33]~61_combout  & (\inst11|$00000|auto_generated|result_node[33]~30_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[33]~61_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[33]~30_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[33]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[33]~93 .lut_mask = 16'h0088;
defparam \inst25|result[33]~93 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[33]~94 (
// Equation(s):
// \inst25|result[33]~94_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~92_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[33]~93_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~92_combout ),
	.datab(\inst25|result[33]~93_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[33]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[33]~94 .lut_mask = 16'hA0CF;
defparam \inst25|result[33]~94 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[33] (
// Equation(s):
// \inst25|result [33] = (\inst25|result[36]~0_combout  & (((\inst25|result[33]~94_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[33]~94_combout  & ((\inst25|Add0~66_combout ))) # (!\inst25|result[33]~94_combout  & (\inst25|Add1~66_combout 
// ))))

	.dataa(\inst25|Add1~66_combout ),
	.datab(\inst25|Add0~66_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[33]~94_combout ),
	.cin(gnd),
	.combout(\inst25|result [33]),
	.cout());
// synopsys translate_off
defparam \inst25|result[33] .lut_mask = 16'hFC0A;
defparam \inst25|result[33] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[33] (
	.clk(\clock~input_o ),
	.d(\inst25|result [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[33] .is_wysiwyg = "true";
defparam \inst8|MEMresult[33] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[33] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[33] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[33] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[33]~30 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[33]~30_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a33~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [33])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datab(\inst41|WB_ALUOut [33]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[33]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[33]~30 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[33]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[46] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[33]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[46] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[46] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[33]~30_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_first_bit_number = 33;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a33 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~102 (
// Equation(s):
// \inst18|ARRAY~102_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [46])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a33~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [46]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a33~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~102 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[33] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[33] .is_wysiwyg = "true";
defparam \inst|EXRD2[33] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[33]~60 (
// Equation(s):
// \inst34|out[33]~60_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[33]~30_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [33])))))

	.dataa(\inst10|$00000|auto_generated|result_node[33]~30_combout ),
	.datab(\inst|EXRD2 [33]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[33]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[33]~60 .lut_mask = 16'h00AC;
defparam \inst34|out[33]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[33]~61 (
// Equation(s):
// \inst34|out[33]~61_combout  = (\inst34|out[33]~60_combout ) # ((\inst8|MEMresult [33] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[33]~60_combout ),
	.datab(\inst8|MEMresult [33]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[33]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[33]~61 .lut_mask = 16'hEAEA;
defparam \inst34|out[33]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[33]~30 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[33]~30_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[33]~61_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[33]~61_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[33]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[33]~30 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[33]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~68 (
// Equation(s):
// \inst25|Add1~68_combout  = ((\inst11|$00000|auto_generated|result_node[34]~29_combout  $ (\inst33|out[34]~59_combout  $ (\inst25|Add1~67 )))) # (GND)
// \inst25|Add1~69  = CARRY((\inst11|$00000|auto_generated|result_node[34]~29_combout  & (\inst33|out[34]~59_combout  & !\inst25|Add1~67 )) # (!\inst11|$00000|auto_generated|result_node[34]~29_combout  & ((\inst33|out[34]~59_combout ) # (!\inst25|Add1~67 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[34]~29_combout ),
	.datab(\inst33|out[34]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~67 ),
	.combout(\inst25|Add1~68_combout ),
	.cout(\inst25|Add1~69 ));
// synopsys translate_off
defparam \inst25|Add1~68 .lut_mask = 16'h964D;
defparam \inst25|Add1~68 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~68 (
// Equation(s):
// \inst25|Add0~68_combout  = ((\inst11|$00000|auto_generated|result_node[34]~29_combout  $ (\inst33|out[34]~59_combout  $ (!\inst25|Add0~67 )))) # (GND)
// \inst25|Add0~69  = CARRY((\inst11|$00000|auto_generated|result_node[34]~29_combout  & ((\inst33|out[34]~59_combout ) # (!\inst25|Add0~67 ))) # (!\inst11|$00000|auto_generated|result_node[34]~29_combout  & (\inst33|out[34]~59_combout  & !\inst25|Add0~67 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[34]~29_combout ),
	.datab(\inst33|out[34]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~67 ),
	.combout(\inst25|Add0~68_combout ),
	.cout(\inst25|Add0~69 ));
// synopsys translate_off
defparam \inst25|Add0~68 .lut_mask = 16'h698E;
defparam \inst25|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~89 (
// Equation(s):
// \inst25|result~89_combout  = (\inst33|out[34]~59_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[34]~59_combout ))))

	.dataa(\inst33|out[34]~59_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[34]~59_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~89 .lut_mask = 16'hEEFA;
defparam \inst25|result~89 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[34]~90 (
// Equation(s):
// \inst25|result[34]~90_combout  = (\inst33|out[34]~59_combout  & (\inst11|$00000|auto_generated|result_node[34]~29_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[34]~59_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[34]~29_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[34]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[34]~90 .lut_mask = 16'h0088;
defparam \inst25|result[34]~90 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[34]~91 (
// Equation(s):
// \inst25|result[34]~91_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~89_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[34]~90_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~89_combout ),
	.datab(\inst25|result[34]~90_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[34]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[34]~91 .lut_mask = 16'hA0CF;
defparam \inst25|result[34]~91 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[34] (
// Equation(s):
// \inst25|result [34] = (\inst25|result[36]~0_combout  & (((\inst25|result[34]~91_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[34]~91_combout  & ((\inst25|Add0~68_combout ))) # (!\inst25|result[34]~91_combout  & (\inst25|Add1~68_combout 
// ))))

	.dataa(\inst25|Add1~68_combout ),
	.datab(\inst25|Add0~68_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[34]~91_combout ),
	.cin(gnd),
	.combout(\inst25|result [34]),
	.cout());
// synopsys translate_off
defparam \inst25|result[34] .lut_mask = 16'hFC0A;
defparam \inst25|result[34] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[34] (
	.clk(\clock~input_o ),
	.d(\inst25|result [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[34] .is_wysiwyg = "true";
defparam \inst8|MEMresult[34] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[34] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[34] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[34] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[34]~29 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[34]~29_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a34~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [34])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(\inst41|WB_ALUOut [34]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[34]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[34]~29 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[34]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[47] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[34]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[47] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[47] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[34]~29_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_first_bit_number = 34;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a34 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~101 (
// Equation(s):
// \inst18|ARRAY~101_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [47])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a34~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [47]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a34~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~101 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~101 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[34] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[34] .is_wysiwyg = "true";
defparam \inst|EXRD2[34] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[34]~58 (
// Equation(s):
// \inst34|out[34]~58_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[34]~29_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [34])))))

	.dataa(\inst10|$00000|auto_generated|result_node[34]~29_combout ),
	.datab(\inst|EXRD2 [34]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[34]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[34]~58 .lut_mask = 16'h00AC;
defparam \inst34|out[34]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[34]~59 (
// Equation(s):
// \inst34|out[34]~59_combout  = (\inst34|out[34]~58_combout ) # ((\inst8|MEMresult [34] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[34]~58_combout ),
	.datab(\inst8|MEMresult [34]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[34]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[34]~59 .lut_mask = 16'hEAEA;
defparam \inst34|out[34]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[34]~29 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[34]~29_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[34]~59_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[34]~59_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[34]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[34]~29 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[34]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~70 (
// Equation(s):
// \inst25|Add1~70_combout  = (\inst11|$00000|auto_generated|result_node[35]~28_combout  & ((\inst33|out[35]~57_combout  & (!\inst25|Add1~69 )) # (!\inst33|out[35]~57_combout  & ((\inst25|Add1~69 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[35]~28_combout  & ((\inst33|out[35]~57_combout  & (\inst25|Add1~69  & VCC)) # (!\inst33|out[35]~57_combout  & (!\inst25|Add1~69 ))))
// \inst25|Add1~71  = CARRY((\inst11|$00000|auto_generated|result_node[35]~28_combout  & ((!\inst25|Add1~69 ) # (!\inst33|out[35]~57_combout ))) # (!\inst11|$00000|auto_generated|result_node[35]~28_combout  & (!\inst33|out[35]~57_combout  & !\inst25|Add1~69 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[35]~28_combout ),
	.datab(\inst33|out[35]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~69 ),
	.combout(\inst25|Add1~70_combout ),
	.cout(\inst25|Add1~71 ));
// synopsys translate_off
defparam \inst25|Add1~70 .lut_mask = 16'h692B;
defparam \inst25|Add1~70 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~70 (
// Equation(s):
// \inst25|Add0~70_combout  = (\inst11|$00000|auto_generated|result_node[35]~28_combout  & ((\inst33|out[35]~57_combout  & (\inst25|Add0~69  & VCC)) # (!\inst33|out[35]~57_combout  & (!\inst25|Add0~69 )))) # 
// (!\inst11|$00000|auto_generated|result_node[35]~28_combout  & ((\inst33|out[35]~57_combout  & (!\inst25|Add0~69 )) # (!\inst33|out[35]~57_combout  & ((\inst25|Add0~69 ) # (GND)))))
// \inst25|Add0~71  = CARRY((\inst11|$00000|auto_generated|result_node[35]~28_combout  & (!\inst33|out[35]~57_combout  & !\inst25|Add0~69 )) # (!\inst11|$00000|auto_generated|result_node[35]~28_combout  & ((!\inst25|Add0~69 ) # (!\inst33|out[35]~57_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[35]~28_combout ),
	.datab(\inst33|out[35]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~69 ),
	.combout(\inst25|Add0~70_combout ),
	.cout(\inst25|Add0~71 ));
// synopsys translate_off
defparam \inst25|Add0~70 .lut_mask = 16'h9617;
defparam \inst25|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~86 (
// Equation(s):
// \inst25|result~86_combout  = (\inst33|out[35]~57_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[35]~57_combout ))))

	.dataa(\inst33|out[35]~57_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[35]~57_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~86 .lut_mask = 16'hEEFA;
defparam \inst25|result~86 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[35]~87 (
// Equation(s):
// \inst25|result[35]~87_combout  = (\inst33|out[35]~57_combout  & (\inst11|$00000|auto_generated|result_node[35]~28_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[35]~57_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[35]~28_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[35]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[35]~87 .lut_mask = 16'h0088;
defparam \inst25|result[35]~87 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[35]~88 (
// Equation(s):
// \inst25|result[35]~88_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~86_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[35]~87_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~86_combout ),
	.datab(\inst25|result[35]~87_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[35]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[35]~88 .lut_mask = 16'hA0CF;
defparam \inst25|result[35]~88 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[35] (
// Equation(s):
// \inst25|result [35] = (\inst25|result[36]~0_combout  & (((\inst25|result[35]~88_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[35]~88_combout  & ((\inst25|Add0~70_combout ))) # (!\inst25|result[35]~88_combout  & (\inst25|Add1~70_combout 
// ))))

	.dataa(\inst25|Add1~70_combout ),
	.datab(\inst25|Add0~70_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[35]~88_combout ),
	.cin(gnd),
	.combout(\inst25|result [35]),
	.cout());
// synopsys translate_off
defparam \inst25|result[35] .lut_mask = 16'hFC0A;
defparam \inst25|result[35] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[35] (
	.clk(\clock~input_o ),
	.d(\inst25|result [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[35] .is_wysiwyg = "true";
defparam \inst8|MEMresult[35] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[35] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[35] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[35] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[35]~28 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[35]~28_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a35~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [35])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datab(\inst41|WB_ALUOut [35]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[35]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[35]~28 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[35]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[48] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[35]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[48] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[48] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[35]~28_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_first_bit_number = 35;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a35 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~100 (
// Equation(s):
// \inst18|ARRAY~100_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [48])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a35~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [48]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a35~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~100 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~100 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[35] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[35] .is_wysiwyg = "true";
defparam \inst|EXRD2[35] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[35]~56 (
// Equation(s):
// \inst34|out[35]~56_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[35]~28_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [35])))))

	.dataa(\inst10|$00000|auto_generated|result_node[35]~28_combout ),
	.datab(\inst|EXRD2 [35]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[35]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[35]~56 .lut_mask = 16'h00AC;
defparam \inst34|out[35]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[35]~57 (
// Equation(s):
// \inst34|out[35]~57_combout  = (\inst34|out[35]~56_combout ) # ((\inst8|MEMresult [35] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[35]~56_combout ),
	.datab(\inst8|MEMresult [35]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[35]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[35]~57 .lut_mask = 16'hEAEA;
defparam \inst34|out[35]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[35]~28 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[35]~28_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[35]~57_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[35]~57_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[35]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[35]~28 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[35]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~72 (
// Equation(s):
// \inst25|Add1~72_combout  = ((\inst11|$00000|auto_generated|result_node[36]~27_combout  $ (\inst33|out[36]~55_combout  $ (\inst25|Add1~71 )))) # (GND)
// \inst25|Add1~73  = CARRY((\inst11|$00000|auto_generated|result_node[36]~27_combout  & (\inst33|out[36]~55_combout  & !\inst25|Add1~71 )) # (!\inst11|$00000|auto_generated|result_node[36]~27_combout  & ((\inst33|out[36]~55_combout ) # (!\inst25|Add1~71 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[36]~27_combout ),
	.datab(\inst33|out[36]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~71 ),
	.combout(\inst25|Add1~72_combout ),
	.cout(\inst25|Add1~73 ));
// synopsys translate_off
defparam \inst25|Add1~72 .lut_mask = 16'h964D;
defparam \inst25|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~72 (
// Equation(s):
// \inst25|Add0~72_combout  = ((\inst11|$00000|auto_generated|result_node[36]~27_combout  $ (\inst33|out[36]~55_combout  $ (!\inst25|Add0~71 )))) # (GND)
// \inst25|Add0~73  = CARRY((\inst11|$00000|auto_generated|result_node[36]~27_combout  & ((\inst33|out[36]~55_combout ) # (!\inst25|Add0~71 ))) # (!\inst11|$00000|auto_generated|result_node[36]~27_combout  & (\inst33|out[36]~55_combout  & !\inst25|Add0~71 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[36]~27_combout ),
	.datab(\inst33|out[36]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~71 ),
	.combout(\inst25|Add0~72_combout ),
	.cout(\inst25|Add0~73 ));
// synopsys translate_off
defparam \inst25|Add0~72 .lut_mask = 16'h698E;
defparam \inst25|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~83 (
// Equation(s):
// \inst25|result~83_combout  = (\inst33|out[36]~55_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[36]~55_combout ))))

	.dataa(\inst33|out[36]~55_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[36]~55_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~83 .lut_mask = 16'hEEFA;
defparam \inst25|result~83 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[36]~84 (
// Equation(s):
// \inst25|result[36]~84_combout  = (\inst33|out[36]~55_combout  & (\inst11|$00000|auto_generated|result_node[36]~27_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[36]~55_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[36]~27_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[36]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[36]~84 .lut_mask = 16'h0088;
defparam \inst25|result[36]~84 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[36]~85 (
// Equation(s):
// \inst25|result[36]~85_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~83_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[36]~84_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~83_combout ),
	.datab(\inst25|result[36]~84_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[36]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[36]~85 .lut_mask = 16'hA0CF;
defparam \inst25|result[36]~85 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[36] (
// Equation(s):
// \inst25|result [36] = (\inst25|result[36]~0_combout  & (((\inst25|result[36]~85_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[36]~85_combout  & ((\inst25|Add0~72_combout ))) # (!\inst25|result[36]~85_combout  & (\inst25|Add1~72_combout 
// ))))

	.dataa(\inst25|Add1~72_combout ),
	.datab(\inst25|Add0~72_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~85_combout ),
	.cin(gnd),
	.combout(\inst25|result [36]),
	.cout());
// synopsys translate_off
defparam \inst25|result[36] .lut_mask = 16'hFC0A;
defparam \inst25|result[36] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[36] (
	.clk(\clock~input_o ),
	.d(\inst25|result [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[36] .is_wysiwyg = "true";
defparam \inst8|MEMresult[36] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~6 (
// Equation(s):
// \inst40|always1~6_combout  = (!\inst8|MEMresult [36] & (!\inst8|MEMresult [35] & (!\inst8|MEMresult [34] & !\inst8|MEMresult [33])))

	.dataa(\inst8|MEMresult [36]),
	.datab(\inst8|MEMresult [35]),
	.datac(\inst8|MEMresult [34]),
	.datad(\inst8|MEMresult [33]),
	.cin(gnd),
	.combout(\inst40|always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~6 .lut_mask = 16'h0001;
defparam \inst40|always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[40] (
	.clk(\clock~input_o ),
	.d(\inst34|out[40]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[40] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[40] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [40]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[40] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[40] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[40]~23 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[40]~23_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a40~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [40])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datab(\inst41|WB_ALUOut [40]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[40]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[40]~23 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[40]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[53] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[40]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[53] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[53] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[40]~23_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_first_bit_number = 40;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a40 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~95 (
// Equation(s):
// \inst18|ARRAY~95_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [53])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a40~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [53]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a40~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~95 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~95 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[40] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[40] .is_wysiwyg = "true";
defparam \inst|EXRD2[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[40]~46 (
// Equation(s):
// \inst34|out[40]~46_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[40]~23_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [40])))))

	.dataa(\inst10|$00000|auto_generated|result_node[40]~23_combout ),
	.datab(\inst|EXRD2 [40]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[40]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[40]~46 .lut_mask = 16'h00AC;
defparam \inst34|out[40]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[40]~47 (
// Equation(s):
// \inst34|out[40]~47_combout  = (\inst34|out[40]~46_combout ) # ((\inst8|MEMresult [40] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[40]~46_combout ),
	.datab(\inst8|MEMresult [40]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[40]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[40]~47 .lut_mask = 16'hEAEA;
defparam \inst34|out[40]~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[40]~23 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[40]~23_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[40]~47_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[40]~47_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[40]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[40]~23 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[40]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[53] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[40]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[40]~23_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 40;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~27 (
// Equation(s):
// \inst18|ARRAY~27_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [53])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a40~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [53]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~27 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[40] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[40] .is_wysiwyg = "true";
defparam \inst|EXRD1[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[40]~46 (
// Equation(s):
// \inst33|out[40]~46_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[40]~23_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [40])))))

	.dataa(\inst10|$00000|auto_generated|result_node[40]~23_combout ),
	.datab(\inst|EXRD1 [40]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[40]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[40]~46 .lut_mask = 16'h00AC;
defparam \inst33|out[40]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[40]~47 (
// Equation(s):
// \inst33|out[40]~47_combout  = (\inst33|out[40]~46_combout ) # ((\inst8|MEMresult [40] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[40]~46_combout ),
	.datab(\inst8|MEMresult [40]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[40]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[40]~47 .lut_mask = 16'hEAEA;
defparam \inst33|out[40]~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[39] (
	.clk(\clock~input_o ),
	.d(\inst34|out[39]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[39] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[39] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [39]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 39;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[52] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[39]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[39]~24_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 39;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 39;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~28 (
// Equation(s):
// \inst18|ARRAY~28_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [52])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a39~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [52]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~28 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[39] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[39] .is_wysiwyg = "true";
defparam \inst|EXRD1[39] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[39]~48 (
// Equation(s):
// \inst33|out[39]~48_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[39]~24_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [39])))))

	.dataa(\inst10|$00000|auto_generated|result_node[39]~24_combout ),
	.datab(\inst|EXRD1 [39]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[39]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[39]~48 .lut_mask = 16'h00AC;
defparam \inst33|out[39]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[39]~49 (
// Equation(s):
// \inst33|out[39]~49_combout  = (\inst33|out[39]~48_combout ) # ((\inst8|MEMresult [39] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[39]~48_combout ),
	.datab(\inst8|MEMresult [39]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[39]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[39]~49 .lut_mask = 16'hEAEA;
defparam \inst33|out[39]~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[38] (
	.clk(\clock~input_o ),
	.d(\inst34|out[38]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[38] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[38] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [38]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 38;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[51] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[38]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[38]~25_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 38;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 38;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~29 (
// Equation(s):
// \inst18|ARRAY~29_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [51])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a38~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [51]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~29 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[38] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[38] .is_wysiwyg = "true";
defparam \inst|EXRD1[38] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[38]~50 (
// Equation(s):
// \inst33|out[38]~50_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[38]~25_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [38])))))

	.dataa(\inst10|$00000|auto_generated|result_node[38]~25_combout ),
	.datab(\inst|EXRD1 [38]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[38]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[38]~50 .lut_mask = 16'h00AC;
defparam \inst33|out[38]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[38]~51 (
// Equation(s):
// \inst33|out[38]~51_combout  = (\inst33|out[38]~50_combout ) # ((\inst8|MEMresult [38] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[38]~50_combout ),
	.datab(\inst8|MEMresult [38]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[38]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[38]~51 .lut_mask = 16'hEAEA;
defparam \inst33|out[38]~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[37] (
	.clk(\clock~input_o ),
	.d(\inst34|out[37]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[37] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[37] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [37]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 37;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[50] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[37]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[37]~26_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 37;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 37;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~30 (
// Equation(s):
// \inst18|ARRAY~30_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [50])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a37~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [50]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~30 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[37] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[37] .is_wysiwyg = "true";
defparam \inst|EXRD1[37] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[37]~52 (
// Equation(s):
// \inst33|out[37]~52_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[37]~26_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [37])))))

	.dataa(\inst10|$00000|auto_generated|result_node[37]~26_combout ),
	.datab(\inst|EXRD1 [37]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[37]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[37]~52 .lut_mask = 16'h00AC;
defparam \inst33|out[37]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[37]~53 (
// Equation(s):
// \inst33|out[37]~53_combout  = (\inst33|out[37]~52_combout ) # ((\inst8|MEMresult [37] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[37]~52_combout ),
	.datab(\inst8|MEMresult [37]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[37]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[37]~53 .lut_mask = 16'hEAEA;
defparam \inst33|out[37]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~74 (
// Equation(s):
// \inst25|Add1~74_combout  = (\inst11|$00000|auto_generated|result_node[37]~26_combout  & ((\inst33|out[37]~53_combout  & (!\inst25|Add1~73 )) # (!\inst33|out[37]~53_combout  & ((\inst25|Add1~73 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[37]~26_combout  & ((\inst33|out[37]~53_combout  & (\inst25|Add1~73  & VCC)) # (!\inst33|out[37]~53_combout  & (!\inst25|Add1~73 ))))
// \inst25|Add1~75  = CARRY((\inst11|$00000|auto_generated|result_node[37]~26_combout  & ((!\inst25|Add1~73 ) # (!\inst33|out[37]~53_combout ))) # (!\inst11|$00000|auto_generated|result_node[37]~26_combout  & (!\inst33|out[37]~53_combout  & !\inst25|Add1~73 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[37]~26_combout ),
	.datab(\inst33|out[37]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~73 ),
	.combout(\inst25|Add1~74_combout ),
	.cout(\inst25|Add1~75 ));
// synopsys translate_off
defparam \inst25|Add1~74 .lut_mask = 16'h692B;
defparam \inst25|Add1~74 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~74 (
// Equation(s):
// \inst25|Add0~74_combout  = (\inst11|$00000|auto_generated|result_node[37]~26_combout  & ((\inst33|out[37]~53_combout  & (\inst25|Add0~73  & VCC)) # (!\inst33|out[37]~53_combout  & (!\inst25|Add0~73 )))) # 
// (!\inst11|$00000|auto_generated|result_node[37]~26_combout  & ((\inst33|out[37]~53_combout  & (!\inst25|Add0~73 )) # (!\inst33|out[37]~53_combout  & ((\inst25|Add0~73 ) # (GND)))))
// \inst25|Add0~75  = CARRY((\inst11|$00000|auto_generated|result_node[37]~26_combout  & (!\inst33|out[37]~53_combout  & !\inst25|Add0~73 )) # (!\inst11|$00000|auto_generated|result_node[37]~26_combout  & ((!\inst25|Add0~73 ) # (!\inst33|out[37]~53_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[37]~26_combout ),
	.datab(\inst33|out[37]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~73 ),
	.combout(\inst25|Add0~74_combout ),
	.cout(\inst25|Add0~75 ));
// synopsys translate_off
defparam \inst25|Add0~74 .lut_mask = 16'h9617;
defparam \inst25|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~80 (
// Equation(s):
// \inst25|result~80_combout  = (\inst33|out[37]~53_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[37]~53_combout ))))

	.dataa(\inst33|out[37]~53_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[37]~53_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~80 .lut_mask = 16'hEEFA;
defparam \inst25|result~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[37]~81 (
// Equation(s):
// \inst25|result[37]~81_combout  = (\inst33|out[37]~53_combout  & (\inst11|$00000|auto_generated|result_node[37]~26_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[37]~53_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[37]~26_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[37]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[37]~81 .lut_mask = 16'h0088;
defparam \inst25|result[37]~81 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[37]~82 (
// Equation(s):
// \inst25|result[37]~82_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~80_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[37]~81_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~80_combout ),
	.datab(\inst25|result[37]~81_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[37]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[37]~82 .lut_mask = 16'hA0CF;
defparam \inst25|result[37]~82 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[37] (
// Equation(s):
// \inst25|result [37] = (\inst25|result[36]~0_combout  & (((\inst25|result[37]~82_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[37]~82_combout  & ((\inst25|Add0~74_combout ))) # (!\inst25|result[37]~82_combout  & (\inst25|Add1~74_combout 
// ))))

	.dataa(\inst25|Add1~74_combout ),
	.datab(\inst25|Add0~74_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[37]~82_combout ),
	.cin(gnd),
	.combout(\inst25|result [37]),
	.cout());
// synopsys translate_off
defparam \inst25|result[37] .lut_mask = 16'hFC0A;
defparam \inst25|result[37] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[37] (
	.clk(\clock~input_o ),
	.d(\inst25|result [37]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[37] .is_wysiwyg = "true";
defparam \inst8|MEMresult[37] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[37] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [37]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[37] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[37] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[37]~26 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[37]~26_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a37~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [37])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datab(\inst41|WB_ALUOut [37]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[37]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[37]~26 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[37]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[50] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[37]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[50] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[50] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[37]~26_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_first_bit_number = 37;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_first_bit_number = 37;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a37 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~98 (
// Equation(s):
// \inst18|ARRAY~98_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [50])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a37~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [50]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a37~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~98 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~98 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[37] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[37] .is_wysiwyg = "true";
defparam \inst|EXRD2[37] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[37]~52 (
// Equation(s):
// \inst34|out[37]~52_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[37]~26_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [37])))))

	.dataa(\inst10|$00000|auto_generated|result_node[37]~26_combout ),
	.datab(\inst|EXRD2 [37]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[37]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[37]~52 .lut_mask = 16'h00AC;
defparam \inst34|out[37]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[37]~53 (
// Equation(s):
// \inst34|out[37]~53_combout  = (\inst34|out[37]~52_combout ) # ((\inst8|MEMresult [37] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[37]~52_combout ),
	.datab(\inst8|MEMresult [37]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[37]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[37]~53 .lut_mask = 16'hEAEA;
defparam \inst34|out[37]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[37]~26 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[37]~26_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[37]~53_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[37]~53_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[37]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[37]~26 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[37]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~76 (
// Equation(s):
// \inst25|Add1~76_combout  = ((\inst11|$00000|auto_generated|result_node[38]~25_combout  $ (\inst33|out[38]~51_combout  $ (\inst25|Add1~75 )))) # (GND)
// \inst25|Add1~77  = CARRY((\inst11|$00000|auto_generated|result_node[38]~25_combout  & (\inst33|out[38]~51_combout  & !\inst25|Add1~75 )) # (!\inst11|$00000|auto_generated|result_node[38]~25_combout  & ((\inst33|out[38]~51_combout ) # (!\inst25|Add1~75 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[38]~25_combout ),
	.datab(\inst33|out[38]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~75 ),
	.combout(\inst25|Add1~76_combout ),
	.cout(\inst25|Add1~77 ));
// synopsys translate_off
defparam \inst25|Add1~76 .lut_mask = 16'h964D;
defparam \inst25|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~76 (
// Equation(s):
// \inst25|Add0~76_combout  = ((\inst11|$00000|auto_generated|result_node[38]~25_combout  $ (\inst33|out[38]~51_combout  $ (!\inst25|Add0~75 )))) # (GND)
// \inst25|Add0~77  = CARRY((\inst11|$00000|auto_generated|result_node[38]~25_combout  & ((\inst33|out[38]~51_combout ) # (!\inst25|Add0~75 ))) # (!\inst11|$00000|auto_generated|result_node[38]~25_combout  & (\inst33|out[38]~51_combout  & !\inst25|Add0~75 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[38]~25_combout ),
	.datab(\inst33|out[38]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~75 ),
	.combout(\inst25|Add0~76_combout ),
	.cout(\inst25|Add0~77 ));
// synopsys translate_off
defparam \inst25|Add0~76 .lut_mask = 16'h698E;
defparam \inst25|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~77 (
// Equation(s):
// \inst25|result~77_combout  = (\inst33|out[38]~51_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[38]~51_combout ))))

	.dataa(\inst33|out[38]~51_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[38]~51_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~77 .lut_mask = 16'hEEFA;
defparam \inst25|result~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[38]~78 (
// Equation(s):
// \inst25|result[38]~78_combout  = (\inst33|out[38]~51_combout  & (\inst11|$00000|auto_generated|result_node[38]~25_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[38]~51_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[38]~25_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[38]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[38]~78 .lut_mask = 16'h0088;
defparam \inst25|result[38]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[38]~79 (
// Equation(s):
// \inst25|result[38]~79_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~77_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[38]~78_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~77_combout ),
	.datab(\inst25|result[38]~78_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[38]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[38]~79 .lut_mask = 16'hA0CF;
defparam \inst25|result[38]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[38] (
// Equation(s):
// \inst25|result [38] = (\inst25|result[36]~0_combout  & (((\inst25|result[38]~79_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[38]~79_combout  & ((\inst25|Add0~76_combout ))) # (!\inst25|result[38]~79_combout  & (\inst25|Add1~76_combout 
// ))))

	.dataa(\inst25|Add1~76_combout ),
	.datab(\inst25|Add0~76_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[38]~79_combout ),
	.cin(gnd),
	.combout(\inst25|result [38]),
	.cout());
// synopsys translate_off
defparam \inst25|result[38] .lut_mask = 16'hFC0A;
defparam \inst25|result[38] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[38] (
	.clk(\clock~input_o ),
	.d(\inst25|result [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[38] .is_wysiwyg = "true";
defparam \inst8|MEMresult[38] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[38] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[38] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[38] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[38]~25 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[38]~25_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a38~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [38])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datab(\inst41|WB_ALUOut [38]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[38]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[38]~25 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[38]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[51] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[38]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[51] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[51] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[38]~25_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_first_bit_number = 38;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_first_bit_number = 38;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a38 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~97 (
// Equation(s):
// \inst18|ARRAY~97_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [51])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a38~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [51]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a38~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~97 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~97 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[38] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[38] .is_wysiwyg = "true";
defparam \inst|EXRD2[38] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[38]~50 (
// Equation(s):
// \inst34|out[38]~50_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[38]~25_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [38])))))

	.dataa(\inst10|$00000|auto_generated|result_node[38]~25_combout ),
	.datab(\inst|EXRD2 [38]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[38]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[38]~50 .lut_mask = 16'h00AC;
defparam \inst34|out[38]~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[38]~51 (
// Equation(s):
// \inst34|out[38]~51_combout  = (\inst34|out[38]~50_combout ) # ((\inst8|MEMresult [38] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[38]~50_combout ),
	.datab(\inst8|MEMresult [38]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[38]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[38]~51 .lut_mask = 16'hEAEA;
defparam \inst34|out[38]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[38]~25 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[38]~25_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[38]~51_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[38]~51_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[38]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[38]~25 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[38]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~78 (
// Equation(s):
// \inst25|Add1~78_combout  = (\inst11|$00000|auto_generated|result_node[39]~24_combout  & ((\inst33|out[39]~49_combout  & (!\inst25|Add1~77 )) # (!\inst33|out[39]~49_combout  & ((\inst25|Add1~77 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[39]~24_combout  & ((\inst33|out[39]~49_combout  & (\inst25|Add1~77  & VCC)) # (!\inst33|out[39]~49_combout  & (!\inst25|Add1~77 ))))
// \inst25|Add1~79  = CARRY((\inst11|$00000|auto_generated|result_node[39]~24_combout  & ((!\inst25|Add1~77 ) # (!\inst33|out[39]~49_combout ))) # (!\inst11|$00000|auto_generated|result_node[39]~24_combout  & (!\inst33|out[39]~49_combout  & !\inst25|Add1~77 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[39]~24_combout ),
	.datab(\inst33|out[39]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~77 ),
	.combout(\inst25|Add1~78_combout ),
	.cout(\inst25|Add1~79 ));
// synopsys translate_off
defparam \inst25|Add1~78 .lut_mask = 16'h692B;
defparam \inst25|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~78 (
// Equation(s):
// \inst25|Add0~78_combout  = (\inst11|$00000|auto_generated|result_node[39]~24_combout  & ((\inst33|out[39]~49_combout  & (\inst25|Add0~77  & VCC)) # (!\inst33|out[39]~49_combout  & (!\inst25|Add0~77 )))) # 
// (!\inst11|$00000|auto_generated|result_node[39]~24_combout  & ((\inst33|out[39]~49_combout  & (!\inst25|Add0~77 )) # (!\inst33|out[39]~49_combout  & ((\inst25|Add0~77 ) # (GND)))))
// \inst25|Add0~79  = CARRY((\inst11|$00000|auto_generated|result_node[39]~24_combout  & (!\inst33|out[39]~49_combout  & !\inst25|Add0~77 )) # (!\inst11|$00000|auto_generated|result_node[39]~24_combout  & ((!\inst25|Add0~77 ) # (!\inst33|out[39]~49_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[39]~24_combout ),
	.datab(\inst33|out[39]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~77 ),
	.combout(\inst25|Add0~78_combout ),
	.cout(\inst25|Add0~79 ));
// synopsys translate_off
defparam \inst25|Add0~78 .lut_mask = 16'h9617;
defparam \inst25|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~74 (
// Equation(s):
// \inst25|result~74_combout  = (\inst33|out[39]~49_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[39]~49_combout ))))

	.dataa(\inst33|out[39]~49_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[39]~49_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~74 .lut_mask = 16'hEEFA;
defparam \inst25|result~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[39]~75 (
// Equation(s):
// \inst25|result[39]~75_combout  = (\inst33|out[39]~49_combout  & (\inst11|$00000|auto_generated|result_node[39]~24_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[39]~49_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[39]~24_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[39]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[39]~75 .lut_mask = 16'h0088;
defparam \inst25|result[39]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[39]~76 (
// Equation(s):
// \inst25|result[39]~76_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~74_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[39]~75_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~74_combout ),
	.datab(\inst25|result[39]~75_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[39]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[39]~76 .lut_mask = 16'hA0CF;
defparam \inst25|result[39]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[39] (
// Equation(s):
// \inst25|result [39] = (\inst25|result[36]~0_combout  & (((\inst25|result[39]~76_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[39]~76_combout  & ((\inst25|Add0~78_combout ))) # (!\inst25|result[39]~76_combout  & (\inst25|Add1~78_combout 
// ))))

	.dataa(\inst25|Add1~78_combout ),
	.datab(\inst25|Add0~78_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[39]~76_combout ),
	.cin(gnd),
	.combout(\inst25|result [39]),
	.cout());
// synopsys translate_off
defparam \inst25|result[39] .lut_mask = 16'hFC0A;
defparam \inst25|result[39] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[39] (
	.clk(\clock~input_o ),
	.d(\inst25|result [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[39] .is_wysiwyg = "true";
defparam \inst8|MEMresult[39] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[39] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[39] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[39] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[39]~24 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[39]~24_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a39~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [39])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datab(\inst41|WB_ALUOut [39]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[39]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[39]~24 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[39]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[52] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[39]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[52] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[52] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[39]~24_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_first_bit_number = 39;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_first_bit_number = 39;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a39 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~96 (
// Equation(s):
// \inst18|ARRAY~96_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [52])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a39~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [52]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a39~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~96 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~96 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[39] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[39] .is_wysiwyg = "true";
defparam \inst|EXRD2[39] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[39]~48 (
// Equation(s):
// \inst34|out[39]~48_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[39]~24_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [39])))))

	.dataa(\inst10|$00000|auto_generated|result_node[39]~24_combout ),
	.datab(\inst|EXRD2 [39]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[39]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[39]~48 .lut_mask = 16'h00AC;
defparam \inst34|out[39]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[39]~49 (
// Equation(s):
// \inst34|out[39]~49_combout  = (\inst34|out[39]~48_combout ) # ((\inst8|MEMresult [39] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[39]~48_combout ),
	.datab(\inst8|MEMresult [39]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[39]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[39]~49 .lut_mask = 16'hEAEA;
defparam \inst34|out[39]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[39]~24 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[39]~24_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[39]~49_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[39]~49_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[39]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[39]~24 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[39]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~80 (
// Equation(s):
// \inst25|Add1~80_combout  = ((\inst11|$00000|auto_generated|result_node[40]~23_combout  $ (\inst33|out[40]~47_combout  $ (\inst25|Add1~79 )))) # (GND)
// \inst25|Add1~81  = CARRY((\inst11|$00000|auto_generated|result_node[40]~23_combout  & (\inst33|out[40]~47_combout  & !\inst25|Add1~79 )) # (!\inst11|$00000|auto_generated|result_node[40]~23_combout  & ((\inst33|out[40]~47_combout ) # (!\inst25|Add1~79 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[40]~23_combout ),
	.datab(\inst33|out[40]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~79 ),
	.combout(\inst25|Add1~80_combout ),
	.cout(\inst25|Add1~81 ));
// synopsys translate_off
defparam \inst25|Add1~80 .lut_mask = 16'h964D;
defparam \inst25|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~80 (
// Equation(s):
// \inst25|Add0~80_combout  = ((\inst11|$00000|auto_generated|result_node[40]~23_combout  $ (\inst33|out[40]~47_combout  $ (!\inst25|Add0~79 )))) # (GND)
// \inst25|Add0~81  = CARRY((\inst11|$00000|auto_generated|result_node[40]~23_combout  & ((\inst33|out[40]~47_combout ) # (!\inst25|Add0~79 ))) # (!\inst11|$00000|auto_generated|result_node[40]~23_combout  & (\inst33|out[40]~47_combout  & !\inst25|Add0~79 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[40]~23_combout ),
	.datab(\inst33|out[40]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~79 ),
	.combout(\inst25|Add0~80_combout ),
	.cout(\inst25|Add0~81 ));
// synopsys translate_off
defparam \inst25|Add0~80 .lut_mask = 16'h698E;
defparam \inst25|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~71 (
// Equation(s):
// \inst25|result~71_combout  = (\inst33|out[40]~47_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[40]~47_combout ))))

	.dataa(\inst33|out[40]~47_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[40]~47_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~71 .lut_mask = 16'hEEFA;
defparam \inst25|result~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[40]~72 (
// Equation(s):
// \inst25|result[40]~72_combout  = (\inst33|out[40]~47_combout  & (\inst11|$00000|auto_generated|result_node[40]~23_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[40]~47_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[40]~23_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[40]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[40]~72 .lut_mask = 16'h0088;
defparam \inst25|result[40]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[40]~73 (
// Equation(s):
// \inst25|result[40]~73_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~71_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[40]~72_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~71_combout ),
	.datab(\inst25|result[40]~72_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[40]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[40]~73 .lut_mask = 16'hA0CF;
defparam \inst25|result[40]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[40] (
// Equation(s):
// \inst25|result [40] = (\inst25|result[36]~0_combout  & (((\inst25|result[40]~73_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[40]~73_combout  & ((\inst25|Add0~80_combout ))) # (!\inst25|result[40]~73_combout  & (\inst25|Add1~80_combout 
// ))))

	.dataa(\inst25|Add1~80_combout ),
	.datab(\inst25|Add0~80_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[40]~73_combout ),
	.cin(gnd),
	.combout(\inst25|result [40]),
	.cout());
// synopsys translate_off
defparam \inst25|result[40] .lut_mask = 16'hFC0A;
defparam \inst25|result[40] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[40] (
	.clk(\clock~input_o ),
	.d(\inst25|result [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[40] .is_wysiwyg = "true";
defparam \inst8|MEMresult[40] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~7 (
// Equation(s):
// \inst40|always1~7_combout  = (!\inst8|MEMresult [40] & (!\inst8|MEMresult [39] & (!\inst8|MEMresult [38] & !\inst8|MEMresult [37])))

	.dataa(\inst8|MEMresult [40]),
	.datab(\inst8|MEMresult [39]),
	.datac(\inst8|MEMresult [38]),
	.datad(\inst8|MEMresult [37]),
	.cin(gnd),
	.combout(\inst40|always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~7 .lut_mask = 16'h0001;
defparam \inst40|always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[44] (
	.clk(\clock~input_o ),
	.d(\inst34|out[44]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[44] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[44] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [44]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[44] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[44] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[44] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[44]~19 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[44]~19_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a44~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [44])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datab(\inst41|WB_ALUOut [44]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[44]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[44]~19 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[44]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[57] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[44]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[57] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[57] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[44]~19_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_first_bit_number = 44;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a44 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~91 (
// Equation(s):
// \inst18|ARRAY~91_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [57])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a44~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [57]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a44~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~91 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~91 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[44] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[44] .is_wysiwyg = "true";
defparam \inst|EXRD2[44] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[44]~38 (
// Equation(s):
// \inst34|out[44]~38_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[44]~19_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [44])))))

	.dataa(\inst10|$00000|auto_generated|result_node[44]~19_combout ),
	.datab(\inst|EXRD2 [44]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[44]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[44]~38 .lut_mask = 16'h00AC;
defparam \inst34|out[44]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[44]~39 (
// Equation(s):
// \inst34|out[44]~39_combout  = (\inst34|out[44]~38_combout ) # ((\inst8|MEMresult [44] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[44]~38_combout ),
	.datab(\inst8|MEMresult [44]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[44]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[44]~39 .lut_mask = 16'hEAEA;
defparam \inst34|out[44]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[44]~19 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[44]~19_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[44]~39_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[44]~39_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[44]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[44]~19 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[44]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[57] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[44]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[44]~19_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 44;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~23 (
// Equation(s):
// \inst18|ARRAY~23_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [57])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a44~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [57]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~23 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[44] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[44] .is_wysiwyg = "true";
defparam \inst|EXRD1[44] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[44]~38 (
// Equation(s):
// \inst33|out[44]~38_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[44]~19_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [44])))))

	.dataa(\inst10|$00000|auto_generated|result_node[44]~19_combout ),
	.datab(\inst|EXRD1 [44]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[44]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[44]~38 .lut_mask = 16'h00AC;
defparam \inst33|out[44]~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[44]~39 (
// Equation(s):
// \inst33|out[44]~39_combout  = (\inst33|out[44]~38_combout ) # ((\inst8|MEMresult [44] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[44]~38_combout ),
	.datab(\inst8|MEMresult [44]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[44]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[44]~39 .lut_mask = 16'hEAEA;
defparam \inst33|out[44]~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[43] (
	.clk(\clock~input_o ),
	.d(\inst34|out[43]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[43] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[43] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [43]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 43;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[56] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[43]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[43]~20_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 43;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 43;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~24 (
// Equation(s):
// \inst18|ARRAY~24_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [56])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a43~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [56]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~24 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[43] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[43] .is_wysiwyg = "true";
defparam \inst|EXRD1[43] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[43]~40 (
// Equation(s):
// \inst33|out[43]~40_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[43]~20_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [43])))))

	.dataa(\inst10|$00000|auto_generated|result_node[43]~20_combout ),
	.datab(\inst|EXRD1 [43]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[43]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[43]~40 .lut_mask = 16'h00AC;
defparam \inst33|out[43]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[43]~41 (
// Equation(s):
// \inst33|out[43]~41_combout  = (\inst33|out[43]~40_combout ) # ((\inst8|MEMresult [43] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[43]~40_combout ),
	.datab(\inst8|MEMresult [43]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[43]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[43]~41 .lut_mask = 16'hEAEA;
defparam \inst33|out[43]~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[42] (
	.clk(\clock~input_o ),
	.d(\inst34|out[42]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[42] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[42] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [42]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 42;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[55] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[42]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[42]~21_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 42;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 42;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~25 (
// Equation(s):
// \inst18|ARRAY~25_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [55])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a42~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [55]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~25 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[42] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[42] .is_wysiwyg = "true";
defparam \inst|EXRD1[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[42]~42 (
// Equation(s):
// \inst33|out[42]~42_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[42]~21_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [42])))))

	.dataa(\inst10|$00000|auto_generated|result_node[42]~21_combout ),
	.datab(\inst|EXRD1 [42]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[42]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[42]~42 .lut_mask = 16'h00AC;
defparam \inst33|out[42]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[42]~43 (
// Equation(s):
// \inst33|out[42]~43_combout  = (\inst33|out[42]~42_combout ) # ((\inst8|MEMresult [42] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[42]~42_combout ),
	.datab(\inst8|MEMresult [42]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[42]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[42]~43 .lut_mask = 16'hEAEA;
defparam \inst33|out[42]~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[41] (
	.clk(\clock~input_o ),
	.d(\inst34|out[41]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[41] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[41] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [41]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 41;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[54] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[41]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[41]~22_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 41;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 41;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~26 (
// Equation(s):
// \inst18|ARRAY~26_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [54])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a41~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [54]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~26 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[41] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[41] .is_wysiwyg = "true";
defparam \inst|EXRD1[41] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[41]~44 (
// Equation(s):
// \inst33|out[41]~44_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[41]~22_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [41])))))

	.dataa(\inst10|$00000|auto_generated|result_node[41]~22_combout ),
	.datab(\inst|EXRD1 [41]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[41]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[41]~44 .lut_mask = 16'h00AC;
defparam \inst33|out[41]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[41]~45 (
// Equation(s):
// \inst33|out[41]~45_combout  = (\inst33|out[41]~44_combout ) # ((\inst8|MEMresult [41] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[41]~44_combout ),
	.datab(\inst8|MEMresult [41]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[41]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[41]~45 .lut_mask = 16'hEAEA;
defparam \inst33|out[41]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~82 (
// Equation(s):
// \inst25|Add1~82_combout  = (\inst11|$00000|auto_generated|result_node[41]~22_combout  & ((\inst33|out[41]~45_combout  & (!\inst25|Add1~81 )) # (!\inst33|out[41]~45_combout  & ((\inst25|Add1~81 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[41]~22_combout  & ((\inst33|out[41]~45_combout  & (\inst25|Add1~81  & VCC)) # (!\inst33|out[41]~45_combout  & (!\inst25|Add1~81 ))))
// \inst25|Add1~83  = CARRY((\inst11|$00000|auto_generated|result_node[41]~22_combout  & ((!\inst25|Add1~81 ) # (!\inst33|out[41]~45_combout ))) # (!\inst11|$00000|auto_generated|result_node[41]~22_combout  & (!\inst33|out[41]~45_combout  & !\inst25|Add1~81 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[41]~22_combout ),
	.datab(\inst33|out[41]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~81 ),
	.combout(\inst25|Add1~82_combout ),
	.cout(\inst25|Add1~83 ));
// synopsys translate_off
defparam \inst25|Add1~82 .lut_mask = 16'h692B;
defparam \inst25|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~82 (
// Equation(s):
// \inst25|Add0~82_combout  = (\inst11|$00000|auto_generated|result_node[41]~22_combout  & ((\inst33|out[41]~45_combout  & (\inst25|Add0~81  & VCC)) # (!\inst33|out[41]~45_combout  & (!\inst25|Add0~81 )))) # 
// (!\inst11|$00000|auto_generated|result_node[41]~22_combout  & ((\inst33|out[41]~45_combout  & (!\inst25|Add0~81 )) # (!\inst33|out[41]~45_combout  & ((\inst25|Add0~81 ) # (GND)))))
// \inst25|Add0~83  = CARRY((\inst11|$00000|auto_generated|result_node[41]~22_combout  & (!\inst33|out[41]~45_combout  & !\inst25|Add0~81 )) # (!\inst11|$00000|auto_generated|result_node[41]~22_combout  & ((!\inst25|Add0~81 ) # (!\inst33|out[41]~45_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[41]~22_combout ),
	.datab(\inst33|out[41]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~81 ),
	.combout(\inst25|Add0~82_combout ),
	.cout(\inst25|Add0~83 ));
// synopsys translate_off
defparam \inst25|Add0~82 .lut_mask = 16'h9617;
defparam \inst25|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~68 (
// Equation(s):
// \inst25|result~68_combout  = (\inst33|out[41]~45_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[41]~45_combout ))))

	.dataa(\inst33|out[41]~45_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[41]~45_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~68 .lut_mask = 16'hEEFA;
defparam \inst25|result~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[41]~69 (
// Equation(s):
// \inst25|result[41]~69_combout  = (\inst33|out[41]~45_combout  & (\inst11|$00000|auto_generated|result_node[41]~22_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[41]~45_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[41]~22_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[41]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[41]~69 .lut_mask = 16'h0088;
defparam \inst25|result[41]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[41]~70 (
// Equation(s):
// \inst25|result[41]~70_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~68_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[41]~69_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~68_combout ),
	.datab(\inst25|result[41]~69_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[41]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[41]~70 .lut_mask = 16'hA0CF;
defparam \inst25|result[41]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[41] (
// Equation(s):
// \inst25|result [41] = (\inst25|result[36]~0_combout  & (((\inst25|result[41]~70_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[41]~70_combout  & ((\inst25|Add0~82_combout ))) # (!\inst25|result[41]~70_combout  & (\inst25|Add1~82_combout 
// ))))

	.dataa(\inst25|Add1~82_combout ),
	.datab(\inst25|Add0~82_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[41]~70_combout ),
	.cin(gnd),
	.combout(\inst25|result [41]),
	.cout());
// synopsys translate_off
defparam \inst25|result[41] .lut_mask = 16'hFC0A;
defparam \inst25|result[41] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[41] (
	.clk(\clock~input_o ),
	.d(\inst25|result [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[41] .is_wysiwyg = "true";
defparam \inst8|MEMresult[41] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[41] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[41] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[41] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[41]~22 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[41]~22_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a41~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [41])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datab(\inst41|WB_ALUOut [41]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[41]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[41]~22 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[41]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[54] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[41]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[54] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[54] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[41]~22_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_first_bit_number = 41;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_first_bit_number = 41;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a41 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~94 (
// Equation(s):
// \inst18|ARRAY~94_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [54])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a41~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [54]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a41~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~94 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~94 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[41] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[41] .is_wysiwyg = "true";
defparam \inst|EXRD2[41] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[41]~44 (
// Equation(s):
// \inst34|out[41]~44_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[41]~22_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [41])))))

	.dataa(\inst10|$00000|auto_generated|result_node[41]~22_combout ),
	.datab(\inst|EXRD2 [41]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[41]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[41]~44 .lut_mask = 16'h00AC;
defparam \inst34|out[41]~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[41]~45 (
// Equation(s):
// \inst34|out[41]~45_combout  = (\inst34|out[41]~44_combout ) # ((\inst8|MEMresult [41] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[41]~44_combout ),
	.datab(\inst8|MEMresult [41]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[41]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[41]~45 .lut_mask = 16'hEAEA;
defparam \inst34|out[41]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[41]~22 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[41]~22_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[41]~45_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[41]~45_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[41]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[41]~22 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[41]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~84 (
// Equation(s):
// \inst25|Add1~84_combout  = ((\inst11|$00000|auto_generated|result_node[42]~21_combout  $ (\inst33|out[42]~43_combout  $ (\inst25|Add1~83 )))) # (GND)
// \inst25|Add1~85  = CARRY((\inst11|$00000|auto_generated|result_node[42]~21_combout  & (\inst33|out[42]~43_combout  & !\inst25|Add1~83 )) # (!\inst11|$00000|auto_generated|result_node[42]~21_combout  & ((\inst33|out[42]~43_combout ) # (!\inst25|Add1~83 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[42]~21_combout ),
	.datab(\inst33|out[42]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~83 ),
	.combout(\inst25|Add1~84_combout ),
	.cout(\inst25|Add1~85 ));
// synopsys translate_off
defparam \inst25|Add1~84 .lut_mask = 16'h964D;
defparam \inst25|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~84 (
// Equation(s):
// \inst25|Add0~84_combout  = ((\inst11|$00000|auto_generated|result_node[42]~21_combout  $ (\inst33|out[42]~43_combout  $ (!\inst25|Add0~83 )))) # (GND)
// \inst25|Add0~85  = CARRY((\inst11|$00000|auto_generated|result_node[42]~21_combout  & ((\inst33|out[42]~43_combout ) # (!\inst25|Add0~83 ))) # (!\inst11|$00000|auto_generated|result_node[42]~21_combout  & (\inst33|out[42]~43_combout  & !\inst25|Add0~83 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[42]~21_combout ),
	.datab(\inst33|out[42]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~83 ),
	.combout(\inst25|Add0~84_combout ),
	.cout(\inst25|Add0~85 ));
// synopsys translate_off
defparam \inst25|Add0~84 .lut_mask = 16'h698E;
defparam \inst25|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~65 (
// Equation(s):
// \inst25|result~65_combout  = (\inst33|out[42]~43_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[42]~43_combout ))))

	.dataa(\inst33|out[42]~43_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[42]~43_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~65 .lut_mask = 16'hEEFA;
defparam \inst25|result~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[42]~66 (
// Equation(s):
// \inst25|result[42]~66_combout  = (\inst33|out[42]~43_combout  & (\inst11|$00000|auto_generated|result_node[42]~21_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[42]~43_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[42]~21_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[42]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[42]~66 .lut_mask = 16'h0088;
defparam \inst25|result[42]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[42]~67 (
// Equation(s):
// \inst25|result[42]~67_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~65_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[42]~66_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~65_combout ),
	.datab(\inst25|result[42]~66_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[42]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[42]~67 .lut_mask = 16'hA0CF;
defparam \inst25|result[42]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[42] (
// Equation(s):
// \inst25|result [42] = (\inst25|result[36]~0_combout  & (((\inst25|result[42]~67_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[42]~67_combout  & ((\inst25|Add0~84_combout ))) # (!\inst25|result[42]~67_combout  & (\inst25|Add1~84_combout 
// ))))

	.dataa(\inst25|Add1~84_combout ),
	.datab(\inst25|Add0~84_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[42]~67_combout ),
	.cin(gnd),
	.combout(\inst25|result [42]),
	.cout());
// synopsys translate_off
defparam \inst25|result[42] .lut_mask = 16'hFC0A;
defparam \inst25|result[42] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[42] (
	.clk(\clock~input_o ),
	.d(\inst25|result [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[42] .is_wysiwyg = "true";
defparam \inst8|MEMresult[42] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[42] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[42] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[42]~21 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[42]~21_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a42~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [42])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datab(\inst41|WB_ALUOut [42]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[42]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[42]~21 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[42]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[55] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[42]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[55] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[55] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[42]~21_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_first_bit_number = 42;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_first_bit_number = 42;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a42 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~93 (
// Equation(s):
// \inst18|ARRAY~93_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [55])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a42~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [55]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a42~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~93 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~93 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[42] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[42] .is_wysiwyg = "true";
defparam \inst|EXRD2[42] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[42]~42 (
// Equation(s):
// \inst34|out[42]~42_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[42]~21_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [42])))))

	.dataa(\inst10|$00000|auto_generated|result_node[42]~21_combout ),
	.datab(\inst|EXRD2 [42]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[42]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[42]~42 .lut_mask = 16'h00AC;
defparam \inst34|out[42]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[42]~43 (
// Equation(s):
// \inst34|out[42]~43_combout  = (\inst34|out[42]~42_combout ) # ((\inst8|MEMresult [42] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[42]~42_combout ),
	.datab(\inst8|MEMresult [42]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[42]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[42]~43 .lut_mask = 16'hEAEA;
defparam \inst34|out[42]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[42]~21 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[42]~21_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[42]~43_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[42]~43_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[42]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[42]~21 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[42]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~86 (
// Equation(s):
// \inst25|Add1~86_combout  = (\inst11|$00000|auto_generated|result_node[43]~20_combout  & ((\inst33|out[43]~41_combout  & (!\inst25|Add1~85 )) # (!\inst33|out[43]~41_combout  & ((\inst25|Add1~85 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[43]~20_combout  & ((\inst33|out[43]~41_combout  & (\inst25|Add1~85  & VCC)) # (!\inst33|out[43]~41_combout  & (!\inst25|Add1~85 ))))
// \inst25|Add1~87  = CARRY((\inst11|$00000|auto_generated|result_node[43]~20_combout  & ((!\inst25|Add1~85 ) # (!\inst33|out[43]~41_combout ))) # (!\inst11|$00000|auto_generated|result_node[43]~20_combout  & (!\inst33|out[43]~41_combout  & !\inst25|Add1~85 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[43]~20_combout ),
	.datab(\inst33|out[43]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~85 ),
	.combout(\inst25|Add1~86_combout ),
	.cout(\inst25|Add1~87 ));
// synopsys translate_off
defparam \inst25|Add1~86 .lut_mask = 16'h692B;
defparam \inst25|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~86 (
// Equation(s):
// \inst25|Add0~86_combout  = (\inst11|$00000|auto_generated|result_node[43]~20_combout  & ((\inst33|out[43]~41_combout  & (\inst25|Add0~85  & VCC)) # (!\inst33|out[43]~41_combout  & (!\inst25|Add0~85 )))) # 
// (!\inst11|$00000|auto_generated|result_node[43]~20_combout  & ((\inst33|out[43]~41_combout  & (!\inst25|Add0~85 )) # (!\inst33|out[43]~41_combout  & ((\inst25|Add0~85 ) # (GND)))))
// \inst25|Add0~87  = CARRY((\inst11|$00000|auto_generated|result_node[43]~20_combout  & (!\inst33|out[43]~41_combout  & !\inst25|Add0~85 )) # (!\inst11|$00000|auto_generated|result_node[43]~20_combout  & ((!\inst25|Add0~85 ) # (!\inst33|out[43]~41_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[43]~20_combout ),
	.datab(\inst33|out[43]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~85 ),
	.combout(\inst25|Add0~86_combout ),
	.cout(\inst25|Add0~87 ));
// synopsys translate_off
defparam \inst25|Add0~86 .lut_mask = 16'h9617;
defparam \inst25|Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~62 (
// Equation(s):
// \inst25|result~62_combout  = (\inst33|out[43]~41_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[43]~41_combout ))))

	.dataa(\inst33|out[43]~41_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[43]~41_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~62 .lut_mask = 16'hEEFA;
defparam \inst25|result~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[43]~63 (
// Equation(s):
// \inst25|result[43]~63_combout  = (\inst33|out[43]~41_combout  & (\inst11|$00000|auto_generated|result_node[43]~20_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[43]~41_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[43]~20_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[43]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[43]~63 .lut_mask = 16'h0088;
defparam \inst25|result[43]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[43]~64 (
// Equation(s):
// \inst25|result[43]~64_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~62_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[43]~63_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~62_combout ),
	.datab(\inst25|result[43]~63_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[43]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[43]~64 .lut_mask = 16'hA0CF;
defparam \inst25|result[43]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[43] (
// Equation(s):
// \inst25|result [43] = (\inst25|result[36]~0_combout  & (((\inst25|result[43]~64_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[43]~64_combout  & ((\inst25|Add0~86_combout ))) # (!\inst25|result[43]~64_combout  & (\inst25|Add1~86_combout 
// ))))

	.dataa(\inst25|Add1~86_combout ),
	.datab(\inst25|Add0~86_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[43]~64_combout ),
	.cin(gnd),
	.combout(\inst25|result [43]),
	.cout());
// synopsys translate_off
defparam \inst25|result[43] .lut_mask = 16'hFC0A;
defparam \inst25|result[43] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[43] (
	.clk(\clock~input_o ),
	.d(\inst25|result [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[43] .is_wysiwyg = "true";
defparam \inst8|MEMresult[43] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[43] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[43] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[43] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[43]~20 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[43]~20_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a43~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [43])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datab(\inst41|WB_ALUOut [43]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[43]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[43]~20 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[43]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[56] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[43]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[56] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[56] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[43]~20_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_first_bit_number = 43;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_first_bit_number = 43;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a43 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~92 (
// Equation(s):
// \inst18|ARRAY~92_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [56])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a43~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [56]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a43~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~92 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~92 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[43] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[43] .is_wysiwyg = "true";
defparam \inst|EXRD2[43] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[43]~40 (
// Equation(s):
// \inst34|out[43]~40_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[43]~20_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [43])))))

	.dataa(\inst10|$00000|auto_generated|result_node[43]~20_combout ),
	.datab(\inst|EXRD2 [43]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[43]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[43]~40 .lut_mask = 16'h00AC;
defparam \inst34|out[43]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[43]~41 (
// Equation(s):
// \inst34|out[43]~41_combout  = (\inst34|out[43]~40_combout ) # ((\inst8|MEMresult [43] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[43]~40_combout ),
	.datab(\inst8|MEMresult [43]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[43]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[43]~41 .lut_mask = 16'hEAEA;
defparam \inst34|out[43]~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[43]~20 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[43]~20_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[43]~41_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[43]~41_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[43]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[43]~20 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[43]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~88 (
// Equation(s):
// \inst25|Add1~88_combout  = ((\inst11|$00000|auto_generated|result_node[44]~19_combout  $ (\inst33|out[44]~39_combout  $ (\inst25|Add1~87 )))) # (GND)
// \inst25|Add1~89  = CARRY((\inst11|$00000|auto_generated|result_node[44]~19_combout  & (\inst33|out[44]~39_combout  & !\inst25|Add1~87 )) # (!\inst11|$00000|auto_generated|result_node[44]~19_combout  & ((\inst33|out[44]~39_combout ) # (!\inst25|Add1~87 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[44]~19_combout ),
	.datab(\inst33|out[44]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~87 ),
	.combout(\inst25|Add1~88_combout ),
	.cout(\inst25|Add1~89 ));
// synopsys translate_off
defparam \inst25|Add1~88 .lut_mask = 16'h964D;
defparam \inst25|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~88 (
// Equation(s):
// \inst25|Add0~88_combout  = ((\inst11|$00000|auto_generated|result_node[44]~19_combout  $ (\inst33|out[44]~39_combout  $ (!\inst25|Add0~87 )))) # (GND)
// \inst25|Add0~89  = CARRY((\inst11|$00000|auto_generated|result_node[44]~19_combout  & ((\inst33|out[44]~39_combout ) # (!\inst25|Add0~87 ))) # (!\inst11|$00000|auto_generated|result_node[44]~19_combout  & (\inst33|out[44]~39_combout  & !\inst25|Add0~87 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[44]~19_combout ),
	.datab(\inst33|out[44]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~87 ),
	.combout(\inst25|Add0~88_combout ),
	.cout(\inst25|Add0~89 ));
// synopsys translate_off
defparam \inst25|Add0~88 .lut_mask = 16'h698E;
defparam \inst25|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~59 (
// Equation(s):
// \inst25|result~59_combout  = (\inst33|out[44]~39_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[44]~39_combout ))))

	.dataa(\inst33|out[44]~39_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[44]~39_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~59 .lut_mask = 16'hEEFA;
defparam \inst25|result~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[44]~60 (
// Equation(s):
// \inst25|result[44]~60_combout  = (\inst33|out[44]~39_combout  & (\inst11|$00000|auto_generated|result_node[44]~19_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[44]~39_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[44]~19_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[44]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[44]~60 .lut_mask = 16'h0088;
defparam \inst25|result[44]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[44]~61 (
// Equation(s):
// \inst25|result[44]~61_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~59_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[44]~60_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~59_combout ),
	.datab(\inst25|result[44]~60_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[44]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[44]~61 .lut_mask = 16'hA0CF;
defparam \inst25|result[44]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[44] (
// Equation(s):
// \inst25|result [44] = (\inst25|result[36]~0_combout  & (((\inst25|result[44]~61_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[44]~61_combout  & ((\inst25|Add0~88_combout ))) # (!\inst25|result[44]~61_combout  & (\inst25|Add1~88_combout 
// ))))

	.dataa(\inst25|Add1~88_combout ),
	.datab(\inst25|Add0~88_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[44]~61_combout ),
	.cin(gnd),
	.combout(\inst25|result [44]),
	.cout());
// synopsys translate_off
defparam \inst25|result[44] .lut_mask = 16'hFC0A;
defparam \inst25|result[44] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[44] (
	.clk(\clock~input_o ),
	.d(\inst25|result [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[44] .is_wysiwyg = "true";
defparam \inst8|MEMresult[44] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~8 (
// Equation(s):
// \inst40|always1~8_combout  = (!\inst8|MEMresult [44] & (!\inst8|MEMresult [43] & (!\inst8|MEMresult [42] & !\inst8|MEMresult [41])))

	.dataa(\inst8|MEMresult [44]),
	.datab(\inst8|MEMresult [43]),
	.datac(\inst8|MEMresult [42]),
	.datad(\inst8|MEMresult [41]),
	.cin(gnd),
	.combout(\inst40|always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~8 .lut_mask = 16'h0001;
defparam \inst40|always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~9 (
// Equation(s):
// \inst40|always1~9_combout  = (\inst40|always1~5_combout  & (\inst40|always1~6_combout  & (\inst40|always1~7_combout  & \inst40|always1~8_combout )))

	.dataa(\inst40|always1~5_combout ),
	.datab(\inst40|always1~6_combout ),
	.datac(\inst40|always1~7_combout ),
	.datad(\inst40|always1~8_combout ),
	.cin(gnd),
	.combout(\inst40|always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~9 .lut_mask = 16'h8000;
defparam \inst40|always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst15|Equal1~0 (
// Equation(s):
// \inst15|Equal1~0_combout  = (\inst36|IDinstr [4]) # (((!\inst6|WideOr0~2_combout ) # (!\inst15|Equal0~2_combout )) # (!\inst36|IDinstr [5]))

	.dataa(\inst36|IDinstr [4]),
	.datab(\inst36|IDinstr [5]),
	.datac(\inst15|Equal0~2_combout ),
	.datad(\inst6|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\inst15|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst15|Equal1~0 .lut_mask = 16'hBFFF;
defparam \inst15|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst6|MemWrite (
// Equation(s):
// \inst6|MemWrite~combout  = (\inst6|WideOr0~4_combout  & (!\inst15|Equal1~0_combout )) # (!\inst6|WideOr0~4_combout  & ((\inst6|MemWrite~combout )))

	.dataa(gnd),
	.datab(\inst15|Equal1~0_combout ),
	.datac(\inst6|MemWrite~combout ),
	.datad(\inst6|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\inst6|MemWrite~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|MemWrite .lut_mask = 16'h33F0;
defparam \inst6|MemWrite .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXMW (
	.clk(\clock~input_o ),
	.d(\inst6|MemWrite~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXMW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXMW .is_wysiwyg = "true";
defparam \inst|EXMW .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMMW (
	.clk(\clock~input_o ),
	.d(\inst|EXMW~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMMW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMMW .is_wysiwyg = "true";
defparam \inst8|MEMMW .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMRD2[62] (
	.clk(\clock~input_o ),
	.d(\inst34|out[62]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[62] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[62] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [62]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 62;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[62] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [62]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[62] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[62] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[62]~1 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[62]~1_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a62~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [62])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datab(\inst41|WB_ALUOut [62]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[62]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[62]~1 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[62]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[75] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[62]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[75] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[75] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[62]~1_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_first_bit_number = 62;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_first_bit_number = 62;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a62 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~73 (
// Equation(s):
// \inst18|ARRAY~73_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [75])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a62~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [75]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a62~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~73 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~73 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[62] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[62] .is_wysiwyg = "true";
defparam \inst|EXRD2[62] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[62]~2 (
// Equation(s):
// \inst34|out[62]~2_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[62]~1_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [62])))))

	.dataa(\inst10|$00000|auto_generated|result_node[62]~1_combout ),
	.datab(\inst|EXRD2 [62]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[62]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[62]~2 .lut_mask = 16'h00AC;
defparam \inst34|out[62]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[62]~3 (
// Equation(s):
// \inst34|out[62]~3_combout  = (\inst34|out[62]~2_combout ) # ((\inst8|MEMresult [62] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[62]~2_combout ),
	.datab(\inst8|MEMresult [62]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[62]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[62]~3 .lut_mask = 16'hEAEA;
defparam \inst34|out[62]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[62]~1 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[62]~1_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[62]~3_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[62]~3_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[62]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[62]~1 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[62]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[75] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[62]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[62]~1_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 62;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 62;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~5 (
// Equation(s):
// \inst18|ARRAY~5_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [75])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a62~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [75]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~5 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[62] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[62] .is_wysiwyg = "true";
defparam \inst|EXRD1[62] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[62]~2 (
// Equation(s):
// \inst33|out[62]~2_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[62]~1_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [62])))))

	.dataa(\inst10|$00000|auto_generated|result_node[62]~1_combout ),
	.datab(\inst|EXRD1 [62]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[62]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[62]~2 .lut_mask = 16'h00AC;
defparam \inst33|out[62]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[62]~3 (
// Equation(s):
// \inst33|out[62]~3_combout  = (\inst33|out[62]~2_combout ) # ((\inst8|MEMresult [62] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[62]~2_combout ),
	.datab(\inst8|MEMresult [62]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[62]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[62]~3 .lut_mask = 16'hEAEA;
defparam \inst33|out[62]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[61] (
	.clk(\clock~input_o ),
	.d(\inst34|out[61]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[61] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[61] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [61]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 61;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[74] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[61]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[61]~2_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 61;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 61;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~6 (
// Equation(s):
// \inst18|ARRAY~6_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [74])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a61~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [74]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~6 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[61] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[61] .is_wysiwyg = "true";
defparam \inst|EXRD1[61] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[61]~4 (
// Equation(s):
// \inst33|out[61]~4_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[61]~2_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [61])))))

	.dataa(\inst10|$00000|auto_generated|result_node[61]~2_combout ),
	.datab(\inst|EXRD1 [61]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[61]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[61]~4 .lut_mask = 16'h00AC;
defparam \inst33|out[61]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[61]~5 (
// Equation(s):
// \inst33|out[61]~5_combout  = (\inst33|out[61]~4_combout ) # ((\inst8|MEMresult [61] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[61]~4_combout ),
	.datab(\inst8|MEMresult [61]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[61]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[61]~5 .lut_mask = 16'hEAEA;
defparam \inst33|out[61]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[60] (
	.clk(\clock~input_o ),
	.d(\inst34|out[60]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[60] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[60] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [60]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 60;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[73] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[60]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[60]~3_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 60;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 60;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~7 (
// Equation(s):
// \inst18|ARRAY~7_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [73])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a60~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [73]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~7 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[60] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[60] .is_wysiwyg = "true";
defparam \inst|EXRD1[60] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[60]~6 (
// Equation(s):
// \inst33|out[60]~6_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[60]~3_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [60])))))

	.dataa(\inst10|$00000|auto_generated|result_node[60]~3_combout ),
	.datab(\inst|EXRD1 [60]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[60]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[60]~6 .lut_mask = 16'h00AC;
defparam \inst33|out[60]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[60]~7 (
// Equation(s):
// \inst33|out[60]~7_combout  = (\inst33|out[60]~6_combout ) # ((\inst8|MEMresult [60] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[60]~6_combout ),
	.datab(\inst8|MEMresult [60]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[60]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[60]~7 .lut_mask = 16'hEAEA;
defparam \inst33|out[60]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[59] (
	.clk(\clock~input_o ),
	.d(\inst34|out[59]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[59] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[59] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [59]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 59;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[72] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[59]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[59]~4_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 59;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 59;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~8 (
// Equation(s):
// \inst18|ARRAY~8_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [72])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a59~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [72]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~8 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[59] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[59] .is_wysiwyg = "true";
defparam \inst|EXRD1[59] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[59]~8 (
// Equation(s):
// \inst33|out[59]~8_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[59]~4_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [59])))))

	.dataa(\inst10|$00000|auto_generated|result_node[59]~4_combout ),
	.datab(\inst|EXRD1 [59]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[59]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[59]~8 .lut_mask = 16'h00AC;
defparam \inst33|out[59]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[59]~9 (
// Equation(s):
// \inst33|out[59]~9_combout  = (\inst33|out[59]~8_combout ) # ((\inst8|MEMresult [59] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[59]~8_combout ),
	.datab(\inst8|MEMresult [59]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[59]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[59]~9 .lut_mask = 16'hEAEA;
defparam \inst33|out[59]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[58] (
	.clk(\clock~input_o ),
	.d(\inst34|out[58]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[58] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[58] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [58]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 58;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[71] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[58]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[58]~5_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 58;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 58;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~9 (
// Equation(s):
// \inst18|ARRAY~9_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [71])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a58~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [71]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~9 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[58] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[58] .is_wysiwyg = "true";
defparam \inst|EXRD1[58] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[58]~10 (
// Equation(s):
// \inst33|out[58]~10_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[58]~5_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [58])))))

	.dataa(\inst10|$00000|auto_generated|result_node[58]~5_combout ),
	.datab(\inst|EXRD1 [58]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[58]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[58]~10 .lut_mask = 16'h00AC;
defparam \inst33|out[58]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[58]~11 (
// Equation(s):
// \inst33|out[58]~11_combout  = (\inst33|out[58]~10_combout ) # ((\inst8|MEMresult [58] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[58]~10_combout ),
	.datab(\inst8|MEMresult [58]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[58]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[58]~11 .lut_mask = 16'hEAEA;
defparam \inst33|out[58]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[57] (
	.clk(\clock~input_o ),
	.d(\inst34|out[57]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[57] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[57] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [57]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 57;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[70] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[57]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[57]~6_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 57;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 57;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~10 (
// Equation(s):
// \inst18|ARRAY~10_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [70])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a57~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [70]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~10 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[57] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[57] .is_wysiwyg = "true";
defparam \inst|EXRD1[57] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[57]~12 (
// Equation(s):
// \inst33|out[57]~12_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[57]~6_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [57])))))

	.dataa(\inst10|$00000|auto_generated|result_node[57]~6_combout ),
	.datab(\inst|EXRD1 [57]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[57]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[57]~12 .lut_mask = 16'h00AC;
defparam \inst33|out[57]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[57]~13 (
// Equation(s):
// \inst33|out[57]~13_combout  = (\inst33|out[57]~12_combout ) # ((\inst8|MEMresult [57] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[57]~12_combout ),
	.datab(\inst8|MEMresult [57]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[57]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[57]~13 .lut_mask = 16'hEAEA;
defparam \inst33|out[57]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[56] (
	.clk(\clock~input_o ),
	.d(\inst34|out[56]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[56] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[56] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [56]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 56;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[69] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[56]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[56]~7_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 56;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 56;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~11 (
// Equation(s):
// \inst18|ARRAY~11_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [69])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a56~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [69]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~11 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[56] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[56] .is_wysiwyg = "true";
defparam \inst|EXRD1[56] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[56]~14 (
// Equation(s):
// \inst33|out[56]~14_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[56]~7_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [56])))))

	.dataa(\inst10|$00000|auto_generated|result_node[56]~7_combout ),
	.datab(\inst|EXRD1 [56]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[56]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[56]~14 .lut_mask = 16'h00AC;
defparam \inst33|out[56]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[56]~15 (
// Equation(s):
// \inst33|out[56]~15_combout  = (\inst33|out[56]~14_combout ) # ((\inst8|MEMresult [56] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[56]~14_combout ),
	.datab(\inst8|MEMresult [56]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[56]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[56]~15 .lut_mask = 16'hEAEA;
defparam \inst33|out[56]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[55] (
	.clk(\clock~input_o ),
	.d(\inst34|out[55]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[55] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[55] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [55]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 55;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[68] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[55]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[55]~8_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 55;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 55;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~12 (
// Equation(s):
// \inst18|ARRAY~12_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [68])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a55~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [68]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~12 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[55] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[55] .is_wysiwyg = "true";
defparam \inst|EXRD1[55] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[55]~16 (
// Equation(s):
// \inst33|out[55]~16_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[55]~8_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [55])))))

	.dataa(\inst10|$00000|auto_generated|result_node[55]~8_combout ),
	.datab(\inst|EXRD1 [55]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[55]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[55]~16 .lut_mask = 16'h00AC;
defparam \inst33|out[55]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[55]~17 (
// Equation(s):
// \inst33|out[55]~17_combout  = (\inst33|out[55]~16_combout ) # ((\inst8|MEMresult [55] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[55]~16_combout ),
	.datab(\inst8|MEMresult [55]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[55]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[55]~17 .lut_mask = 16'hEAEA;
defparam \inst33|out[55]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[54] (
	.clk(\clock~input_o ),
	.d(\inst34|out[54]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[54] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[54] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [54]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 54;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[67] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[54]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[54]~9_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 54;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 54;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~13 (
// Equation(s):
// \inst18|ARRAY~13_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [67])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a54~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [67]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~13 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[54] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[54] .is_wysiwyg = "true";
defparam \inst|EXRD1[54] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[54]~18 (
// Equation(s):
// \inst33|out[54]~18_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[54]~9_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [54])))))

	.dataa(\inst10|$00000|auto_generated|result_node[54]~9_combout ),
	.datab(\inst|EXRD1 [54]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[54]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[54]~18 .lut_mask = 16'h00AC;
defparam \inst33|out[54]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[54]~19 (
// Equation(s):
// \inst33|out[54]~19_combout  = (\inst33|out[54]~18_combout ) # ((\inst8|MEMresult [54] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[54]~18_combout ),
	.datab(\inst8|MEMresult [54]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[54]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[54]~19 .lut_mask = 16'hEAEA;
defparam \inst33|out[54]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[53] (
	.clk(\clock~input_o ),
	.d(\inst34|out[53]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[53] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[53] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [53]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 53;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[66] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[53]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[53]~10_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 53;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 53;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~14 (
// Equation(s):
// \inst18|ARRAY~14_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [66])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a53~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [66]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~14 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[53] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[53] .is_wysiwyg = "true";
defparam \inst|EXRD1[53] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[53]~20 (
// Equation(s):
// \inst33|out[53]~20_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[53]~10_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [53])))))

	.dataa(\inst10|$00000|auto_generated|result_node[53]~10_combout ),
	.datab(\inst|EXRD1 [53]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[53]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[53]~20 .lut_mask = 16'h00AC;
defparam \inst33|out[53]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[53]~21 (
// Equation(s):
// \inst33|out[53]~21_combout  = (\inst33|out[53]~20_combout ) # ((\inst8|MEMresult [53] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[53]~20_combout ),
	.datab(\inst8|MEMresult [53]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[53]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[53]~21 .lut_mask = 16'hEAEA;
defparam \inst33|out[53]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[52] (
	.clk(\clock~input_o ),
	.d(\inst34|out[52]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[52] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[52] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [52]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 52;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[65] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[52]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[52]~11_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 52;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 52;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~15 (
// Equation(s):
// \inst18|ARRAY~15_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [65])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a52~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [65]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~15 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[52] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[52] .is_wysiwyg = "true";
defparam \inst|EXRD1[52] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[52]~22 (
// Equation(s):
// \inst33|out[52]~22_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[52]~11_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [52])))))

	.dataa(\inst10|$00000|auto_generated|result_node[52]~11_combout ),
	.datab(\inst|EXRD1 [52]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[52]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[52]~22 .lut_mask = 16'h00AC;
defparam \inst33|out[52]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[52]~23 (
// Equation(s):
// \inst33|out[52]~23_combout  = (\inst33|out[52]~22_combout ) # ((\inst8|MEMresult [52] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[52]~22_combout ),
	.datab(\inst8|MEMresult [52]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[52]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[52]~23 .lut_mask = 16'hEAEA;
defparam \inst33|out[52]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[51] (
	.clk(\clock~input_o ),
	.d(\inst34|out[51]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[51] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[51] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [51]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 51;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[64] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[51]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[51]~12_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 51;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 51;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~16 (
// Equation(s):
// \inst18|ARRAY~16_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [64])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a51~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [64]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~16 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[51] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[51] .is_wysiwyg = "true";
defparam \inst|EXRD1[51] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[51]~24 (
// Equation(s):
// \inst33|out[51]~24_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[51]~12_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [51])))))

	.dataa(\inst10|$00000|auto_generated|result_node[51]~12_combout ),
	.datab(\inst|EXRD1 [51]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[51]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[51]~24 .lut_mask = 16'h00AC;
defparam \inst33|out[51]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[51]~25 (
// Equation(s):
// \inst33|out[51]~25_combout  = (\inst33|out[51]~24_combout ) # ((\inst8|MEMresult [51] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[51]~24_combout ),
	.datab(\inst8|MEMresult [51]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[51]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[51]~25 .lut_mask = 16'hEAEA;
defparam \inst33|out[51]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[50] (
	.clk(\clock~input_o ),
	.d(\inst34|out[50]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[50] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[50] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [50]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 50;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[63] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[50]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[50]~13_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 50;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 50;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~17 (
// Equation(s):
// \inst18|ARRAY~17_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [63])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a50~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [63]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~17 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[50] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[50] .is_wysiwyg = "true";
defparam \inst|EXRD1[50] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[50]~26 (
// Equation(s):
// \inst33|out[50]~26_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[50]~13_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [50])))))

	.dataa(\inst10|$00000|auto_generated|result_node[50]~13_combout ),
	.datab(\inst|EXRD1 [50]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[50]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[50]~26 .lut_mask = 16'h00AC;
defparam \inst33|out[50]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[50]~27 (
// Equation(s):
// \inst33|out[50]~27_combout  = (\inst33|out[50]~26_combout ) # ((\inst8|MEMresult [50] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[50]~26_combout ),
	.datab(\inst8|MEMresult [50]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[50]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[50]~27 .lut_mask = 16'hEAEA;
defparam \inst33|out[50]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[49] (
	.clk(\clock~input_o ),
	.d(\inst34|out[49]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[49] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[49] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [49]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 49;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[62] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[49]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[49]~14_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 49;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 49;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~18 (
// Equation(s):
// \inst18|ARRAY~18_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [62])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a49~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [62]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~18 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[49] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[49] .is_wysiwyg = "true";
defparam \inst|EXRD1[49] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[49]~28 (
// Equation(s):
// \inst33|out[49]~28_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[49]~14_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [49])))))

	.dataa(\inst10|$00000|auto_generated|result_node[49]~14_combout ),
	.datab(\inst|EXRD1 [49]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[49]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[49]~28 .lut_mask = 16'h00AC;
defparam \inst33|out[49]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[49]~29 (
// Equation(s):
// \inst33|out[49]~29_combout  = (\inst33|out[49]~28_combout ) # ((\inst8|MEMresult [49] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[49]~28_combout ),
	.datab(\inst8|MEMresult [49]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[49]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[49]~29 .lut_mask = 16'hEAEA;
defparam \inst33|out[49]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[48] (
	.clk(\clock~input_o ),
	.d(\inst34|out[48]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[48] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[48] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [48]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 48;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[61] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[48]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[48]~15_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 48;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 48;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~19 (
// Equation(s):
// \inst18|ARRAY~19_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [61])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a48~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [61]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~19 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[48] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[48] .is_wysiwyg = "true";
defparam \inst|EXRD1[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[48]~30 (
// Equation(s):
// \inst33|out[48]~30_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[48]~15_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [48])))))

	.dataa(\inst10|$00000|auto_generated|result_node[48]~15_combout ),
	.datab(\inst|EXRD1 [48]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[48]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[48]~30 .lut_mask = 16'h00AC;
defparam \inst33|out[48]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[48]~31 (
// Equation(s):
// \inst33|out[48]~31_combout  = (\inst33|out[48]~30_combout ) # ((\inst8|MEMresult [48] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[48]~30_combout ),
	.datab(\inst8|MEMresult [48]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[48]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[48]~31 .lut_mask = 16'hEAEA;
defparam \inst33|out[48]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[47] (
	.clk(\clock~input_o ),
	.d(\inst34|out[47]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[47] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[47] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [47]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 47;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[60] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[47]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[47]~16_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 47;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 47;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~20 (
// Equation(s):
// \inst18|ARRAY~20_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [60])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a47~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [60]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~20 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[47] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[47] .is_wysiwyg = "true";
defparam \inst|EXRD1[47] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[47]~32 (
// Equation(s):
// \inst33|out[47]~32_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[47]~16_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [47])))))

	.dataa(\inst10|$00000|auto_generated|result_node[47]~16_combout ),
	.datab(\inst|EXRD1 [47]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[47]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[47]~32 .lut_mask = 16'h00AC;
defparam \inst33|out[47]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[47]~33 (
// Equation(s):
// \inst33|out[47]~33_combout  = (\inst33|out[47]~32_combout ) # ((\inst8|MEMresult [47] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[47]~32_combout ),
	.datab(\inst8|MEMresult [47]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[47]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[47]~33 .lut_mask = 16'hEAEA;
defparam \inst33|out[47]~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[46] (
	.clk(\clock~input_o ),
	.d(\inst34|out[46]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[46] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[46] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [46]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 46;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[59] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[46]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[46]~17_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 46;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 46;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~21 (
// Equation(s):
// \inst18|ARRAY~21_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [59])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a46~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [59]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~21 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[46] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[46] .is_wysiwyg = "true";
defparam \inst|EXRD1[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[46]~34 (
// Equation(s):
// \inst33|out[46]~34_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[46]~17_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [46])))))

	.dataa(\inst10|$00000|auto_generated|result_node[46]~17_combout ),
	.datab(\inst|EXRD1 [46]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[46]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[46]~34 .lut_mask = 16'h00AC;
defparam \inst33|out[46]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[46]~35 (
// Equation(s):
// \inst33|out[46]~35_combout  = (\inst33|out[46]~34_combout ) # ((\inst8|MEMresult [46] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[46]~34_combout ),
	.datab(\inst8|MEMresult [46]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[46]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[46]~35 .lut_mask = 16'hEAEA;
defparam \inst33|out[46]~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[45] (
	.clk(\clock~input_o ),
	.d(\inst34|out[45]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[45] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[45] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [45]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 45;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[58] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[45]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[45]~18_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 45;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 45;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~22 (
// Equation(s):
// \inst18|ARRAY~22_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [58])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a45~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [58]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~22 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[45] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[45] .is_wysiwyg = "true";
defparam \inst|EXRD1[45] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[45]~36 (
// Equation(s):
// \inst33|out[45]~36_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[45]~18_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [45])))))

	.dataa(\inst10|$00000|auto_generated|result_node[45]~18_combout ),
	.datab(\inst|EXRD1 [45]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[45]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[45]~36 .lut_mask = 16'h00AC;
defparam \inst33|out[45]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[45]~37 (
// Equation(s):
// \inst33|out[45]~37_combout  = (\inst33|out[45]~36_combout ) # ((\inst8|MEMresult [45] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[45]~36_combout ),
	.datab(\inst8|MEMresult [45]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[45]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[45]~37 .lut_mask = 16'hEAEA;
defparam \inst33|out[45]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~90 (
// Equation(s):
// \inst25|Add1~90_combout  = (\inst11|$00000|auto_generated|result_node[45]~18_combout  & ((\inst33|out[45]~37_combout  & (!\inst25|Add1~89 )) # (!\inst33|out[45]~37_combout  & ((\inst25|Add1~89 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[45]~18_combout  & ((\inst33|out[45]~37_combout  & (\inst25|Add1~89  & VCC)) # (!\inst33|out[45]~37_combout  & (!\inst25|Add1~89 ))))
// \inst25|Add1~91  = CARRY((\inst11|$00000|auto_generated|result_node[45]~18_combout  & ((!\inst25|Add1~89 ) # (!\inst33|out[45]~37_combout ))) # (!\inst11|$00000|auto_generated|result_node[45]~18_combout  & (!\inst33|out[45]~37_combout  & !\inst25|Add1~89 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[45]~18_combout ),
	.datab(\inst33|out[45]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~89 ),
	.combout(\inst25|Add1~90_combout ),
	.cout(\inst25|Add1~91 ));
// synopsys translate_off
defparam \inst25|Add1~90 .lut_mask = 16'h692B;
defparam \inst25|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~90 (
// Equation(s):
// \inst25|Add0~90_combout  = (\inst11|$00000|auto_generated|result_node[45]~18_combout  & ((\inst33|out[45]~37_combout  & (\inst25|Add0~89  & VCC)) # (!\inst33|out[45]~37_combout  & (!\inst25|Add0~89 )))) # 
// (!\inst11|$00000|auto_generated|result_node[45]~18_combout  & ((\inst33|out[45]~37_combout  & (!\inst25|Add0~89 )) # (!\inst33|out[45]~37_combout  & ((\inst25|Add0~89 ) # (GND)))))
// \inst25|Add0~91  = CARRY((\inst11|$00000|auto_generated|result_node[45]~18_combout  & (!\inst33|out[45]~37_combout  & !\inst25|Add0~89 )) # (!\inst11|$00000|auto_generated|result_node[45]~18_combout  & ((!\inst25|Add0~89 ) # (!\inst33|out[45]~37_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[45]~18_combout ),
	.datab(\inst33|out[45]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~89 ),
	.combout(\inst25|Add0~90_combout ),
	.cout(\inst25|Add0~91 ));
// synopsys translate_off
defparam \inst25|Add0~90 .lut_mask = 16'h9617;
defparam \inst25|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~56 (
// Equation(s):
// \inst25|result~56_combout  = (\inst33|out[45]~37_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[45]~37_combout ))))

	.dataa(\inst33|out[45]~37_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[45]~37_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~56 .lut_mask = 16'hEEFA;
defparam \inst25|result~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[45]~57 (
// Equation(s):
// \inst25|result[45]~57_combout  = (\inst33|out[45]~37_combout  & (\inst11|$00000|auto_generated|result_node[45]~18_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[45]~37_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[45]~18_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[45]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[45]~57 .lut_mask = 16'h0088;
defparam \inst25|result[45]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[45]~58 (
// Equation(s):
// \inst25|result[45]~58_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~56_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[45]~57_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~56_combout ),
	.datab(\inst25|result[45]~57_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[45]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[45]~58 .lut_mask = 16'hA0CF;
defparam \inst25|result[45]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[45] (
// Equation(s):
// \inst25|result [45] = (\inst25|result[36]~0_combout  & (((\inst25|result[45]~58_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[45]~58_combout  & ((\inst25|Add0~90_combout ))) # (!\inst25|result[45]~58_combout  & (\inst25|Add1~90_combout 
// ))))

	.dataa(\inst25|Add1~90_combout ),
	.datab(\inst25|Add0~90_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[45]~58_combout ),
	.cin(gnd),
	.combout(\inst25|result [45]),
	.cout());
// synopsys translate_off
defparam \inst25|result[45] .lut_mask = 16'hFC0A;
defparam \inst25|result[45] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[45] (
	.clk(\clock~input_o ),
	.d(\inst25|result [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[45] .is_wysiwyg = "true";
defparam \inst8|MEMresult[45] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[45] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[45] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[45] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[45]~18 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[45]~18_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a45~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [45])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datab(\inst41|WB_ALUOut [45]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[45]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[45]~18 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[45]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[58] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[45]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[58] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[58] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[45]~18_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_first_bit_number = 45;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_first_bit_number = 45;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a45 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~90 (
// Equation(s):
// \inst18|ARRAY~90_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [58])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a45~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [58]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a45~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~90 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~90 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[45] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[45] .is_wysiwyg = "true";
defparam \inst|EXRD2[45] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[45]~36 (
// Equation(s):
// \inst34|out[45]~36_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[45]~18_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [45])))))

	.dataa(\inst10|$00000|auto_generated|result_node[45]~18_combout ),
	.datab(\inst|EXRD2 [45]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[45]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[45]~36 .lut_mask = 16'h00AC;
defparam \inst34|out[45]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[45]~37 (
// Equation(s):
// \inst34|out[45]~37_combout  = (\inst34|out[45]~36_combout ) # ((\inst8|MEMresult [45] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[45]~36_combout ),
	.datab(\inst8|MEMresult [45]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[45]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[45]~37 .lut_mask = 16'hEAEA;
defparam \inst34|out[45]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[45]~18 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[45]~18_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[45]~37_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[45]~37_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[45]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[45]~18 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[45]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~92 (
// Equation(s):
// \inst25|Add1~92_combout  = ((\inst11|$00000|auto_generated|result_node[46]~17_combout  $ (\inst33|out[46]~35_combout  $ (\inst25|Add1~91 )))) # (GND)
// \inst25|Add1~93  = CARRY((\inst11|$00000|auto_generated|result_node[46]~17_combout  & (\inst33|out[46]~35_combout  & !\inst25|Add1~91 )) # (!\inst11|$00000|auto_generated|result_node[46]~17_combout  & ((\inst33|out[46]~35_combout ) # (!\inst25|Add1~91 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[46]~17_combout ),
	.datab(\inst33|out[46]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~91 ),
	.combout(\inst25|Add1~92_combout ),
	.cout(\inst25|Add1~93 ));
// synopsys translate_off
defparam \inst25|Add1~92 .lut_mask = 16'h964D;
defparam \inst25|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~92 (
// Equation(s):
// \inst25|Add0~92_combout  = ((\inst11|$00000|auto_generated|result_node[46]~17_combout  $ (\inst33|out[46]~35_combout  $ (!\inst25|Add0~91 )))) # (GND)
// \inst25|Add0~93  = CARRY((\inst11|$00000|auto_generated|result_node[46]~17_combout  & ((\inst33|out[46]~35_combout ) # (!\inst25|Add0~91 ))) # (!\inst11|$00000|auto_generated|result_node[46]~17_combout  & (\inst33|out[46]~35_combout  & !\inst25|Add0~91 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[46]~17_combout ),
	.datab(\inst33|out[46]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~91 ),
	.combout(\inst25|Add0~92_combout ),
	.cout(\inst25|Add0~93 ));
// synopsys translate_off
defparam \inst25|Add0~92 .lut_mask = 16'h698E;
defparam \inst25|Add0~92 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~53 (
// Equation(s):
// \inst25|result~53_combout  = (\inst33|out[46]~35_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[46]~35_combout ))))

	.dataa(\inst33|out[46]~35_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[46]~35_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~53 .lut_mask = 16'hEEFA;
defparam \inst25|result~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[46]~54 (
// Equation(s):
// \inst25|result[46]~54_combout  = (\inst33|out[46]~35_combout  & (\inst11|$00000|auto_generated|result_node[46]~17_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[46]~35_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[46]~17_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[46]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[46]~54 .lut_mask = 16'h0088;
defparam \inst25|result[46]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[46]~55 (
// Equation(s):
// \inst25|result[46]~55_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~53_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[46]~54_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~53_combout ),
	.datab(\inst25|result[46]~54_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[46]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[46]~55 .lut_mask = 16'hA0CF;
defparam \inst25|result[46]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[46] (
// Equation(s):
// \inst25|result [46] = (\inst25|result[36]~0_combout  & (((\inst25|result[46]~55_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[46]~55_combout  & ((\inst25|Add0~92_combout ))) # (!\inst25|result[46]~55_combout  & (\inst25|Add1~92_combout 
// ))))

	.dataa(\inst25|Add1~92_combout ),
	.datab(\inst25|Add0~92_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[46]~55_combout ),
	.cin(gnd),
	.combout(\inst25|result [46]),
	.cout());
// synopsys translate_off
defparam \inst25|result[46] .lut_mask = 16'hFC0A;
defparam \inst25|result[46] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[46] (
	.clk(\clock~input_o ),
	.d(\inst25|result [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[46] .is_wysiwyg = "true";
defparam \inst8|MEMresult[46] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[46] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[46] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[46]~17 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[46]~17_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a46~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [46])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datab(\inst41|WB_ALUOut [46]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[46]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[46]~17 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[46]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[59] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[46]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[59] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[59] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[46]~17_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_first_bit_number = 46;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_first_bit_number = 46;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a46 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~89 (
// Equation(s):
// \inst18|ARRAY~89_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [59])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a46~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [59]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a46~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~89 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~89 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[46] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[46] .is_wysiwyg = "true";
defparam \inst|EXRD2[46] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[46]~34 (
// Equation(s):
// \inst34|out[46]~34_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[46]~17_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [46])))))

	.dataa(\inst10|$00000|auto_generated|result_node[46]~17_combout ),
	.datab(\inst|EXRD2 [46]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[46]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[46]~34 .lut_mask = 16'h00AC;
defparam \inst34|out[46]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[46]~35 (
// Equation(s):
// \inst34|out[46]~35_combout  = (\inst34|out[46]~34_combout ) # ((\inst8|MEMresult [46] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[46]~34_combout ),
	.datab(\inst8|MEMresult [46]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[46]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[46]~35 .lut_mask = 16'hEAEA;
defparam \inst34|out[46]~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[46]~17 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[46]~17_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[46]~35_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[46]~35_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[46]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[46]~17 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[46]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~94 (
// Equation(s):
// \inst25|Add1~94_combout  = (\inst11|$00000|auto_generated|result_node[47]~16_combout  & ((\inst33|out[47]~33_combout  & (!\inst25|Add1~93 )) # (!\inst33|out[47]~33_combout  & ((\inst25|Add1~93 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[47]~16_combout  & ((\inst33|out[47]~33_combout  & (\inst25|Add1~93  & VCC)) # (!\inst33|out[47]~33_combout  & (!\inst25|Add1~93 ))))
// \inst25|Add1~95  = CARRY((\inst11|$00000|auto_generated|result_node[47]~16_combout  & ((!\inst25|Add1~93 ) # (!\inst33|out[47]~33_combout ))) # (!\inst11|$00000|auto_generated|result_node[47]~16_combout  & (!\inst33|out[47]~33_combout  & !\inst25|Add1~93 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[47]~16_combout ),
	.datab(\inst33|out[47]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~93 ),
	.combout(\inst25|Add1~94_combout ),
	.cout(\inst25|Add1~95 ));
// synopsys translate_off
defparam \inst25|Add1~94 .lut_mask = 16'h692B;
defparam \inst25|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~94 (
// Equation(s):
// \inst25|Add0~94_combout  = (\inst11|$00000|auto_generated|result_node[47]~16_combout  & ((\inst33|out[47]~33_combout  & (\inst25|Add0~93  & VCC)) # (!\inst33|out[47]~33_combout  & (!\inst25|Add0~93 )))) # 
// (!\inst11|$00000|auto_generated|result_node[47]~16_combout  & ((\inst33|out[47]~33_combout  & (!\inst25|Add0~93 )) # (!\inst33|out[47]~33_combout  & ((\inst25|Add0~93 ) # (GND)))))
// \inst25|Add0~95  = CARRY((\inst11|$00000|auto_generated|result_node[47]~16_combout  & (!\inst33|out[47]~33_combout  & !\inst25|Add0~93 )) # (!\inst11|$00000|auto_generated|result_node[47]~16_combout  & ((!\inst25|Add0~93 ) # (!\inst33|out[47]~33_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[47]~16_combout ),
	.datab(\inst33|out[47]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~93 ),
	.combout(\inst25|Add0~94_combout ),
	.cout(\inst25|Add0~95 ));
// synopsys translate_off
defparam \inst25|Add0~94 .lut_mask = 16'h9617;
defparam \inst25|Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~50 (
// Equation(s):
// \inst25|result~50_combout  = (\inst33|out[47]~33_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[47]~33_combout ))))

	.dataa(\inst33|out[47]~33_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[47]~33_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~50 .lut_mask = 16'hEEFA;
defparam \inst25|result~50 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[47]~51 (
// Equation(s):
// \inst25|result[47]~51_combout  = (\inst33|out[47]~33_combout  & (\inst11|$00000|auto_generated|result_node[47]~16_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[47]~33_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[47]~16_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[47]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[47]~51 .lut_mask = 16'h0088;
defparam \inst25|result[47]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[47]~52 (
// Equation(s):
// \inst25|result[47]~52_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~50_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[47]~51_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~50_combout ),
	.datab(\inst25|result[47]~51_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[47]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[47]~52 .lut_mask = 16'hA0CF;
defparam \inst25|result[47]~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[47] (
// Equation(s):
// \inst25|result [47] = (\inst25|result[36]~0_combout  & (((\inst25|result[47]~52_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[47]~52_combout  & ((\inst25|Add0~94_combout ))) # (!\inst25|result[47]~52_combout  & (\inst25|Add1~94_combout 
// ))))

	.dataa(\inst25|Add1~94_combout ),
	.datab(\inst25|Add0~94_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[47]~52_combout ),
	.cin(gnd),
	.combout(\inst25|result [47]),
	.cout());
// synopsys translate_off
defparam \inst25|result[47] .lut_mask = 16'hFC0A;
defparam \inst25|result[47] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[47] (
	.clk(\clock~input_o ),
	.d(\inst25|result [47]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[47] .is_wysiwyg = "true";
defparam \inst8|MEMresult[47] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[47] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [47]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[47] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[47] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[47]~16 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[47]~16_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a47~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [47])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datab(\inst41|WB_ALUOut [47]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[47]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[47]~16 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[47]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[60] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[47]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[60] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[60] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[47]~16_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_first_bit_number = 47;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_first_bit_number = 47;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a47 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~88 (
// Equation(s):
// \inst18|ARRAY~88_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [60])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a47~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [60]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a47~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~88 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~88 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[47] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[47] .is_wysiwyg = "true";
defparam \inst|EXRD2[47] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[47]~32 (
// Equation(s):
// \inst34|out[47]~32_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[47]~16_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [47])))))

	.dataa(\inst10|$00000|auto_generated|result_node[47]~16_combout ),
	.datab(\inst|EXRD2 [47]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[47]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[47]~32 .lut_mask = 16'h00AC;
defparam \inst34|out[47]~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[47]~33 (
// Equation(s):
// \inst34|out[47]~33_combout  = (\inst34|out[47]~32_combout ) # ((\inst8|MEMresult [47] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[47]~32_combout ),
	.datab(\inst8|MEMresult [47]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[47]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[47]~33 .lut_mask = 16'hEAEA;
defparam \inst34|out[47]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[47]~16 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[47]~16_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[47]~33_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[47]~33_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[47]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[47]~16 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[47]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~96 (
// Equation(s):
// \inst25|Add1~96_combout  = ((\inst11|$00000|auto_generated|result_node[48]~15_combout  $ (\inst33|out[48]~31_combout  $ (\inst25|Add1~95 )))) # (GND)
// \inst25|Add1~97  = CARRY((\inst11|$00000|auto_generated|result_node[48]~15_combout  & (\inst33|out[48]~31_combout  & !\inst25|Add1~95 )) # (!\inst11|$00000|auto_generated|result_node[48]~15_combout  & ((\inst33|out[48]~31_combout ) # (!\inst25|Add1~95 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[48]~15_combout ),
	.datab(\inst33|out[48]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~95 ),
	.combout(\inst25|Add1~96_combout ),
	.cout(\inst25|Add1~97 ));
// synopsys translate_off
defparam \inst25|Add1~96 .lut_mask = 16'h964D;
defparam \inst25|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~96 (
// Equation(s):
// \inst25|Add0~96_combout  = ((\inst11|$00000|auto_generated|result_node[48]~15_combout  $ (\inst33|out[48]~31_combout  $ (!\inst25|Add0~95 )))) # (GND)
// \inst25|Add0~97  = CARRY((\inst11|$00000|auto_generated|result_node[48]~15_combout  & ((\inst33|out[48]~31_combout ) # (!\inst25|Add0~95 ))) # (!\inst11|$00000|auto_generated|result_node[48]~15_combout  & (\inst33|out[48]~31_combout  & !\inst25|Add0~95 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[48]~15_combout ),
	.datab(\inst33|out[48]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~95 ),
	.combout(\inst25|Add0~96_combout ),
	.cout(\inst25|Add0~97 ));
// synopsys translate_off
defparam \inst25|Add0~96 .lut_mask = 16'h698E;
defparam \inst25|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~47 (
// Equation(s):
// \inst25|result~47_combout  = (\inst33|out[48]~31_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[48]~31_combout ))))

	.dataa(\inst33|out[48]~31_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[48]~31_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~47 .lut_mask = 16'hEEFA;
defparam \inst25|result~47 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[48]~48 (
// Equation(s):
// \inst25|result[48]~48_combout  = (\inst33|out[48]~31_combout  & (\inst11|$00000|auto_generated|result_node[48]~15_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[48]~31_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[48]~15_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[48]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[48]~48 .lut_mask = 16'h0088;
defparam \inst25|result[48]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[48]~49 (
// Equation(s):
// \inst25|result[48]~49_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~47_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[48]~48_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~47_combout ),
	.datab(\inst25|result[48]~48_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[48]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[48]~49 .lut_mask = 16'hA0CF;
defparam \inst25|result[48]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[48] (
// Equation(s):
// \inst25|result [48] = (\inst25|result[36]~0_combout  & (((\inst25|result[48]~49_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[48]~49_combout  & ((\inst25|Add0~96_combout ))) # (!\inst25|result[48]~49_combout  & (\inst25|Add1~96_combout 
// ))))

	.dataa(\inst25|Add1~96_combout ),
	.datab(\inst25|Add0~96_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[48]~49_combout ),
	.cin(gnd),
	.combout(\inst25|result [48]),
	.cout());
// synopsys translate_off
defparam \inst25|result[48] .lut_mask = 16'hFC0A;
defparam \inst25|result[48] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[48] (
	.clk(\clock~input_o ),
	.d(\inst25|result [48]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[48] .is_wysiwyg = "true";
defparam \inst8|MEMresult[48] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[48] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [48]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[48] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[48]~15 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[48]~15_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a48~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [48])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datab(\inst41|WB_ALUOut [48]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[48]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[48]~15 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[48]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[61] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[48]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[61] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[61] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[48]~15_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_first_bit_number = 48;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_first_bit_number = 48;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a48 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~87 (
// Equation(s):
// \inst18|ARRAY~87_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [61])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a48~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [61]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a48~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~87 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~87 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[48] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[48] .is_wysiwyg = "true";
defparam \inst|EXRD2[48] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[48]~30 (
// Equation(s):
// \inst34|out[48]~30_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[48]~15_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [48])))))

	.dataa(\inst10|$00000|auto_generated|result_node[48]~15_combout ),
	.datab(\inst|EXRD2 [48]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[48]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[48]~30 .lut_mask = 16'h00AC;
defparam \inst34|out[48]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[48]~31 (
// Equation(s):
// \inst34|out[48]~31_combout  = (\inst34|out[48]~30_combout ) # ((\inst8|MEMresult [48] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[48]~30_combout ),
	.datab(\inst8|MEMresult [48]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[48]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[48]~31 .lut_mask = 16'hEAEA;
defparam \inst34|out[48]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[48]~15 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[48]~15_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[48]~31_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[48]~31_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[48]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[48]~15 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[48]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~98 (
// Equation(s):
// \inst25|Add1~98_combout  = (\inst11|$00000|auto_generated|result_node[49]~14_combout  & ((\inst33|out[49]~29_combout  & (!\inst25|Add1~97 )) # (!\inst33|out[49]~29_combout  & ((\inst25|Add1~97 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[49]~14_combout  & ((\inst33|out[49]~29_combout  & (\inst25|Add1~97  & VCC)) # (!\inst33|out[49]~29_combout  & (!\inst25|Add1~97 ))))
// \inst25|Add1~99  = CARRY((\inst11|$00000|auto_generated|result_node[49]~14_combout  & ((!\inst25|Add1~97 ) # (!\inst33|out[49]~29_combout ))) # (!\inst11|$00000|auto_generated|result_node[49]~14_combout  & (!\inst33|out[49]~29_combout  & !\inst25|Add1~97 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[49]~14_combout ),
	.datab(\inst33|out[49]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~97 ),
	.combout(\inst25|Add1~98_combout ),
	.cout(\inst25|Add1~99 ));
// synopsys translate_off
defparam \inst25|Add1~98 .lut_mask = 16'h692B;
defparam \inst25|Add1~98 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~98 (
// Equation(s):
// \inst25|Add0~98_combout  = (\inst11|$00000|auto_generated|result_node[49]~14_combout  & ((\inst33|out[49]~29_combout  & (\inst25|Add0~97  & VCC)) # (!\inst33|out[49]~29_combout  & (!\inst25|Add0~97 )))) # 
// (!\inst11|$00000|auto_generated|result_node[49]~14_combout  & ((\inst33|out[49]~29_combout  & (!\inst25|Add0~97 )) # (!\inst33|out[49]~29_combout  & ((\inst25|Add0~97 ) # (GND)))))
// \inst25|Add0~99  = CARRY((\inst11|$00000|auto_generated|result_node[49]~14_combout  & (!\inst33|out[49]~29_combout  & !\inst25|Add0~97 )) # (!\inst11|$00000|auto_generated|result_node[49]~14_combout  & ((!\inst25|Add0~97 ) # (!\inst33|out[49]~29_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[49]~14_combout ),
	.datab(\inst33|out[49]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~97 ),
	.combout(\inst25|Add0~98_combout ),
	.cout(\inst25|Add0~99 ));
// synopsys translate_off
defparam \inst25|Add0~98 .lut_mask = 16'h9617;
defparam \inst25|Add0~98 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~44 (
// Equation(s):
// \inst25|result~44_combout  = (\inst33|out[49]~29_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[49]~29_combout ))))

	.dataa(\inst33|out[49]~29_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[49]~29_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~44 .lut_mask = 16'hEEFA;
defparam \inst25|result~44 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[49]~45 (
// Equation(s):
// \inst25|result[49]~45_combout  = (\inst33|out[49]~29_combout  & (\inst11|$00000|auto_generated|result_node[49]~14_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[49]~29_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[49]~14_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[49]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[49]~45 .lut_mask = 16'h0088;
defparam \inst25|result[49]~45 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[49]~46 (
// Equation(s):
// \inst25|result[49]~46_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~44_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[49]~45_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~44_combout ),
	.datab(\inst25|result[49]~45_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[49]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[49]~46 .lut_mask = 16'hA0CF;
defparam \inst25|result[49]~46 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[49] (
// Equation(s):
// \inst25|result [49] = (\inst25|result[36]~0_combout  & (((\inst25|result[49]~46_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[49]~46_combout  & ((\inst25|Add0~98_combout ))) # (!\inst25|result[49]~46_combout  & (\inst25|Add1~98_combout 
// ))))

	.dataa(\inst25|Add1~98_combout ),
	.datab(\inst25|Add0~98_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[49]~46_combout ),
	.cin(gnd),
	.combout(\inst25|result [49]),
	.cout());
// synopsys translate_off
defparam \inst25|result[49] .lut_mask = 16'hFC0A;
defparam \inst25|result[49] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[49] (
	.clk(\clock~input_o ),
	.d(\inst25|result [49]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[49] .is_wysiwyg = "true";
defparam \inst8|MEMresult[49] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[49] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [49]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[49] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[49] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[49]~14 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[49]~14_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a49~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [49])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datab(\inst41|WB_ALUOut [49]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[49]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[49]~14 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[49]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[62] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[49]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[62] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[62] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[49]~14_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_first_bit_number = 49;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_first_bit_number = 49;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a49 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~86 (
// Equation(s):
// \inst18|ARRAY~86_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [62])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a49~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [62]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a49~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~86 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~86 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[49] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[49] .is_wysiwyg = "true";
defparam \inst|EXRD2[49] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[49]~28 (
// Equation(s):
// \inst34|out[49]~28_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[49]~14_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [49])))))

	.dataa(\inst10|$00000|auto_generated|result_node[49]~14_combout ),
	.datab(\inst|EXRD2 [49]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[49]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[49]~28 .lut_mask = 16'h00AC;
defparam \inst34|out[49]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[49]~29 (
// Equation(s):
// \inst34|out[49]~29_combout  = (\inst34|out[49]~28_combout ) # ((\inst8|MEMresult [49] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[49]~28_combout ),
	.datab(\inst8|MEMresult [49]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[49]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[49]~29 .lut_mask = 16'hEAEA;
defparam \inst34|out[49]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[49]~14 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[49]~14_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[49]~29_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[49]~29_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[49]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[49]~14 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[49]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~100 (
// Equation(s):
// \inst25|Add1~100_combout  = ((\inst11|$00000|auto_generated|result_node[50]~13_combout  $ (\inst33|out[50]~27_combout  $ (\inst25|Add1~99 )))) # (GND)
// \inst25|Add1~101  = CARRY((\inst11|$00000|auto_generated|result_node[50]~13_combout  & (\inst33|out[50]~27_combout  & !\inst25|Add1~99 )) # (!\inst11|$00000|auto_generated|result_node[50]~13_combout  & ((\inst33|out[50]~27_combout ) # (!\inst25|Add1~99 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[50]~13_combout ),
	.datab(\inst33|out[50]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~99 ),
	.combout(\inst25|Add1~100_combout ),
	.cout(\inst25|Add1~101 ));
// synopsys translate_off
defparam \inst25|Add1~100 .lut_mask = 16'h964D;
defparam \inst25|Add1~100 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~100 (
// Equation(s):
// \inst25|Add0~100_combout  = ((\inst11|$00000|auto_generated|result_node[50]~13_combout  $ (\inst33|out[50]~27_combout  $ (!\inst25|Add0~99 )))) # (GND)
// \inst25|Add0~101  = CARRY((\inst11|$00000|auto_generated|result_node[50]~13_combout  & ((\inst33|out[50]~27_combout ) # (!\inst25|Add0~99 ))) # (!\inst11|$00000|auto_generated|result_node[50]~13_combout  & (\inst33|out[50]~27_combout  & !\inst25|Add0~99 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[50]~13_combout ),
	.datab(\inst33|out[50]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~99 ),
	.combout(\inst25|Add0~100_combout ),
	.cout(\inst25|Add0~101 ));
// synopsys translate_off
defparam \inst25|Add0~100 .lut_mask = 16'h698E;
defparam \inst25|Add0~100 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~41 (
// Equation(s):
// \inst25|result~41_combout  = (\inst33|out[50]~27_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[50]~27_combout ))))

	.dataa(\inst33|out[50]~27_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[50]~27_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~41 .lut_mask = 16'hEEFA;
defparam \inst25|result~41 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[50]~42 (
// Equation(s):
// \inst25|result[50]~42_combout  = (\inst33|out[50]~27_combout  & (\inst11|$00000|auto_generated|result_node[50]~13_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[50]~27_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[50]~13_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[50]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[50]~42 .lut_mask = 16'h0088;
defparam \inst25|result[50]~42 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[50]~43 (
// Equation(s):
// \inst25|result[50]~43_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~41_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[50]~42_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~41_combout ),
	.datab(\inst25|result[50]~42_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[50]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[50]~43 .lut_mask = 16'hA0CF;
defparam \inst25|result[50]~43 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[50] (
// Equation(s):
// \inst25|result [50] = (\inst25|result[36]~0_combout  & (((\inst25|result[50]~43_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[50]~43_combout  & ((\inst25|Add0~100_combout ))) # (!\inst25|result[50]~43_combout  & 
// (\inst25|Add1~100_combout ))))

	.dataa(\inst25|Add1~100_combout ),
	.datab(\inst25|Add0~100_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[50]~43_combout ),
	.cin(gnd),
	.combout(\inst25|result [50]),
	.cout());
// synopsys translate_off
defparam \inst25|result[50] .lut_mask = 16'hFC0A;
defparam \inst25|result[50] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[50] (
	.clk(\clock~input_o ),
	.d(\inst25|result [50]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[50] .is_wysiwyg = "true";
defparam \inst8|MEMresult[50] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[50] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [50]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[50] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[50] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[50]~13 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[50]~13_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a50~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [50])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datab(\inst41|WB_ALUOut [50]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[50]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[50]~13 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[50]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[63] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[50]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[63] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[63] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[50]~13_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_first_bit_number = 50;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_first_bit_number = 50;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a50 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~85 (
// Equation(s):
// \inst18|ARRAY~85_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [63])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a50~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [63]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a50~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~85 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~85 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[50] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[50] .is_wysiwyg = "true";
defparam \inst|EXRD2[50] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[50]~26 (
// Equation(s):
// \inst34|out[50]~26_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[50]~13_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [50])))))

	.dataa(\inst10|$00000|auto_generated|result_node[50]~13_combout ),
	.datab(\inst|EXRD2 [50]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[50]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[50]~26 .lut_mask = 16'h00AC;
defparam \inst34|out[50]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[50]~27 (
// Equation(s):
// \inst34|out[50]~27_combout  = (\inst34|out[50]~26_combout ) # ((\inst8|MEMresult [50] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[50]~26_combout ),
	.datab(\inst8|MEMresult [50]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[50]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[50]~27 .lut_mask = 16'hEAEA;
defparam \inst34|out[50]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[50]~13 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[50]~13_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[50]~27_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[50]~27_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[50]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[50]~13 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[50]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~102 (
// Equation(s):
// \inst25|Add1~102_combout  = (\inst11|$00000|auto_generated|result_node[51]~12_combout  & ((\inst33|out[51]~25_combout  & (!\inst25|Add1~101 )) # (!\inst33|out[51]~25_combout  & ((\inst25|Add1~101 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[51]~12_combout  & ((\inst33|out[51]~25_combout  & (\inst25|Add1~101  & VCC)) # (!\inst33|out[51]~25_combout  & (!\inst25|Add1~101 ))))
// \inst25|Add1~103  = CARRY((\inst11|$00000|auto_generated|result_node[51]~12_combout  & ((!\inst25|Add1~101 ) # (!\inst33|out[51]~25_combout ))) # (!\inst11|$00000|auto_generated|result_node[51]~12_combout  & (!\inst33|out[51]~25_combout  & 
// !\inst25|Add1~101 )))

	.dataa(\inst11|$00000|auto_generated|result_node[51]~12_combout ),
	.datab(\inst33|out[51]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~101 ),
	.combout(\inst25|Add1~102_combout ),
	.cout(\inst25|Add1~103 ));
// synopsys translate_off
defparam \inst25|Add1~102 .lut_mask = 16'h692B;
defparam \inst25|Add1~102 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~102 (
// Equation(s):
// \inst25|Add0~102_combout  = (\inst11|$00000|auto_generated|result_node[51]~12_combout  & ((\inst33|out[51]~25_combout  & (\inst25|Add0~101  & VCC)) # (!\inst33|out[51]~25_combout  & (!\inst25|Add0~101 )))) # 
// (!\inst11|$00000|auto_generated|result_node[51]~12_combout  & ((\inst33|out[51]~25_combout  & (!\inst25|Add0~101 )) # (!\inst33|out[51]~25_combout  & ((\inst25|Add0~101 ) # (GND)))))
// \inst25|Add0~103  = CARRY((\inst11|$00000|auto_generated|result_node[51]~12_combout  & (!\inst33|out[51]~25_combout  & !\inst25|Add0~101 )) # (!\inst11|$00000|auto_generated|result_node[51]~12_combout  & ((!\inst25|Add0~101 ) # 
// (!\inst33|out[51]~25_combout ))))

	.dataa(\inst11|$00000|auto_generated|result_node[51]~12_combout ),
	.datab(\inst33|out[51]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~101 ),
	.combout(\inst25|Add0~102_combout ),
	.cout(\inst25|Add0~103 ));
// synopsys translate_off
defparam \inst25|Add0~102 .lut_mask = 16'h9617;
defparam \inst25|Add0~102 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~38 (
// Equation(s):
// \inst25|result~38_combout  = (\inst33|out[51]~25_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[51]~25_combout ))))

	.dataa(\inst33|out[51]~25_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[51]~25_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~38 .lut_mask = 16'hEEFA;
defparam \inst25|result~38 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[51]~39 (
// Equation(s):
// \inst25|result[51]~39_combout  = (\inst33|out[51]~25_combout  & (\inst11|$00000|auto_generated|result_node[51]~12_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[51]~25_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[51]~12_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[51]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[51]~39 .lut_mask = 16'h0088;
defparam \inst25|result[51]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[51]~40 (
// Equation(s):
// \inst25|result[51]~40_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~38_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[51]~39_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~38_combout ),
	.datab(\inst25|result[51]~39_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[51]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[51]~40 .lut_mask = 16'hA0CF;
defparam \inst25|result[51]~40 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[51] (
// Equation(s):
// \inst25|result [51] = (\inst25|result[36]~0_combout  & (((\inst25|result[51]~40_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[51]~40_combout  & ((\inst25|Add0~102_combout ))) # (!\inst25|result[51]~40_combout  & 
// (\inst25|Add1~102_combout ))))

	.dataa(\inst25|Add1~102_combout ),
	.datab(\inst25|Add0~102_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[51]~40_combout ),
	.cin(gnd),
	.combout(\inst25|result [51]),
	.cout());
// synopsys translate_off
defparam \inst25|result[51] .lut_mask = 16'hFC0A;
defparam \inst25|result[51] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[51] (
	.clk(\clock~input_o ),
	.d(\inst25|result [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[51] .is_wysiwyg = "true";
defparam \inst8|MEMresult[51] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[51] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[51] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[51] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[51]~12 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[51]~12_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a51~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [51])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.datab(\inst41|WB_ALUOut [51]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[51]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[51]~12 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[51]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[64] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[51]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[64] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[64] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[51]~12_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_first_bit_number = 51;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_first_bit_number = 51;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a51 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~84 (
// Equation(s):
// \inst18|ARRAY~84_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [64])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a51~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [64]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a51~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~84 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~84 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[51] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[51] .is_wysiwyg = "true";
defparam \inst|EXRD2[51] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[51]~24 (
// Equation(s):
// \inst34|out[51]~24_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[51]~12_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [51])))))

	.dataa(\inst10|$00000|auto_generated|result_node[51]~12_combout ),
	.datab(\inst|EXRD2 [51]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[51]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[51]~24 .lut_mask = 16'h00AC;
defparam \inst34|out[51]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[51]~25 (
// Equation(s):
// \inst34|out[51]~25_combout  = (\inst34|out[51]~24_combout ) # ((\inst8|MEMresult [51] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[51]~24_combout ),
	.datab(\inst8|MEMresult [51]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[51]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[51]~25 .lut_mask = 16'hEAEA;
defparam \inst34|out[51]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[51]~12 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[51]~12_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[51]~25_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[51]~25_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[51]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[51]~12 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[51]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~104 (
// Equation(s):
// \inst25|Add1~104_combout  = ((\inst11|$00000|auto_generated|result_node[52]~11_combout  $ (\inst33|out[52]~23_combout  $ (\inst25|Add1~103 )))) # (GND)
// \inst25|Add1~105  = CARRY((\inst11|$00000|auto_generated|result_node[52]~11_combout  & (\inst33|out[52]~23_combout  & !\inst25|Add1~103 )) # (!\inst11|$00000|auto_generated|result_node[52]~11_combout  & ((\inst33|out[52]~23_combout ) # (!\inst25|Add1~103 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[52]~11_combout ),
	.datab(\inst33|out[52]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~103 ),
	.combout(\inst25|Add1~104_combout ),
	.cout(\inst25|Add1~105 ));
// synopsys translate_off
defparam \inst25|Add1~104 .lut_mask = 16'h964D;
defparam \inst25|Add1~104 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~104 (
// Equation(s):
// \inst25|Add0~104_combout  = ((\inst11|$00000|auto_generated|result_node[52]~11_combout  $ (\inst33|out[52]~23_combout  $ (!\inst25|Add0~103 )))) # (GND)
// \inst25|Add0~105  = CARRY((\inst11|$00000|auto_generated|result_node[52]~11_combout  & ((\inst33|out[52]~23_combout ) # (!\inst25|Add0~103 ))) # (!\inst11|$00000|auto_generated|result_node[52]~11_combout  & (\inst33|out[52]~23_combout  & !\inst25|Add0~103 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[52]~11_combout ),
	.datab(\inst33|out[52]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~103 ),
	.combout(\inst25|Add0~104_combout ),
	.cout(\inst25|Add0~105 ));
// synopsys translate_off
defparam \inst25|Add0~104 .lut_mask = 16'h698E;
defparam \inst25|Add0~104 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~35 (
// Equation(s):
// \inst25|result~35_combout  = (\inst33|out[52]~23_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[52]~23_combout ))))

	.dataa(\inst33|out[52]~23_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[52]~23_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~35 .lut_mask = 16'hEEFA;
defparam \inst25|result~35 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[52]~36 (
// Equation(s):
// \inst25|result[52]~36_combout  = (\inst33|out[52]~23_combout  & (\inst11|$00000|auto_generated|result_node[52]~11_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[52]~23_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[52]~11_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[52]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[52]~36 .lut_mask = 16'h0088;
defparam \inst25|result[52]~36 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[52]~37 (
// Equation(s):
// \inst25|result[52]~37_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~35_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[52]~36_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~35_combout ),
	.datab(\inst25|result[52]~36_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[52]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[52]~37 .lut_mask = 16'hA0CF;
defparam \inst25|result[52]~37 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[52] (
// Equation(s):
// \inst25|result [52] = (\inst25|result[36]~0_combout  & (((\inst25|result[52]~37_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[52]~37_combout  & ((\inst25|Add0~104_combout ))) # (!\inst25|result[52]~37_combout  & 
// (\inst25|Add1~104_combout ))))

	.dataa(\inst25|Add1~104_combout ),
	.datab(\inst25|Add0~104_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[52]~37_combout ),
	.cin(gnd),
	.combout(\inst25|result [52]),
	.cout());
// synopsys translate_off
defparam \inst25|result[52] .lut_mask = 16'hFC0A;
defparam \inst25|result[52] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[52] (
	.clk(\clock~input_o ),
	.d(\inst25|result [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[52] .is_wysiwyg = "true";
defparam \inst8|MEMresult[52] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[52] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[52] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[52] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[52]~11 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[52]~11_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a52~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [52])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datab(\inst41|WB_ALUOut [52]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[52]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[52]~11 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[52]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[65] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[52]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[65] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[65] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[52]~11_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_first_bit_number = 52;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_first_bit_number = 52;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a52 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~83 (
// Equation(s):
// \inst18|ARRAY~83_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [65])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a52~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [65]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a52~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~83 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~83 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[52] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[52] .is_wysiwyg = "true";
defparam \inst|EXRD2[52] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[52]~22 (
// Equation(s):
// \inst34|out[52]~22_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[52]~11_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [52])))))

	.dataa(\inst10|$00000|auto_generated|result_node[52]~11_combout ),
	.datab(\inst|EXRD2 [52]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[52]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[52]~22 .lut_mask = 16'h00AC;
defparam \inst34|out[52]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[52]~23 (
// Equation(s):
// \inst34|out[52]~23_combout  = (\inst34|out[52]~22_combout ) # ((\inst8|MEMresult [52] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[52]~22_combout ),
	.datab(\inst8|MEMresult [52]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[52]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[52]~23 .lut_mask = 16'hEAEA;
defparam \inst34|out[52]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[52]~11 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[52]~11_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[52]~23_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[52]~23_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[52]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[52]~11 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[52]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~106 (
// Equation(s):
// \inst25|Add1~106_combout  = (\inst11|$00000|auto_generated|result_node[53]~10_combout  & ((\inst33|out[53]~21_combout  & (!\inst25|Add1~105 )) # (!\inst33|out[53]~21_combout  & ((\inst25|Add1~105 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[53]~10_combout  & ((\inst33|out[53]~21_combout  & (\inst25|Add1~105  & VCC)) # (!\inst33|out[53]~21_combout  & (!\inst25|Add1~105 ))))
// \inst25|Add1~107  = CARRY((\inst11|$00000|auto_generated|result_node[53]~10_combout  & ((!\inst25|Add1~105 ) # (!\inst33|out[53]~21_combout ))) # (!\inst11|$00000|auto_generated|result_node[53]~10_combout  & (!\inst33|out[53]~21_combout  & 
// !\inst25|Add1~105 )))

	.dataa(\inst11|$00000|auto_generated|result_node[53]~10_combout ),
	.datab(\inst33|out[53]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~105 ),
	.combout(\inst25|Add1~106_combout ),
	.cout(\inst25|Add1~107 ));
// synopsys translate_off
defparam \inst25|Add1~106 .lut_mask = 16'h692B;
defparam \inst25|Add1~106 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~106 (
// Equation(s):
// \inst25|Add0~106_combout  = (\inst11|$00000|auto_generated|result_node[53]~10_combout  & ((\inst33|out[53]~21_combout  & (\inst25|Add0~105  & VCC)) # (!\inst33|out[53]~21_combout  & (!\inst25|Add0~105 )))) # 
// (!\inst11|$00000|auto_generated|result_node[53]~10_combout  & ((\inst33|out[53]~21_combout  & (!\inst25|Add0~105 )) # (!\inst33|out[53]~21_combout  & ((\inst25|Add0~105 ) # (GND)))))
// \inst25|Add0~107  = CARRY((\inst11|$00000|auto_generated|result_node[53]~10_combout  & (!\inst33|out[53]~21_combout  & !\inst25|Add0~105 )) # (!\inst11|$00000|auto_generated|result_node[53]~10_combout  & ((!\inst25|Add0~105 ) # 
// (!\inst33|out[53]~21_combout ))))

	.dataa(\inst11|$00000|auto_generated|result_node[53]~10_combout ),
	.datab(\inst33|out[53]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~105 ),
	.combout(\inst25|Add0~106_combout ),
	.cout(\inst25|Add0~107 ));
// synopsys translate_off
defparam \inst25|Add0~106 .lut_mask = 16'h9617;
defparam \inst25|Add0~106 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~32 (
// Equation(s):
// \inst25|result~32_combout  = (\inst33|out[53]~21_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[53]~21_combout ))))

	.dataa(\inst33|out[53]~21_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[53]~21_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~32 .lut_mask = 16'hEEFA;
defparam \inst25|result~32 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[53]~33 (
// Equation(s):
// \inst25|result[53]~33_combout  = (\inst33|out[53]~21_combout  & (\inst11|$00000|auto_generated|result_node[53]~10_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[53]~21_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[53]~10_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[53]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[53]~33 .lut_mask = 16'h0088;
defparam \inst25|result[53]~33 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[53]~34 (
// Equation(s):
// \inst25|result[53]~34_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~32_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[53]~33_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~32_combout ),
	.datab(\inst25|result[53]~33_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[53]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[53]~34 .lut_mask = 16'hA0CF;
defparam \inst25|result[53]~34 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[53] (
// Equation(s):
// \inst25|result [53] = (\inst25|result[36]~0_combout  & (((\inst25|result[53]~34_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[53]~34_combout  & ((\inst25|Add0~106_combout ))) # (!\inst25|result[53]~34_combout  & 
// (\inst25|Add1~106_combout ))))

	.dataa(\inst25|Add1~106_combout ),
	.datab(\inst25|Add0~106_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[53]~34_combout ),
	.cin(gnd),
	.combout(\inst25|result [53]),
	.cout());
// synopsys translate_off
defparam \inst25|result[53] .lut_mask = 16'hFC0A;
defparam \inst25|result[53] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[53] (
	.clk(\clock~input_o ),
	.d(\inst25|result [53]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[53] .is_wysiwyg = "true";
defparam \inst8|MEMresult[53] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[53] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [53]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[53] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[53] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[53]~10 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[53]~10_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a53~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [53])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datab(\inst41|WB_ALUOut [53]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[53]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[53]~10 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[53]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[66] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[53]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[66] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[66] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[53]~10_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_first_bit_number = 53;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_first_bit_number = 53;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a53 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~82 (
// Equation(s):
// \inst18|ARRAY~82_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [66])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a53~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [66]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a53~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~82 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~82 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[53] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[53] .is_wysiwyg = "true";
defparam \inst|EXRD2[53] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[53]~20 (
// Equation(s):
// \inst34|out[53]~20_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[53]~10_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [53])))))

	.dataa(\inst10|$00000|auto_generated|result_node[53]~10_combout ),
	.datab(\inst|EXRD2 [53]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[53]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[53]~20 .lut_mask = 16'h00AC;
defparam \inst34|out[53]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[53]~21 (
// Equation(s):
// \inst34|out[53]~21_combout  = (\inst34|out[53]~20_combout ) # ((\inst8|MEMresult [53] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[53]~20_combout ),
	.datab(\inst8|MEMresult [53]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[53]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[53]~21 .lut_mask = 16'hEAEA;
defparam \inst34|out[53]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[53]~10 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[53]~10_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[53]~21_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[53]~21_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[53]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[53]~10 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[53]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~108 (
// Equation(s):
// \inst25|Add1~108_combout  = ((\inst11|$00000|auto_generated|result_node[54]~9_combout  $ (\inst33|out[54]~19_combout  $ (\inst25|Add1~107 )))) # (GND)
// \inst25|Add1~109  = CARRY((\inst11|$00000|auto_generated|result_node[54]~9_combout  & (\inst33|out[54]~19_combout  & !\inst25|Add1~107 )) # (!\inst11|$00000|auto_generated|result_node[54]~9_combout  & ((\inst33|out[54]~19_combout ) # (!\inst25|Add1~107 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[54]~9_combout ),
	.datab(\inst33|out[54]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~107 ),
	.combout(\inst25|Add1~108_combout ),
	.cout(\inst25|Add1~109 ));
// synopsys translate_off
defparam \inst25|Add1~108 .lut_mask = 16'h964D;
defparam \inst25|Add1~108 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~108 (
// Equation(s):
// \inst25|Add0~108_combout  = ((\inst11|$00000|auto_generated|result_node[54]~9_combout  $ (\inst33|out[54]~19_combout  $ (!\inst25|Add0~107 )))) # (GND)
// \inst25|Add0~109  = CARRY((\inst11|$00000|auto_generated|result_node[54]~9_combout  & ((\inst33|out[54]~19_combout ) # (!\inst25|Add0~107 ))) # (!\inst11|$00000|auto_generated|result_node[54]~9_combout  & (\inst33|out[54]~19_combout  & !\inst25|Add0~107 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[54]~9_combout ),
	.datab(\inst33|out[54]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~107 ),
	.combout(\inst25|Add0~108_combout ),
	.cout(\inst25|Add0~109 ));
// synopsys translate_off
defparam \inst25|Add0~108 .lut_mask = 16'h698E;
defparam \inst25|Add0~108 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~29 (
// Equation(s):
// \inst25|result~29_combout  = (\inst33|out[54]~19_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[54]~19_combout ))))

	.dataa(\inst33|out[54]~19_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[54]~19_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~29 .lut_mask = 16'hEEFA;
defparam \inst25|result~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[54]~30 (
// Equation(s):
// \inst25|result[54]~30_combout  = (\inst33|out[54]~19_combout  & (\inst11|$00000|auto_generated|result_node[54]~9_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[54]~19_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[54]~9_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[54]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[54]~30 .lut_mask = 16'h0088;
defparam \inst25|result[54]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[54]~31 (
// Equation(s):
// \inst25|result[54]~31_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~29_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[54]~30_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~29_combout ),
	.datab(\inst25|result[54]~30_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[54]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[54]~31 .lut_mask = 16'hA0CF;
defparam \inst25|result[54]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[54] (
// Equation(s):
// \inst25|result [54] = (\inst25|result[36]~0_combout  & (((\inst25|result[54]~31_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[54]~31_combout  & ((\inst25|Add0~108_combout ))) # (!\inst25|result[54]~31_combout  & 
// (\inst25|Add1~108_combout ))))

	.dataa(\inst25|Add1~108_combout ),
	.datab(\inst25|Add0~108_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[54]~31_combout ),
	.cin(gnd),
	.combout(\inst25|result [54]),
	.cout());
// synopsys translate_off
defparam \inst25|result[54] .lut_mask = 16'hFC0A;
defparam \inst25|result[54] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[54] (
	.clk(\clock~input_o ),
	.d(\inst25|result [54]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[54] .is_wysiwyg = "true";
defparam \inst8|MEMresult[54] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[54] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [54]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[54] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[54] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[54]~9 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[54]~9_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a54~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [54])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datab(\inst41|WB_ALUOut [54]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[54]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[54]~9 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[54]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[67] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[54]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[67] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[67] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[54]~9_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_first_bit_number = 54;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_first_bit_number = 54;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a54 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~81 (
// Equation(s):
// \inst18|ARRAY~81_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [67])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a54~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [67]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a54~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~81 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~81 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[54] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[54] .is_wysiwyg = "true";
defparam \inst|EXRD2[54] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[54]~18 (
// Equation(s):
// \inst34|out[54]~18_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[54]~9_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [54])))))

	.dataa(\inst10|$00000|auto_generated|result_node[54]~9_combout ),
	.datab(\inst|EXRD2 [54]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[54]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[54]~18 .lut_mask = 16'h00AC;
defparam \inst34|out[54]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[54]~19 (
// Equation(s):
// \inst34|out[54]~19_combout  = (\inst34|out[54]~18_combout ) # ((\inst8|MEMresult [54] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[54]~18_combout ),
	.datab(\inst8|MEMresult [54]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[54]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[54]~19 .lut_mask = 16'hEAEA;
defparam \inst34|out[54]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[54]~9 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[54]~9_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[54]~19_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[54]~19_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[54]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[54]~9 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[54]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~110 (
// Equation(s):
// \inst25|Add1~110_combout  = (\inst11|$00000|auto_generated|result_node[55]~8_combout  & ((\inst33|out[55]~17_combout  & (!\inst25|Add1~109 )) # (!\inst33|out[55]~17_combout  & ((\inst25|Add1~109 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[55]~8_combout  & ((\inst33|out[55]~17_combout  & (\inst25|Add1~109  & VCC)) # (!\inst33|out[55]~17_combout  & (!\inst25|Add1~109 ))))
// \inst25|Add1~111  = CARRY((\inst11|$00000|auto_generated|result_node[55]~8_combout  & ((!\inst25|Add1~109 ) # (!\inst33|out[55]~17_combout ))) # (!\inst11|$00000|auto_generated|result_node[55]~8_combout  & (!\inst33|out[55]~17_combout  & !\inst25|Add1~109 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[55]~8_combout ),
	.datab(\inst33|out[55]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~109 ),
	.combout(\inst25|Add1~110_combout ),
	.cout(\inst25|Add1~111 ));
// synopsys translate_off
defparam \inst25|Add1~110 .lut_mask = 16'h692B;
defparam \inst25|Add1~110 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~110 (
// Equation(s):
// \inst25|Add0~110_combout  = (\inst11|$00000|auto_generated|result_node[55]~8_combout  & ((\inst33|out[55]~17_combout  & (\inst25|Add0~109  & VCC)) # (!\inst33|out[55]~17_combout  & (!\inst25|Add0~109 )))) # 
// (!\inst11|$00000|auto_generated|result_node[55]~8_combout  & ((\inst33|out[55]~17_combout  & (!\inst25|Add0~109 )) # (!\inst33|out[55]~17_combout  & ((\inst25|Add0~109 ) # (GND)))))
// \inst25|Add0~111  = CARRY((\inst11|$00000|auto_generated|result_node[55]~8_combout  & (!\inst33|out[55]~17_combout  & !\inst25|Add0~109 )) # (!\inst11|$00000|auto_generated|result_node[55]~8_combout  & ((!\inst25|Add0~109 ) # (!\inst33|out[55]~17_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[55]~8_combout ),
	.datab(\inst33|out[55]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~109 ),
	.combout(\inst25|Add0~110_combout ),
	.cout(\inst25|Add0~111 ));
// synopsys translate_off
defparam \inst25|Add0~110 .lut_mask = 16'h9617;
defparam \inst25|Add0~110 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~26 (
// Equation(s):
// \inst25|result~26_combout  = (\inst33|out[55]~17_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[55]~17_combout ))))

	.dataa(\inst33|out[55]~17_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[55]~17_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~26 .lut_mask = 16'hEEFA;
defparam \inst25|result~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[55]~27 (
// Equation(s):
// \inst25|result[55]~27_combout  = (\inst33|out[55]~17_combout  & (\inst11|$00000|auto_generated|result_node[55]~8_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[55]~17_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[55]~8_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[55]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[55]~27 .lut_mask = 16'h0088;
defparam \inst25|result[55]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[55]~28 (
// Equation(s):
// \inst25|result[55]~28_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~26_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[55]~27_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~26_combout ),
	.datab(\inst25|result[55]~27_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[55]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[55]~28 .lut_mask = 16'hA0CF;
defparam \inst25|result[55]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[55] (
// Equation(s):
// \inst25|result [55] = (\inst25|result[36]~0_combout  & (((\inst25|result[55]~28_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[55]~28_combout  & ((\inst25|Add0~110_combout ))) # (!\inst25|result[55]~28_combout  & 
// (\inst25|Add1~110_combout ))))

	.dataa(\inst25|Add1~110_combout ),
	.datab(\inst25|Add0~110_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[55]~28_combout ),
	.cin(gnd),
	.combout(\inst25|result [55]),
	.cout());
// synopsys translate_off
defparam \inst25|result[55] .lut_mask = 16'hFC0A;
defparam \inst25|result[55] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[55] (
	.clk(\clock~input_o ),
	.d(\inst25|result [55]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[55] .is_wysiwyg = "true";
defparam \inst8|MEMresult[55] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[55] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [55]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[55] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[55] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[55]~8 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[55]~8_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a55~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [55])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datab(\inst41|WB_ALUOut [55]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[55]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[55]~8 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[55]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[68] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[55]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[68] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[68] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[55]~8_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_first_bit_number = 55;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_first_bit_number = 55;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a55 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~80 (
// Equation(s):
// \inst18|ARRAY~80_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [68])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a55~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [68]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a55~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~80 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~80 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[55] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[55] .is_wysiwyg = "true";
defparam \inst|EXRD2[55] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[55]~16 (
// Equation(s):
// \inst34|out[55]~16_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[55]~8_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [55])))))

	.dataa(\inst10|$00000|auto_generated|result_node[55]~8_combout ),
	.datab(\inst|EXRD2 [55]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[55]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[55]~16 .lut_mask = 16'h00AC;
defparam \inst34|out[55]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[55]~17 (
// Equation(s):
// \inst34|out[55]~17_combout  = (\inst34|out[55]~16_combout ) # ((\inst8|MEMresult [55] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[55]~16_combout ),
	.datab(\inst8|MEMresult [55]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[55]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[55]~17 .lut_mask = 16'hEAEA;
defparam \inst34|out[55]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[55]~8 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[55]~8_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[55]~17_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[55]~17_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[55]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[55]~8 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[55]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~112 (
// Equation(s):
// \inst25|Add1~112_combout  = ((\inst11|$00000|auto_generated|result_node[56]~7_combout  $ (\inst33|out[56]~15_combout  $ (\inst25|Add1~111 )))) # (GND)
// \inst25|Add1~113  = CARRY((\inst11|$00000|auto_generated|result_node[56]~7_combout  & (\inst33|out[56]~15_combout  & !\inst25|Add1~111 )) # (!\inst11|$00000|auto_generated|result_node[56]~7_combout  & ((\inst33|out[56]~15_combout ) # (!\inst25|Add1~111 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[56]~7_combout ),
	.datab(\inst33|out[56]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~111 ),
	.combout(\inst25|Add1~112_combout ),
	.cout(\inst25|Add1~113 ));
// synopsys translate_off
defparam \inst25|Add1~112 .lut_mask = 16'h964D;
defparam \inst25|Add1~112 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~112 (
// Equation(s):
// \inst25|Add0~112_combout  = ((\inst11|$00000|auto_generated|result_node[56]~7_combout  $ (\inst33|out[56]~15_combout  $ (!\inst25|Add0~111 )))) # (GND)
// \inst25|Add0~113  = CARRY((\inst11|$00000|auto_generated|result_node[56]~7_combout  & ((\inst33|out[56]~15_combout ) # (!\inst25|Add0~111 ))) # (!\inst11|$00000|auto_generated|result_node[56]~7_combout  & (\inst33|out[56]~15_combout  & !\inst25|Add0~111 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[56]~7_combout ),
	.datab(\inst33|out[56]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~111 ),
	.combout(\inst25|Add0~112_combout ),
	.cout(\inst25|Add0~113 ));
// synopsys translate_off
defparam \inst25|Add0~112 .lut_mask = 16'h698E;
defparam \inst25|Add0~112 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~23 (
// Equation(s):
// \inst25|result~23_combout  = (\inst33|out[56]~15_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[56]~15_combout ))))

	.dataa(\inst33|out[56]~15_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[56]~15_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~23 .lut_mask = 16'hEEFA;
defparam \inst25|result~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[56]~24 (
// Equation(s):
// \inst25|result[56]~24_combout  = (\inst33|out[56]~15_combout  & (\inst11|$00000|auto_generated|result_node[56]~7_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[56]~15_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[56]~7_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[56]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[56]~24 .lut_mask = 16'h0088;
defparam \inst25|result[56]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[56]~25 (
// Equation(s):
// \inst25|result[56]~25_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~23_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[56]~24_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~23_combout ),
	.datab(\inst25|result[56]~24_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[56]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[56]~25 .lut_mask = 16'hA0CF;
defparam \inst25|result[56]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[56] (
// Equation(s):
// \inst25|result [56] = (\inst25|result[36]~0_combout  & (((\inst25|result[56]~25_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[56]~25_combout  & ((\inst25|Add0~112_combout ))) # (!\inst25|result[56]~25_combout  & 
// (\inst25|Add1~112_combout ))))

	.dataa(\inst25|Add1~112_combout ),
	.datab(\inst25|Add0~112_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[56]~25_combout ),
	.cin(gnd),
	.combout(\inst25|result [56]),
	.cout());
// synopsys translate_off
defparam \inst25|result[56] .lut_mask = 16'hFC0A;
defparam \inst25|result[56] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[56] (
	.clk(\clock~input_o ),
	.d(\inst25|result [56]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[56] .is_wysiwyg = "true";
defparam \inst8|MEMresult[56] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[56] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [56]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[56] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[56] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[56]~7 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[56]~7_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a56~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [56])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datab(\inst41|WB_ALUOut [56]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[56]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[56]~7 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[56]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[69] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[56]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[69] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[69] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[56]~7_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_first_bit_number = 56;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_first_bit_number = 56;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a56 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~79 (
// Equation(s):
// \inst18|ARRAY~79_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [69])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a56~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [69]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a56~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~79 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~79 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[56] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[56] .is_wysiwyg = "true";
defparam \inst|EXRD2[56] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[56]~14 (
// Equation(s):
// \inst34|out[56]~14_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[56]~7_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [56])))))

	.dataa(\inst10|$00000|auto_generated|result_node[56]~7_combout ),
	.datab(\inst|EXRD2 [56]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[56]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[56]~14 .lut_mask = 16'h00AC;
defparam \inst34|out[56]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[56]~15 (
// Equation(s):
// \inst34|out[56]~15_combout  = (\inst34|out[56]~14_combout ) # ((\inst8|MEMresult [56] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[56]~14_combout ),
	.datab(\inst8|MEMresult [56]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[56]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[56]~15 .lut_mask = 16'hEAEA;
defparam \inst34|out[56]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[56]~7 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[56]~7_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[56]~15_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[56]~15_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[56]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[56]~7 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[56]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~114 (
// Equation(s):
// \inst25|Add1~114_combout  = (\inst11|$00000|auto_generated|result_node[57]~6_combout  & ((\inst33|out[57]~13_combout  & (!\inst25|Add1~113 )) # (!\inst33|out[57]~13_combout  & ((\inst25|Add1~113 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[57]~6_combout  & ((\inst33|out[57]~13_combout  & (\inst25|Add1~113  & VCC)) # (!\inst33|out[57]~13_combout  & (!\inst25|Add1~113 ))))
// \inst25|Add1~115  = CARRY((\inst11|$00000|auto_generated|result_node[57]~6_combout  & ((!\inst25|Add1~113 ) # (!\inst33|out[57]~13_combout ))) # (!\inst11|$00000|auto_generated|result_node[57]~6_combout  & (!\inst33|out[57]~13_combout  & !\inst25|Add1~113 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[57]~6_combout ),
	.datab(\inst33|out[57]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~113 ),
	.combout(\inst25|Add1~114_combout ),
	.cout(\inst25|Add1~115 ));
// synopsys translate_off
defparam \inst25|Add1~114 .lut_mask = 16'h692B;
defparam \inst25|Add1~114 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~114 (
// Equation(s):
// \inst25|Add0~114_combout  = (\inst11|$00000|auto_generated|result_node[57]~6_combout  & ((\inst33|out[57]~13_combout  & (\inst25|Add0~113  & VCC)) # (!\inst33|out[57]~13_combout  & (!\inst25|Add0~113 )))) # 
// (!\inst11|$00000|auto_generated|result_node[57]~6_combout  & ((\inst33|out[57]~13_combout  & (!\inst25|Add0~113 )) # (!\inst33|out[57]~13_combout  & ((\inst25|Add0~113 ) # (GND)))))
// \inst25|Add0~115  = CARRY((\inst11|$00000|auto_generated|result_node[57]~6_combout  & (!\inst33|out[57]~13_combout  & !\inst25|Add0~113 )) # (!\inst11|$00000|auto_generated|result_node[57]~6_combout  & ((!\inst25|Add0~113 ) # (!\inst33|out[57]~13_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[57]~6_combout ),
	.datab(\inst33|out[57]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~113 ),
	.combout(\inst25|Add0~114_combout ),
	.cout(\inst25|Add0~115 ));
// synopsys translate_off
defparam \inst25|Add0~114 .lut_mask = 16'h9617;
defparam \inst25|Add0~114 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~20 (
// Equation(s):
// \inst25|result~20_combout  = (\inst33|out[57]~13_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[57]~13_combout ))))

	.dataa(\inst33|out[57]~13_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[57]~13_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~20 .lut_mask = 16'hEEFA;
defparam \inst25|result~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[57]~21 (
// Equation(s):
// \inst25|result[57]~21_combout  = (\inst33|out[57]~13_combout  & (\inst11|$00000|auto_generated|result_node[57]~6_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[57]~13_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[57]~6_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[57]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[57]~21 .lut_mask = 16'h0088;
defparam \inst25|result[57]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[57]~22 (
// Equation(s):
// \inst25|result[57]~22_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~20_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[57]~21_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~20_combout ),
	.datab(\inst25|result[57]~21_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[57]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[57]~22 .lut_mask = 16'hA0CF;
defparam \inst25|result[57]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[57] (
// Equation(s):
// \inst25|result [57] = (\inst25|result[36]~0_combout  & (((\inst25|result[57]~22_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[57]~22_combout  & ((\inst25|Add0~114_combout ))) # (!\inst25|result[57]~22_combout  & 
// (\inst25|Add1~114_combout ))))

	.dataa(\inst25|Add1~114_combout ),
	.datab(\inst25|Add0~114_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[57]~22_combout ),
	.cin(gnd),
	.combout(\inst25|result [57]),
	.cout());
// synopsys translate_off
defparam \inst25|result[57] .lut_mask = 16'hFC0A;
defparam \inst25|result[57] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[57] (
	.clk(\clock~input_o ),
	.d(\inst25|result [57]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[57] .is_wysiwyg = "true";
defparam \inst8|MEMresult[57] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[57] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [57]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[57] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[57] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[57]~6 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[57]~6_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a57~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [57])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datab(\inst41|WB_ALUOut [57]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[57]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[57]~6 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[57]~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[70] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[57]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[70] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[70] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[57]~6_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_first_bit_number = 57;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_first_bit_number = 57;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a57 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~78 (
// Equation(s):
// \inst18|ARRAY~78_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [70])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a57~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [70]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a57~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~78 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~78 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[57] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[57] .is_wysiwyg = "true";
defparam \inst|EXRD2[57] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[57]~12 (
// Equation(s):
// \inst34|out[57]~12_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[57]~6_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [57])))))

	.dataa(\inst10|$00000|auto_generated|result_node[57]~6_combout ),
	.datab(\inst|EXRD2 [57]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[57]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[57]~12 .lut_mask = 16'h00AC;
defparam \inst34|out[57]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[57]~13 (
// Equation(s):
// \inst34|out[57]~13_combout  = (\inst34|out[57]~12_combout ) # ((\inst8|MEMresult [57] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[57]~12_combout ),
	.datab(\inst8|MEMresult [57]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[57]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[57]~13 .lut_mask = 16'hEAEA;
defparam \inst34|out[57]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[57]~6 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[57]~6_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[57]~13_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[57]~13_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[57]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[57]~6 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[57]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~116 (
// Equation(s):
// \inst25|Add1~116_combout  = ((\inst11|$00000|auto_generated|result_node[58]~5_combout  $ (\inst33|out[58]~11_combout  $ (\inst25|Add1~115 )))) # (GND)
// \inst25|Add1~117  = CARRY((\inst11|$00000|auto_generated|result_node[58]~5_combout  & (\inst33|out[58]~11_combout  & !\inst25|Add1~115 )) # (!\inst11|$00000|auto_generated|result_node[58]~5_combout  & ((\inst33|out[58]~11_combout ) # (!\inst25|Add1~115 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[58]~5_combout ),
	.datab(\inst33|out[58]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~115 ),
	.combout(\inst25|Add1~116_combout ),
	.cout(\inst25|Add1~117 ));
// synopsys translate_off
defparam \inst25|Add1~116 .lut_mask = 16'h964D;
defparam \inst25|Add1~116 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~116 (
// Equation(s):
// \inst25|Add0~116_combout  = ((\inst11|$00000|auto_generated|result_node[58]~5_combout  $ (\inst33|out[58]~11_combout  $ (!\inst25|Add0~115 )))) # (GND)
// \inst25|Add0~117  = CARRY((\inst11|$00000|auto_generated|result_node[58]~5_combout  & ((\inst33|out[58]~11_combout ) # (!\inst25|Add0~115 ))) # (!\inst11|$00000|auto_generated|result_node[58]~5_combout  & (\inst33|out[58]~11_combout  & !\inst25|Add0~115 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[58]~5_combout ),
	.datab(\inst33|out[58]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~115 ),
	.combout(\inst25|Add0~116_combout ),
	.cout(\inst25|Add0~117 ));
// synopsys translate_off
defparam \inst25|Add0~116 .lut_mask = 16'h698E;
defparam \inst25|Add0~116 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~17 (
// Equation(s):
// \inst25|result~17_combout  = (\inst33|out[58]~11_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[58]~11_combout ))))

	.dataa(\inst33|out[58]~11_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[58]~11_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~17 .lut_mask = 16'hEEFA;
defparam \inst25|result~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[58]~18 (
// Equation(s):
// \inst25|result[58]~18_combout  = (\inst33|out[58]~11_combout  & (\inst11|$00000|auto_generated|result_node[58]~5_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[58]~11_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[58]~5_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[58]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[58]~18 .lut_mask = 16'h0088;
defparam \inst25|result[58]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[58]~19 (
// Equation(s):
// \inst25|result[58]~19_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~17_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[58]~18_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~17_combout ),
	.datab(\inst25|result[58]~18_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[58]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[58]~19 .lut_mask = 16'hA0CF;
defparam \inst25|result[58]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[58] (
// Equation(s):
// \inst25|result [58] = (\inst25|result[36]~0_combout  & (((\inst25|result[58]~19_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[58]~19_combout  & ((\inst25|Add0~116_combout ))) # (!\inst25|result[58]~19_combout  & 
// (\inst25|Add1~116_combout ))))

	.dataa(\inst25|Add1~116_combout ),
	.datab(\inst25|Add0~116_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[58]~19_combout ),
	.cin(gnd),
	.combout(\inst25|result [58]),
	.cout());
// synopsys translate_off
defparam \inst25|result[58] .lut_mask = 16'hFC0A;
defparam \inst25|result[58] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[58] (
	.clk(\clock~input_o ),
	.d(\inst25|result [58]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[58] .is_wysiwyg = "true";
defparam \inst8|MEMresult[58] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[58] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [58]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[58] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[58] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[58]~5 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[58]~5_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a58~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [58])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datab(\inst41|WB_ALUOut [58]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[58]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[58]~5 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[58]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[71] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[58]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[71] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[71] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[58]~5_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_first_bit_number = 58;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_first_bit_number = 58;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a58 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~77 (
// Equation(s):
// \inst18|ARRAY~77_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [71])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a58~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [71]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a58~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~77 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~77 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[58] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[58] .is_wysiwyg = "true";
defparam \inst|EXRD2[58] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[58]~10 (
// Equation(s):
// \inst34|out[58]~10_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[58]~5_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [58])))))

	.dataa(\inst10|$00000|auto_generated|result_node[58]~5_combout ),
	.datab(\inst|EXRD2 [58]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[58]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[58]~10 .lut_mask = 16'h00AC;
defparam \inst34|out[58]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[58]~11 (
// Equation(s):
// \inst34|out[58]~11_combout  = (\inst34|out[58]~10_combout ) # ((\inst8|MEMresult [58] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[58]~10_combout ),
	.datab(\inst8|MEMresult [58]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[58]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[58]~11 .lut_mask = 16'hEAEA;
defparam \inst34|out[58]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[58]~5 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[58]~5_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[58]~11_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[58]~11_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[58]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[58]~5 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[58]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~118 (
// Equation(s):
// \inst25|Add1~118_combout  = (\inst11|$00000|auto_generated|result_node[59]~4_combout  & ((\inst33|out[59]~9_combout  & (!\inst25|Add1~117 )) # (!\inst33|out[59]~9_combout  & ((\inst25|Add1~117 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[59]~4_combout  & ((\inst33|out[59]~9_combout  & (\inst25|Add1~117  & VCC)) # (!\inst33|out[59]~9_combout  & (!\inst25|Add1~117 ))))
// \inst25|Add1~119  = CARRY((\inst11|$00000|auto_generated|result_node[59]~4_combout  & ((!\inst25|Add1~117 ) # (!\inst33|out[59]~9_combout ))) # (!\inst11|$00000|auto_generated|result_node[59]~4_combout  & (!\inst33|out[59]~9_combout  & !\inst25|Add1~117 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[59]~4_combout ),
	.datab(\inst33|out[59]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~117 ),
	.combout(\inst25|Add1~118_combout ),
	.cout(\inst25|Add1~119 ));
// synopsys translate_off
defparam \inst25|Add1~118 .lut_mask = 16'h692B;
defparam \inst25|Add1~118 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~118 (
// Equation(s):
// \inst25|Add0~118_combout  = (\inst11|$00000|auto_generated|result_node[59]~4_combout  & ((\inst33|out[59]~9_combout  & (\inst25|Add0~117  & VCC)) # (!\inst33|out[59]~9_combout  & (!\inst25|Add0~117 )))) # 
// (!\inst11|$00000|auto_generated|result_node[59]~4_combout  & ((\inst33|out[59]~9_combout  & (!\inst25|Add0~117 )) # (!\inst33|out[59]~9_combout  & ((\inst25|Add0~117 ) # (GND)))))
// \inst25|Add0~119  = CARRY((\inst11|$00000|auto_generated|result_node[59]~4_combout  & (!\inst33|out[59]~9_combout  & !\inst25|Add0~117 )) # (!\inst11|$00000|auto_generated|result_node[59]~4_combout  & ((!\inst25|Add0~117 ) # (!\inst33|out[59]~9_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[59]~4_combout ),
	.datab(\inst33|out[59]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~117 ),
	.combout(\inst25|Add0~118_combout ),
	.cout(\inst25|Add0~119 ));
// synopsys translate_off
defparam \inst25|Add0~118 .lut_mask = 16'h9617;
defparam \inst25|Add0~118 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~14 (
// Equation(s):
// \inst25|result~14_combout  = (\inst33|out[59]~9_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[59]~9_combout ))))

	.dataa(\inst33|out[59]~9_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[59]~9_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~14 .lut_mask = 16'hEEFA;
defparam \inst25|result~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[59]~15 (
// Equation(s):
// \inst25|result[59]~15_combout  = (\inst33|out[59]~9_combout  & (\inst11|$00000|auto_generated|result_node[59]~4_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[59]~9_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[59]~4_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[59]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[59]~15 .lut_mask = 16'h0088;
defparam \inst25|result[59]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[59]~16 (
// Equation(s):
// \inst25|result[59]~16_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~14_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[59]~15_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~14_combout ),
	.datab(\inst25|result[59]~15_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[59]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[59]~16 .lut_mask = 16'hA0CF;
defparam \inst25|result[59]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[59] (
// Equation(s):
// \inst25|result [59] = (\inst25|result[36]~0_combout  & (((\inst25|result[59]~16_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[59]~16_combout  & ((\inst25|Add0~118_combout ))) # (!\inst25|result[59]~16_combout  & 
// (\inst25|Add1~118_combout ))))

	.dataa(\inst25|Add1~118_combout ),
	.datab(\inst25|Add0~118_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[59]~16_combout ),
	.cin(gnd),
	.combout(\inst25|result [59]),
	.cout());
// synopsys translate_off
defparam \inst25|result[59] .lut_mask = 16'hFC0A;
defparam \inst25|result[59] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[59] (
	.clk(\clock~input_o ),
	.d(\inst25|result [59]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[59] .is_wysiwyg = "true";
defparam \inst8|MEMresult[59] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[59] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [59]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[59] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[59] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[59]~4 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[59]~4_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a59~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [59])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datab(\inst41|WB_ALUOut [59]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[59]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[59]~4 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[59]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[72] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[59]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[72] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[72] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[59]~4_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_first_bit_number = 59;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_first_bit_number = 59;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a59 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~76 (
// Equation(s):
// \inst18|ARRAY~76_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [72])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a59~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [72]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a59~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~76 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~76 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[59] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[59] .is_wysiwyg = "true";
defparam \inst|EXRD2[59] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[59]~8 (
// Equation(s):
// \inst34|out[59]~8_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[59]~4_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [59])))))

	.dataa(\inst10|$00000|auto_generated|result_node[59]~4_combout ),
	.datab(\inst|EXRD2 [59]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[59]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[59]~8 .lut_mask = 16'h00AC;
defparam \inst34|out[59]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[59]~9 (
// Equation(s):
// \inst34|out[59]~9_combout  = (\inst34|out[59]~8_combout ) # ((\inst8|MEMresult [59] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[59]~8_combout ),
	.datab(\inst8|MEMresult [59]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[59]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[59]~9 .lut_mask = 16'hEAEA;
defparam \inst34|out[59]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[59]~4 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[59]~4_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[59]~9_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[59]~9_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[59]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[59]~4 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[59]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~120 (
// Equation(s):
// \inst25|Add1~120_combout  = ((\inst11|$00000|auto_generated|result_node[60]~3_combout  $ (\inst33|out[60]~7_combout  $ (\inst25|Add1~119 )))) # (GND)
// \inst25|Add1~121  = CARRY((\inst11|$00000|auto_generated|result_node[60]~3_combout  & (\inst33|out[60]~7_combout  & !\inst25|Add1~119 )) # (!\inst11|$00000|auto_generated|result_node[60]~3_combout  & ((\inst33|out[60]~7_combout ) # (!\inst25|Add1~119 ))))

	.dataa(\inst11|$00000|auto_generated|result_node[60]~3_combout ),
	.datab(\inst33|out[60]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~119 ),
	.combout(\inst25|Add1~120_combout ),
	.cout(\inst25|Add1~121 ));
// synopsys translate_off
defparam \inst25|Add1~120 .lut_mask = 16'h964D;
defparam \inst25|Add1~120 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~120 (
// Equation(s):
// \inst25|Add0~120_combout  = ((\inst11|$00000|auto_generated|result_node[60]~3_combout  $ (\inst33|out[60]~7_combout  $ (!\inst25|Add0~119 )))) # (GND)
// \inst25|Add0~121  = CARRY((\inst11|$00000|auto_generated|result_node[60]~3_combout  & ((\inst33|out[60]~7_combout ) # (!\inst25|Add0~119 ))) # (!\inst11|$00000|auto_generated|result_node[60]~3_combout  & (\inst33|out[60]~7_combout  & !\inst25|Add0~119 )))

	.dataa(\inst11|$00000|auto_generated|result_node[60]~3_combout ),
	.datab(\inst33|out[60]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~119 ),
	.combout(\inst25|Add0~120_combout ),
	.cout(\inst25|Add0~121 ));
// synopsys translate_off
defparam \inst25|Add0~120 .lut_mask = 16'h698E;
defparam \inst25|Add0~120 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~11 (
// Equation(s):
// \inst25|result~11_combout  = (\inst33|out[60]~7_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[60]~7_combout ))))

	.dataa(\inst33|out[60]~7_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[60]~7_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~11 .lut_mask = 16'hEEFA;
defparam \inst25|result~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[60]~12 (
// Equation(s):
// \inst25|result[60]~12_combout  = (\inst33|out[60]~7_combout  & (\inst11|$00000|auto_generated|result_node[60]~3_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[60]~7_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[60]~3_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[60]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[60]~12 .lut_mask = 16'h0088;
defparam \inst25|result[60]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[60]~13 (
// Equation(s):
// \inst25|result[60]~13_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~11_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[60]~12_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~11_combout ),
	.datab(\inst25|result[60]~12_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[60]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[60]~13 .lut_mask = 16'hA0CF;
defparam \inst25|result[60]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[60] (
// Equation(s):
// \inst25|result [60] = (\inst25|result[36]~0_combout  & (((\inst25|result[60]~13_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[60]~13_combout  & ((\inst25|Add0~120_combout ))) # (!\inst25|result[60]~13_combout  & 
// (\inst25|Add1~120_combout ))))

	.dataa(\inst25|Add1~120_combout ),
	.datab(\inst25|Add0~120_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[60]~13_combout ),
	.cin(gnd),
	.combout(\inst25|result [60]),
	.cout());
// synopsys translate_off
defparam \inst25|result[60] .lut_mask = 16'hFC0A;
defparam \inst25|result[60] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[60] (
	.clk(\clock~input_o ),
	.d(\inst25|result [60]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[60] .is_wysiwyg = "true";
defparam \inst8|MEMresult[60] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[60] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [60]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[60] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[60] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[60]~3 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[60]~3_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a60~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [60])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datab(\inst41|WB_ALUOut [60]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[60]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[60]~3 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[60]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[73] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[60]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[73] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[73] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[60]~3_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_first_bit_number = 60;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_first_bit_number = 60;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a60 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~75 (
// Equation(s):
// \inst18|ARRAY~75_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [73])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a60~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [73]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a60~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~75 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~75 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[60] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[60] .is_wysiwyg = "true";
defparam \inst|EXRD2[60] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[60]~6 (
// Equation(s):
// \inst34|out[60]~6_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[60]~3_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [60])))))

	.dataa(\inst10|$00000|auto_generated|result_node[60]~3_combout ),
	.datab(\inst|EXRD2 [60]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[60]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[60]~6 .lut_mask = 16'h00AC;
defparam \inst34|out[60]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[60]~7 (
// Equation(s):
// \inst34|out[60]~7_combout  = (\inst34|out[60]~6_combout ) # ((\inst8|MEMresult [60] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[60]~6_combout ),
	.datab(\inst8|MEMresult [60]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[60]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[60]~7 .lut_mask = 16'hEAEA;
defparam \inst34|out[60]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[60]~3 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[60]~3_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[60]~7_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[60]~7_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[60]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[60]~3 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[60]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~122 (
// Equation(s):
// \inst25|Add1~122_combout  = (\inst11|$00000|auto_generated|result_node[61]~2_combout  & ((\inst33|out[61]~5_combout  & (!\inst25|Add1~121 )) # (!\inst33|out[61]~5_combout  & ((\inst25|Add1~121 ) # (GND))))) # 
// (!\inst11|$00000|auto_generated|result_node[61]~2_combout  & ((\inst33|out[61]~5_combout  & (\inst25|Add1~121  & VCC)) # (!\inst33|out[61]~5_combout  & (!\inst25|Add1~121 ))))
// \inst25|Add1~123  = CARRY((\inst11|$00000|auto_generated|result_node[61]~2_combout  & ((!\inst25|Add1~121 ) # (!\inst33|out[61]~5_combout ))) # (!\inst11|$00000|auto_generated|result_node[61]~2_combout  & (!\inst33|out[61]~5_combout  & !\inst25|Add1~121 
// )))

	.dataa(\inst11|$00000|auto_generated|result_node[61]~2_combout ),
	.datab(\inst33|out[61]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~121 ),
	.combout(\inst25|Add1~122_combout ),
	.cout(\inst25|Add1~123 ));
// synopsys translate_off
defparam \inst25|Add1~122 .lut_mask = 16'h692B;
defparam \inst25|Add1~122 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~122 (
// Equation(s):
// \inst25|Add0~122_combout  = (\inst11|$00000|auto_generated|result_node[61]~2_combout  & ((\inst33|out[61]~5_combout  & (\inst25|Add0~121  & VCC)) # (!\inst33|out[61]~5_combout  & (!\inst25|Add0~121 )))) # 
// (!\inst11|$00000|auto_generated|result_node[61]~2_combout  & ((\inst33|out[61]~5_combout  & (!\inst25|Add0~121 )) # (!\inst33|out[61]~5_combout  & ((\inst25|Add0~121 ) # (GND)))))
// \inst25|Add0~123  = CARRY((\inst11|$00000|auto_generated|result_node[61]~2_combout  & (!\inst33|out[61]~5_combout  & !\inst25|Add0~121 )) # (!\inst11|$00000|auto_generated|result_node[61]~2_combout  & ((!\inst25|Add0~121 ) # (!\inst33|out[61]~5_combout 
// ))))

	.dataa(\inst11|$00000|auto_generated|result_node[61]~2_combout ),
	.datab(\inst33|out[61]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~121 ),
	.combout(\inst25|Add0~122_combout ),
	.cout(\inst25|Add0~123 ));
// synopsys translate_off
defparam \inst25|Add0~122 .lut_mask = 16'h9617;
defparam \inst25|Add0~122 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~8 (
// Equation(s):
// \inst25|result~8_combout  = (\inst33|out[61]~5_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[61]~5_combout ))))

	.dataa(\inst33|out[61]~5_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[61]~5_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~8 .lut_mask = 16'hEEFA;
defparam \inst25|result~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[61]~9 (
// Equation(s):
// \inst25|result[61]~9_combout  = (\inst33|out[61]~5_combout  & (\inst11|$00000|auto_generated|result_node[61]~2_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[61]~5_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[61]~2_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[61]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[61]~9 .lut_mask = 16'h0088;
defparam \inst25|result[61]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[61]~10 (
// Equation(s):
// \inst25|result[61]~10_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~8_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[61]~9_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~8_combout ),
	.datab(\inst25|result[61]~9_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[61]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[61]~10 .lut_mask = 16'hA0CF;
defparam \inst25|result[61]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[61] (
// Equation(s):
// \inst25|result [61] = (\inst25|result[36]~0_combout  & (((\inst25|result[61]~10_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[61]~10_combout  & ((\inst25|Add0~122_combout ))) # (!\inst25|result[61]~10_combout  & 
// (\inst25|Add1~122_combout ))))

	.dataa(\inst25|Add1~122_combout ),
	.datab(\inst25|Add0~122_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[61]~10_combout ),
	.cin(gnd),
	.combout(\inst25|result [61]),
	.cout());
// synopsys translate_off
defparam \inst25|result[61] .lut_mask = 16'hFC0A;
defparam \inst25|result[61] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[61] (
	.clk(\clock~input_o ),
	.d(\inst25|result [61]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[61] .is_wysiwyg = "true";
defparam \inst8|MEMresult[61] .power_up = "low";
// synopsys translate_on

dffeas \inst41|WB_ALUOut[61] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [61]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[61] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[61] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[61]~2 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[61]~2_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a61~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [61])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datab(\inst41|WB_ALUOut [61]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[61]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[61]~2 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[61]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[74] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[61]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[74] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[74] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[61]~2_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_first_bit_number = 61;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_first_bit_number = 61;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a61 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~74 (
// Equation(s):
// \inst18|ARRAY~74_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [74])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a61~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [74]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a61~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~74 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~74 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[61] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[61] .is_wysiwyg = "true";
defparam \inst|EXRD2[61] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[61]~4 (
// Equation(s):
// \inst34|out[61]~4_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[61]~2_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [61])))))

	.dataa(\inst10|$00000|auto_generated|result_node[61]~2_combout ),
	.datab(\inst|EXRD2 [61]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[61]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[61]~4 .lut_mask = 16'h00AC;
defparam \inst34|out[61]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[61]~5 (
// Equation(s):
// \inst34|out[61]~5_combout  = (\inst34|out[61]~4_combout ) # ((\inst8|MEMresult [61] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[61]~4_combout ),
	.datab(\inst8|MEMresult [61]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[61]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[61]~5 .lut_mask = 16'hEAEA;
defparam \inst34|out[61]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[61]~2 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[61]~2_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[61]~5_combout )))

	.dataa(\inst|EXIMM [11]),
	.datab(\inst34|out[61]~5_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[61]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[61]~2 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[61]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~124 (
// Equation(s):
// \inst25|Add1~124_combout  = ((\inst11|$00000|auto_generated|result_node[62]~1_combout  $ (\inst33|out[62]~3_combout  $ (\inst25|Add1~123 )))) # (GND)
// \inst25|Add1~125  = CARRY((\inst11|$00000|auto_generated|result_node[62]~1_combout  & (\inst33|out[62]~3_combout  & !\inst25|Add1~123 )) # (!\inst11|$00000|auto_generated|result_node[62]~1_combout  & ((\inst33|out[62]~3_combout ) # (!\inst25|Add1~123 ))))

	.dataa(\inst11|$00000|auto_generated|result_node[62]~1_combout ),
	.datab(\inst33|out[62]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add1~123 ),
	.combout(\inst25|Add1~124_combout ),
	.cout(\inst25|Add1~125 ));
// synopsys translate_off
defparam \inst25|Add1~124 .lut_mask = 16'h964D;
defparam \inst25|Add1~124 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~124 (
// Equation(s):
// \inst25|Add0~124_combout  = ((\inst11|$00000|auto_generated|result_node[62]~1_combout  $ (\inst33|out[62]~3_combout  $ (!\inst25|Add0~123 )))) # (GND)
// \inst25|Add0~125  = CARRY((\inst11|$00000|auto_generated|result_node[62]~1_combout  & ((\inst33|out[62]~3_combout ) # (!\inst25|Add0~123 ))) # (!\inst11|$00000|auto_generated|result_node[62]~1_combout  & (\inst33|out[62]~3_combout  & !\inst25|Add0~123 )))

	.dataa(\inst11|$00000|auto_generated|result_node[62]~1_combout ),
	.datab(\inst33|out[62]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst25|Add0~123 ),
	.combout(\inst25|Add0~124_combout ),
	.cout(\inst25|Add0~125 ));
// synopsys translate_off
defparam \inst25|Add0~124 .lut_mask = 16'h698E;
defparam \inst25|Add0~124 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~5 (
// Equation(s):
// \inst25|result~5_combout  = (\inst33|out[62]~3_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [11])) # (!\inst|EXALUsrc~q  & ((\inst34|out[62]~3_combout ))))

	.dataa(\inst33|out[62]~3_combout ),
	.datab(\inst|EXIMM [11]),
	.datac(\inst34|out[62]~3_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~5 .lut_mask = 16'hEEFA;
defparam \inst25|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[62]~6 (
// Equation(s):
// \inst25|result[62]~6_combout  = (\inst33|out[62]~3_combout  & (\inst11|$00000|auto_generated|result_node[62]~1_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[62]~3_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[62]~1_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[62]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[62]~6 .lut_mask = 16'h0088;
defparam \inst25|result[62]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[62]~7 (
// Equation(s):
// \inst25|result[62]~7_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~5_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[62]~6_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~5_combout ),
	.datab(\inst25|result[62]~6_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[62]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[62]~7 .lut_mask = 16'hA0CF;
defparam \inst25|result[62]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[62] (
// Equation(s):
// \inst25|result [62] = (\inst25|result[36]~0_combout  & (((\inst25|result[62]~7_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[62]~7_combout  & ((\inst25|Add0~124_combout ))) # (!\inst25|result[62]~7_combout  & (\inst25|Add1~124_combout 
// ))))

	.dataa(\inst25|Add1~124_combout ),
	.datab(\inst25|Add0~124_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[62]~7_combout ),
	.cin(gnd),
	.combout(\inst25|result [62]),
	.cout());
// synopsys translate_off
defparam \inst25|result[62] .lut_mask = 16'hFC0A;
defparam \inst25|result[62] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[62] (
	.clk(\clock~input_o ),
	.d(\inst25|result [62]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[62] .is_wysiwyg = "true";
defparam \inst8|MEMresult[62] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~10 (
// Equation(s):
// \inst40|always1~10_combout  = (\inst8|MEMMW~q  & (!\inst8|MEMresult [63] & (!\inst8|MEMresult [62] & !\inst8|MEMresult [61])))

	.dataa(\inst8|MEMMW~q ),
	.datab(\inst8|MEMresult [63]),
	.datac(\inst8|MEMresult [62]),
	.datad(\inst8|MEMresult [61]),
	.cin(gnd),
	.combout(\inst40|always1~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~10 .lut_mask = 16'h0002;
defparam \inst40|always1~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~11 (
// Equation(s):
// \inst40|always1~11_combout  = (!\inst8|MEMresult [48] & (!\inst8|MEMresult [47] & (!\inst8|MEMresult [46] & !\inst8|MEMresult [45])))

	.dataa(\inst8|MEMresult [48]),
	.datab(\inst8|MEMresult [47]),
	.datac(\inst8|MEMresult [46]),
	.datad(\inst8|MEMresult [45]),
	.cin(gnd),
	.combout(\inst40|always1~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~11 .lut_mask = 16'h0001;
defparam \inst40|always1~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~12 (
// Equation(s):
// \inst40|always1~12_combout  = (!\inst8|MEMresult [52] & (!\inst8|MEMresult [51] & (!\inst8|MEMresult [50] & !\inst8|MEMresult [49])))

	.dataa(\inst8|MEMresult [52]),
	.datab(\inst8|MEMresult [51]),
	.datac(\inst8|MEMresult [50]),
	.datad(\inst8|MEMresult [49]),
	.cin(gnd),
	.combout(\inst40|always1~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~12 .lut_mask = 16'h0001;
defparam \inst40|always1~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~13 (
// Equation(s):
// \inst40|always1~13_combout  = (!\inst8|MEMresult [56] & (!\inst8|MEMresult [55] & (!\inst8|MEMresult [54] & !\inst8|MEMresult [53])))

	.dataa(\inst8|MEMresult [56]),
	.datab(\inst8|MEMresult [55]),
	.datac(\inst8|MEMresult [54]),
	.datad(\inst8|MEMresult [53]),
	.cin(gnd),
	.combout(\inst40|always1~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~13 .lut_mask = 16'h0001;
defparam \inst40|always1~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~14 (
// Equation(s):
// \inst40|always1~14_combout  = (!\inst8|MEMresult [60] & (!\inst8|MEMresult [59] & (!\inst8|MEMresult [58] & !\inst8|MEMresult [57])))

	.dataa(\inst8|MEMresult [60]),
	.datab(\inst8|MEMresult [59]),
	.datac(\inst8|MEMresult [58]),
	.datad(\inst8|MEMresult [57]),
	.cin(gnd),
	.combout(\inst40|always1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~14 .lut_mask = 16'h0001;
defparam \inst40|always1~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~15 (
// Equation(s):
// \inst40|always1~15_combout  = (\inst40|always1~11_combout  & (\inst40|always1~12_combout  & (\inst40|always1~13_combout  & \inst40|always1~14_combout )))

	.dataa(\inst40|always1~11_combout ),
	.datab(\inst40|always1~12_combout ),
	.datac(\inst40|always1~13_combout ),
	.datad(\inst40|always1~14_combout ),
	.cin(gnd),
	.combout(\inst40|always1~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~15 .lut_mask = 16'h8000;
defparam \inst40|always1~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst40|always1~16 (
// Equation(s):
// \inst40|always1~16_combout  = (\inst40|always1~4_combout  & (\inst40|always1~9_combout  & (\inst40|always1~10_combout  & \inst40|always1~15_combout )))

	.dataa(\inst40|always1~4_combout ),
	.datab(\inst40|always1~9_combout ),
	.datac(\inst40|always1~10_combout ),
	.datad(\inst40|always1~15_combout ),
	.cin(gnd),
	.combout(\inst40|always1~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst40|always1~16 .lut_mask = 16'h8000;
defparam \inst40|always1~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMRD2[63] (
	.clk(\clock~input_o ),
	.d(\inst34|out[63]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMRD2 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMRD2[63] .is_wysiwyg = "true";
defparam \inst8|MEMRD2[63] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\inst40|always1~16_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst8|MEMRD2 [63]}),
	.portaaddr({\inst8|MEMresult [8],\inst8|MEMresult [7],\inst8|MEMresult [6],\inst8|MEMresult [5],\inst8|MEMresult [4],\inst8|MEMresult [3]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst40|mem_array_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .init_file = "db/top_level_KMC.ram0_mem32_6a14b0cf.hdl.mif";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "mem32:inst40|altsyncram:mem_array_rtl_0|altsyncram_vad1:auto_generated|ALTSYNCRAM";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 63;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 64;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "old_data";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 6;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst40|mem_array_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 64'h0000000000000000;
// synopsys translate_on

dffeas \inst41|WB_ALUOut[63] (
	.clk(\clock~input_o ),
	.d(\inst8|MEMresult [63]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst41|WB_ALUOut [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst41|WB_ALUOut[63] .is_wysiwyg = "true";
defparam \inst41|WB_ALUOut[63] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst10|$00000|auto_generated|result_node[63]~0 (
// Equation(s):
// \inst10|$00000|auto_generated|result_node[63]~0_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & (\inst40|mem_array_rtl_0|auto_generated|ram_block1a63~portadataout )) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout  & ((\inst41|WB_ALUOut [63])))

	.dataa(\inst40|mem_array_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datab(\inst41|WB_ALUOut [63]),
	.datac(gnd),
	.datad(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a0~portbdataout ),
	.cin(gnd),
	.combout(\inst10|$00000|auto_generated|result_node[63]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|$00000|auto_generated|result_node[63]~0 .lut_mask = 16'hAACC;
defparam \inst10|$00000|auto_generated|result_node[63]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_1_bypass[76] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[63]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_1_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1_bypass[76] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_1_bypass[76] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[63]~0_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [24],\inst36|IDinstr [23],\inst36|IDinstr [22],\inst36|IDinstr [21],\inst36|IDinstr [20]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_1|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_first_bit_number = 63;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_first_bit_number = 63;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_1|auto_generated|ram_block1a63 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~72 (
// Equation(s):
// \inst18|ARRAY~72_combout  = (\inst18|ARRAY~71_combout  & (\inst18|ARRAY_rtl_1_bypass [76])) # (!\inst18|ARRAY~71_combout  & ((\inst18|ARRAY_rtl_1|auto_generated|ram_block1a63~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_1_bypass [76]),
	.datab(\inst18|ARRAY_rtl_1|auto_generated|ram_block1a63~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~71_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~72 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~72 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD2[63] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD2 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD2[63] .is_wysiwyg = "true";
defparam \inst|EXRD2[63] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[63]~0 (
// Equation(s):
// \inst34|out[63]~0_combout  = (!\inst32|ForwardB [1] & ((\inst32|always0~9_combout  & (\inst10|$00000|auto_generated|result_node[63]~0_combout )) # (!\inst32|always0~9_combout  & ((\inst|EXRD2 [63])))))

	.dataa(\inst10|$00000|auto_generated|result_node[63]~0_combout ),
	.datab(\inst|EXRD2 [63]),
	.datac(\inst32|always0~9_combout ),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst34|out[63]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[63]~0 .lut_mask = 16'h00AC;
defparam \inst34|out[63]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst34|out[63]~1 (
// Equation(s):
// \inst34|out[63]~1_combout  = (\inst34|out[63]~0_combout ) # ((\inst8|MEMresult [63] & \inst32|ForwardB [1]))

	.dataa(\inst34|out[63]~0_combout ),
	.datab(\inst8|MEMresult [63]),
	.datac(\inst32|ForwardB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|out[63]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|out[63]~1 .lut_mask = 16'hEAEA;
defparam \inst34|out[63]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst11|$00000|auto_generated|result_node[63]~0 (
// Equation(s):
// \inst11|$00000|auto_generated|result_node[63]~0_combout  = (\inst|EXALUsrc~q  & (\inst|EXIMM [63])) # (!\inst|EXALUsrc~q  & ((\inst34|out[63]~1_combout )))

	.dataa(\inst|EXIMM [63]),
	.datab(\inst34|out[63]~1_combout ),
	.datac(gnd),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst11|$00000|auto_generated|result_node[63]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst11|$00000|auto_generated|result_node[63]~0 .lut_mask = 16'hAACC;
defparam \inst11|$00000|auto_generated|result_node[63]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst18|ARRAY_rtl_0_bypass[76] (
	.clk(!\clock~input_o ),
	.d(\inst10|$00000|auto_generated|result_node[63]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|ARRAY_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \inst18|ARRAY_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\inst41|WB_RegWrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clock~input_o ),
	.clk1(!\clock~input_o ),
	.ena0(\inst41|WB_RegWrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst10|$00000|auto_generated|result_node[63]~0_combout }),
	.portaaddr({\inst41|WB_RegRd [4],\inst41|WB_RegRd [3],\inst41|WB_RegRd [2],\inst41|WB_RegRd [1],\inst41|WB_RegRd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst36|IDinstr [19],\inst36|IDinstr [18],\inst36|IDinstr [17],\inst36|IDinstr [16],\inst36|IDinstr [15]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .init_file = "db/top_level_KMC.ram0_reg_file_c5668544.hdl.mif";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_b";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "reg_file:inst18|altsyncram:ARRAY_rtl_0|altsyncram_rkh1:auto_generated|ALTSYNCRAM";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 63;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 5;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 63;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 31;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 64;
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst18|ARRAY_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 32'h00000000;
// synopsys translate_on

cycloneive_lcell_comb \inst18|ARRAY~4 (
// Equation(s):
// \inst18|ARRAY~4_combout  = (\inst18|ARRAY~3_combout  & (\inst18|ARRAY_rtl_0_bypass [76])) # (!\inst18|ARRAY~3_combout  & ((\inst18|ARRAY_rtl_0|auto_generated|ram_block1a63~portbdataout )))

	.dataa(\inst18|ARRAY_rtl_0_bypass [76]),
	.datab(\inst18|ARRAY_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datac(gnd),
	.datad(\inst18|ARRAY~3_combout ),
	.cin(gnd),
	.combout(\inst18|ARRAY~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst18|ARRAY~4 .lut_mask = 16'hAACC;
defparam \inst18|ARRAY~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst|EXRD1[63] (
	.clk(\clock~input_o ),
	.d(\inst18|ARRAY~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXRD1 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXRD1[63] .is_wysiwyg = "true";
defparam \inst|EXRD1[63] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[63]~0 (
// Equation(s):
// \inst33|out[63]~0_combout  = (!\inst32|ForwardA [1] & ((\inst32|always0~5_combout  & (\inst10|$00000|auto_generated|result_node[63]~0_combout )) # (!\inst32|always0~5_combout  & ((\inst|EXRD1 [63])))))

	.dataa(\inst10|$00000|auto_generated|result_node[63]~0_combout ),
	.datab(\inst|EXRD1 [63]),
	.datac(\inst32|always0~5_combout ),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst33|out[63]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[63]~0 .lut_mask = 16'h00AC;
defparam \inst33|out[63]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst33|out[63]~1 (
// Equation(s):
// \inst33|out[63]~1_combout  = (\inst33|out[63]~0_combout ) # ((\inst8|MEMresult [63] & \inst32|ForwardA [1]))

	.dataa(\inst33|out[63]~0_combout ),
	.datab(\inst8|MEMresult [63]),
	.datac(\inst32|ForwardA [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|out[63]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|out[63]~1 .lut_mask = 16'hEAEA;
defparam \inst33|out[63]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add1~126 (
// Equation(s):
// \inst25|Add1~126_combout  = \inst11|$00000|auto_generated|result_node[63]~0_combout  $ (\inst33|out[63]~1_combout  $ (!\inst25|Add1~125 ))

	.dataa(\inst11|$00000|auto_generated|result_node[63]~0_combout ),
	.datab(\inst33|out[63]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst25|Add1~125 ),
	.combout(\inst25|Add1~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Add1~126 .lut_mask = 16'h6969;
defparam \inst25|Add1~126 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Add0~126 (
// Equation(s):
// \inst25|Add0~126_combout  = \inst11|$00000|auto_generated|result_node[63]~0_combout  $ (\inst33|out[63]~1_combout  $ (\inst25|Add0~125 ))

	.dataa(\inst11|$00000|auto_generated|result_node[63]~0_combout ),
	.datab(\inst33|out[63]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst25|Add0~125 ),
	.combout(\inst25|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Add0~126 .lut_mask = 16'h9696;
defparam \inst25|Add0~126 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result~1 (
// Equation(s):
// \inst25|result~1_combout  = (\inst33|out[63]~1_combout ) # ((\inst|EXALUsrc~q  & (\inst|EXIMM [63])) # (!\inst|EXALUsrc~q  & ((\inst34|out[63]~1_combout ))))

	.dataa(\inst33|out[63]~1_combout ),
	.datab(\inst|EXIMM [63]),
	.datac(\inst34|out[63]~1_combout ),
	.datad(\inst|EXALUsrc~q ),
	.cin(gnd),
	.combout(\inst25|result~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result~1 .lut_mask = 16'hEEFA;
defparam \inst25|result~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[63]~2 (
// Equation(s):
// \inst25|result[63]~2_combout  = (\inst33|out[63]~1_combout  & (\inst11|$00000|auto_generated|result_node[63]~0_combout  & !\inst26|ALUOperation[2]~1_combout ))

	.dataa(\inst33|out[63]~1_combout ),
	.datab(\inst11|$00000|auto_generated|result_node[63]~0_combout ),
	.datac(gnd),
	.datad(\inst26|ALUOperation[2]~1_combout ),
	.cin(gnd),
	.combout(\inst25|result[63]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[63]~2 .lut_mask = 16'h0088;
defparam \inst25|result[63]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[63]~4 (
// Equation(s):
// \inst25|result[63]~4_combout  = (\inst25|result[36]~0_combout  & ((\inst25|result[36]~3_combout  & (\inst25|result~1_combout )) # (!\inst25|result[36]~3_combout  & ((\inst25|result[63]~2_combout ))))) # (!\inst25|result[36]~0_combout  & 
// (((!\inst25|result[36]~3_combout ))))

	.dataa(\inst25|result~1_combout ),
	.datab(\inst25|result[63]~2_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[36]~3_combout ),
	.cin(gnd),
	.combout(\inst25|result[63]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|result[63]~4 .lut_mask = 16'hA0CF;
defparam \inst25|result[63]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|result[63] (
// Equation(s):
// \inst25|result [63] = (\inst25|result[36]~0_combout  & (((\inst25|result[63]~4_combout )))) # (!\inst25|result[36]~0_combout  & ((\inst25|result[63]~4_combout  & ((\inst25|Add0~126_combout ))) # (!\inst25|result[63]~4_combout  & (\inst25|Add1~126_combout 
// ))))

	.dataa(\inst25|Add1~126_combout ),
	.datab(\inst25|Add0~126_combout ),
	.datac(\inst25|result[36]~0_combout ),
	.datad(\inst25|result[63]~4_combout ),
	.cin(gnd),
	.combout(\inst25|result [63]),
	.cout());
// synopsys translate_off
defparam \inst25|result[63] .lut_mask = 16'hFC0A;
defparam \inst25|result[63] .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMresult[63] (
	.clk(\clock~input_o ),
	.d(\inst25|result [63]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMresult [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMresult[63] .is_wysiwyg = "true";
defparam \inst8|MEMresult[63] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [63]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_first_bit_number = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_first_bit_number = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1 .ram_block_type = "M9K";
// synopsys translate_on

dffeas \inst8|MEMIMM[11] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[11] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[11] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[10] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[10] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[10] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[9] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[9] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[9] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[8] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[8] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[8] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[7] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[7] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[7] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[6] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[6] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[6] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[5] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[5] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[5] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[4] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[4] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[4] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[3] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[3] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[3] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[2] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[2] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[2] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[1] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[1] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[1] .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMIMM[0] (
	.clk(\clock~input_o ),
	.d(\inst|EXIMM [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMIMM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMIMM[0] .is_wysiwyg = "true";
defparam \inst8|MEMIMM[0] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[1]~0 (
// Equation(s):
// \inst35|result[1]~0_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout  & (\inst8|MEMIMM [0] $ (VCC))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout  & (\inst8|MEMIMM [0] & VCC))
// \inst35|result[1]~1  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout  & \inst8|MEMIMM [0]))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout ),
	.datab(\inst8|MEMIMM [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst35|result[1]~0_combout ),
	.cout(\inst35|result[1]~1 ));
// synopsys translate_off
defparam \inst35|result[1]~0 .lut_mask = 16'h6688;
defparam \inst35|result[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[1]~input (
	.i(CONSTANT_4[1]),
	.ibar(gnd),
	.o(\CONSTANT_4[1]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[1]~input .bus_hold = "false";
defparam \CONSTANT_4[1]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[0]~input (
	.i(CONSTANT_4[0]),
	.ibar(gnd),
	.o(\CONSTANT_4[0]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[0]~input .bus_hold = "false";
defparam \CONSTANT_4[0]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[0]~0 (
// Equation(s):
// \inst1|result[0]~0_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64~portbdataout  & (\CONSTANT_4[0]~input_o  $ (VCC))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64~portbdataout  & (\CONSTANT_4[0]~input_o  & VCC))
// \inst1|result[0]~1  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64~portbdataout  & \CONSTANT_4[0]~input_o ))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64~portbdataout ),
	.datab(\CONSTANT_4[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|result[0]~0_combout ),
	.cout(\inst1|result[0]~1 ));
// synopsys translate_off
defparam \inst1|result[0]~0 .lut_mask = 16'h6688;
defparam \inst1|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~0 (
// Equation(s):
// \inst25|Equal4~0_combout  = (!\inst25|result [57] & (!\inst25|result [56] & (!\inst25|result [55] & !\inst25|result [54])))

	.dataa(\inst25|result [57]),
	.datab(\inst25|result [56]),
	.datac(\inst25|result [55]),
	.datad(\inst25|result [54]),
	.cin(gnd),
	.combout(\inst25|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~0 .lut_mask = 16'h0001;
defparam \inst25|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~1 (
// Equation(s):
// \inst25|Equal4~1_combout  = (!\inst25|result [36] & (!\inst25|result [29] & (!\inst25|result [28] & !\inst25|result [27])))

	.dataa(\inst25|result [36]),
	.datab(\inst25|result [29]),
	.datac(\inst25|result [28]),
	.datad(\inst25|result [27]),
	.cin(gnd),
	.combout(\inst25|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~1 .lut_mask = 16'h0001;
defparam \inst25|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~2 (
// Equation(s):
// \inst25|Equal4~2_combout  = (!\inst25|result [26] & (!\inst25|result [25] & (!\inst25|result [24] & !\inst25|result [23])))

	.dataa(\inst25|result [26]),
	.datab(\inst25|result [25]),
	.datac(\inst25|result [24]),
	.datad(\inst25|result [23]),
	.cin(gnd),
	.combout(\inst25|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~2 .lut_mask = 16'h0001;
defparam \inst25|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~3 (
// Equation(s):
// \inst25|Equal4~3_combout  = (!\inst25|result [22] & (!\inst25|result [21] & (!\inst25|result [20] & !\inst25|result [19])))

	.dataa(\inst25|result [22]),
	.datab(\inst25|result [21]),
	.datac(\inst25|result [20]),
	.datad(\inst25|result [19]),
	.cin(gnd),
	.combout(\inst25|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~3 .lut_mask = 16'h0001;
defparam \inst25|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~4 (
// Equation(s):
// \inst25|Equal4~4_combout  = (!\inst25|result [18] & (!\inst25|result [17] & (!\inst25|result [16] & !\inst25|result [15])))

	.dataa(\inst25|result [18]),
	.datab(\inst25|result [17]),
	.datac(\inst25|result [16]),
	.datad(\inst25|result [15]),
	.cin(gnd),
	.combout(\inst25|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~4 .lut_mask = 16'h0001;
defparam \inst25|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~5 (
// Equation(s):
// \inst25|Equal4~5_combout  = (\inst25|Equal4~1_combout  & (\inst25|Equal4~2_combout  & (\inst25|Equal4~3_combout  & \inst25|Equal4~4_combout )))

	.dataa(\inst25|Equal4~1_combout ),
	.datab(\inst25|Equal4~2_combout ),
	.datac(\inst25|Equal4~3_combout ),
	.datad(\inst25|Equal4~4_combout ),
	.cin(gnd),
	.combout(\inst25|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~5 .lut_mask = 16'h8000;
defparam \inst25|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~6 (
// Equation(s):
// \inst25|Equal4~6_combout  = (!\inst25|result [14] & (!\inst25|result [13] & (!\inst25|result [12] & !\inst25|result [11])))

	.dataa(\inst25|result [14]),
	.datab(\inst25|result [13]),
	.datac(\inst25|result [12]),
	.datad(\inst25|result [11]),
	.cin(gnd),
	.combout(\inst25|Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~6 .lut_mask = 16'h0001;
defparam \inst25|Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~7 (
// Equation(s):
// \inst25|Equal4~7_combout  = (!\inst25|result [10] & (!\inst25|result [9] & (!\inst25|result [8] & !\inst25|result [7])))

	.dataa(\inst25|result [10]),
	.datab(\inst25|result [9]),
	.datac(\inst25|result [8]),
	.datad(\inst25|result [7]),
	.cin(gnd),
	.combout(\inst25|Equal4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~7 .lut_mask = 16'h0001;
defparam \inst25|Equal4~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~8 (
// Equation(s):
// \inst25|Equal4~8_combout  = (!\inst25|result [35] & (!\inst25|result [6] & (!\inst25|result[5]~178_combout  & !\inst25|result [4])))

	.dataa(\inst25|result [35]),
	.datab(\inst25|result [6]),
	.datac(\inst25|result[5]~178_combout ),
	.datad(\inst25|result [4]),
	.cin(gnd),
	.combout(\inst25|Equal4~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~8 .lut_mask = 16'h0001;
defparam \inst25|Equal4~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~9 (
// Equation(s):
// \inst25|Equal4~9_combout  = (!\inst25|result [3] & (!\inst25|result [2] & (!\inst25|result [1] & !\inst25|result [0])))

	.dataa(\inst25|result [3]),
	.datab(\inst25|result [2]),
	.datac(\inst25|result [1]),
	.datad(\inst25|result [0]),
	.cin(gnd),
	.combout(\inst25|Equal4~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~9 .lut_mask = 16'h0001;
defparam \inst25|Equal4~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~10 (
// Equation(s):
// \inst25|Equal4~10_combout  = (\inst25|Equal4~6_combout  & (\inst25|Equal4~7_combout  & (\inst25|Equal4~8_combout  & \inst25|Equal4~9_combout )))

	.dataa(\inst25|Equal4~6_combout ),
	.datab(\inst25|Equal4~7_combout ),
	.datac(\inst25|Equal4~8_combout ),
	.datad(\inst25|Equal4~9_combout ),
	.cin(gnd),
	.combout(\inst25|Equal4~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~10 .lut_mask = 16'h8000;
defparam \inst25|Equal4~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~11 (
// Equation(s):
// \inst25|Equal4~11_combout  = (!\inst25|result [39] & (!\inst25|result [34] & (!\inst25|result [33] & !\inst25|result [32])))

	.dataa(\inst25|result [39]),
	.datab(\inst25|result [34]),
	.datac(\inst25|result [33]),
	.datad(\inst25|result [32]),
	.cin(gnd),
	.combout(\inst25|Equal4~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~11 .lut_mask = 16'h0001;
defparam \inst25|Equal4~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~12 (
// Equation(s):
// \inst25|Equal4~12_combout  = (!\inst25|result [43] & (!\inst25|result [42] & (!\inst25|result [41] & !\inst25|result [40])))

	.dataa(\inst25|result [43]),
	.datab(\inst25|result [42]),
	.datac(\inst25|result [41]),
	.datad(\inst25|result [40]),
	.cin(gnd),
	.combout(\inst25|Equal4~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~12 .lut_mask = 16'h0001;
defparam \inst25|Equal4~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~13 (
// Equation(s):
// \inst25|Equal4~13_combout  = (!\inst25|result [46] & (!\inst25|result [45] & (!\inst25|result [44] & !\inst25|result [38])))

	.dataa(\inst25|result [46]),
	.datab(\inst25|result [45]),
	.datac(\inst25|result [44]),
	.datad(\inst25|result [38]),
	.cin(gnd),
	.combout(\inst25|Equal4~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~13 .lut_mask = 16'h0001;
defparam \inst25|Equal4~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~14 (
// Equation(s):
// \inst25|Equal4~14_combout  = (!\inst25|result [50] & (!\inst25|result [49] & (!\inst25|result [48] & !\inst25|result [47])))

	.dataa(\inst25|result [50]),
	.datab(\inst25|result [49]),
	.datac(\inst25|result [48]),
	.datad(\inst25|result [47]),
	.cin(gnd),
	.combout(\inst25|Equal4~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~14 .lut_mask = 16'h0001;
defparam \inst25|Equal4~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~15 (
// Equation(s):
// \inst25|Equal4~15_combout  = (\inst25|Equal4~11_combout  & (\inst25|Equal4~12_combout  & (\inst25|Equal4~13_combout  & \inst25|Equal4~14_combout )))

	.dataa(\inst25|Equal4~11_combout ),
	.datab(\inst25|Equal4~12_combout ),
	.datac(\inst25|Equal4~13_combout ),
	.datad(\inst25|Equal4~14_combout ),
	.cin(gnd),
	.combout(\inst25|Equal4~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~15 .lut_mask = 16'h8000;
defparam \inst25|Equal4~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~16 (
// Equation(s):
// \inst25|Equal4~16_combout  = (!\inst25|result [53] & (!\inst25|result [52] & (!\inst25|result [51] & !\inst25|result [31])))

	.dataa(\inst25|result [53]),
	.datab(\inst25|result [52]),
	.datac(\inst25|result [51]),
	.datad(\inst25|result [31]),
	.cin(gnd),
	.combout(\inst25|Equal4~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~16 .lut_mask = 16'h0001;
defparam \inst25|Equal4~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~17 (
// Equation(s):
// \inst25|Equal4~17_combout  = (\inst25|Equal4~15_combout  & (\inst25|Equal4~16_combout  & (!\inst25|result [37] & !\inst25|result [30])))

	.dataa(\inst25|Equal4~15_combout ),
	.datab(\inst25|Equal4~16_combout ),
	.datac(\inst25|result [37]),
	.datad(\inst25|result [30]),
	.cin(gnd),
	.combout(\inst25|Equal4~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~17 .lut_mask = 16'h0008;
defparam \inst25|Equal4~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~18 (
// Equation(s):
// \inst25|Equal4~18_combout  = (\inst25|Equal4~5_combout  & (\inst25|Equal4~10_combout  & (!\inst25|result [58] & \inst25|Equal4~17_combout )))

	.dataa(\inst25|Equal4~5_combout ),
	.datab(\inst25|Equal4~10_combout ),
	.datac(\inst25|result [58]),
	.datad(\inst25|Equal4~17_combout ),
	.cin(gnd),
	.combout(\inst25|Equal4~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~18 .lut_mask = 16'h0800;
defparam \inst25|Equal4~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~19 (
// Equation(s):
// \inst25|Equal4~19_combout  = (\inst25|Equal4~0_combout  & (!\inst25|result [60] & (!\inst25|result [59] & \inst25|Equal4~18_combout )))

	.dataa(\inst25|Equal4~0_combout ),
	.datab(\inst25|result [60]),
	.datac(\inst25|result [59]),
	.datad(\inst25|Equal4~18_combout ),
	.cin(gnd),
	.combout(\inst25|Equal4~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~19 .lut_mask = 16'h0200;
defparam \inst25|Equal4~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst25|Equal4~20 (
// Equation(s):
// \inst25|Equal4~20_combout  = (!\inst25|result [63] & (!\inst25|result [62] & (!\inst25|result [61] & \inst25|Equal4~19_combout )))

	.dataa(\inst25|result [63]),
	.datab(\inst25|result [62]),
	.datac(\inst25|result [61]),
	.datad(\inst25|Equal4~19_combout ),
	.cin(gnd),
	.combout(\inst25|Equal4~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst25|Equal4~20 .lut_mask = 16'h0100;
defparam \inst25|Equal4~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst8|MEMzero (
	.clk(\clock~input_o ),
	.d(\inst25|Equal4~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMzero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMzero .is_wysiwyg = "true";
defparam \inst8|MEMzero .power_up = "low";
// synopsys translate_on

dffeas \inst|EXBranch (
	.clk(\clock~input_o ),
	.d(\inst6|ALUOp [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|EXBranch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|EXBranch .is_wysiwyg = "true";
defparam \inst|EXBranch .power_up = "low";
// synopsys translate_on

dffeas \inst8|MEMBranch (
	.clk(\clock~input_o ),
	.d(\inst|EXBranch~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|MEMBranch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|MEMBranch .is_wysiwyg = "true";
defparam \inst8|MEMBranch .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~63 (
// Equation(s):
// \inst1|Add0~63_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64~portbdataout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[0]~0_combout ))))) # (!\inst8|MEMzero~q  & 
// (((\inst1|result[0]~0_combout ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64~portbdataout ),
	.datab(\inst1|result[0]~0_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~63 .lut_mask = 16'hACCC;
defparam \inst1|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[0] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[0] .is_wysiwyg = "true";
defparam \inst5|OldValue[0] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [0]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_first_bit_number = 64;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_first_bit_number = 64;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a64 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[1]~2 (
// Equation(s):
// \inst1|result[1]~2_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout  & ((\CONSTANT_4[1]~input_o  & (\inst1|result[0]~1  & VCC)) # (!\CONSTANT_4[1]~input_o  & (!\inst1|result[0]~1 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout  & ((\CONSTANT_4[1]~input_o  & (!\inst1|result[0]~1 )) # (!\CONSTANT_4[1]~input_o  & ((\inst1|result[0]~1 ) # (GND)))))
// \inst1|result[1]~3  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout  & (!\CONSTANT_4[1]~input_o  & !\inst1|result[0]~1 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout  & ((!\inst1|result[0]~1 
// ) # (!\CONSTANT_4[1]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63~portbdataout ),
	.datab(\CONSTANT_4[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[0]~1 ),
	.combout(\inst1|result[1]~2_combout ),
	.cout(\inst1|result[1]~3 ));
// synopsys translate_off
defparam \inst1|result[1]~2 .lut_mask = 16'h9617;
defparam \inst1|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~62 (
// Equation(s):
// \inst1|Add0~62_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[1]~0_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[1]~2_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[1]~2_combout ))))

	.dataa(\inst35|result[1]~0_combout ),
	.datab(\inst1|result[1]~2_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~62 .lut_mask = 16'hACCC;
defparam \inst1|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[1] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[1] .is_wysiwyg = "true";
defparam \inst5|OldValue[1] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [1]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_first_bit_number = 63;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_first_bit_number = 63;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a63 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[2]~2 (
// Equation(s):
// \inst35|result[2]~2_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout  & ((\inst8|MEMIMM [1] & (\inst35|result[1]~1  & VCC)) # (!\inst8|MEMIMM [1] & (!\inst35|result[1]~1 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout  & ((\inst8|MEMIMM [1] & (!\inst35|result[1]~1 )) # (!\inst8|MEMIMM [1] & ((\inst35|result[1]~1 ) # (GND)))))
// \inst35|result[2]~3  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout  & (!\inst8|MEMIMM [1] & !\inst35|result[1]~1 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout  & ((!\inst35|result[1]~1 ) 
// # (!\inst8|MEMIMM [1]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout ),
	.datab(\inst8|MEMIMM [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[1]~1 ),
	.combout(\inst35|result[2]~2_combout ),
	.cout(\inst35|result[2]~3 ));
// synopsys translate_off
defparam \inst35|result[2]~2 .lut_mask = 16'h9617;
defparam \inst35|result[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[2]~input (
	.i(CONSTANT_4[2]),
	.ibar(gnd),
	.o(\CONSTANT_4[2]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[2]~input .bus_hold = "false";
defparam \CONSTANT_4[2]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[2]~4 (
// Equation(s):
// \inst1|result[2]~4_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout  $ (\CONSTANT_4[2]~input_o  $ (!\inst1|result[1]~3 )))) # (GND)
// \inst1|result[2]~5  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout  & ((\CONSTANT_4[2]~input_o ) # (!\inst1|result[1]~3 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout  & 
// (\CONSTANT_4[2]~input_o  & !\inst1|result[1]~3 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62~portbdataout ),
	.datab(\CONSTANT_4[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[1]~3 ),
	.combout(\inst1|result[2]~4_combout ),
	.cout(\inst1|result[2]~5 ));
// synopsys translate_off
defparam \inst1|result[2]~4 .lut_mask = 16'h698E;
defparam \inst1|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~61 (
// Equation(s):
// \inst1|Add0~61_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[2]~2_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[2]~4_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[2]~4_combout ))))

	.dataa(\inst35|result[2]~2_combout ),
	.datab(\inst1|result[2]~4_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~61 .lut_mask = 16'hACCC;
defparam \inst1|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[2] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[2] .is_wysiwyg = "true";
defparam \inst5|OldValue[2] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [2]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_first_bit_number = 62;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_first_bit_number = 62;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a62 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[3]~4 (
// Equation(s):
// \inst35|result[3]~4_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout  $ (\inst8|MEMIMM [2] $ (!\inst35|result[2]~3 )))) # (GND)
// \inst35|result[3]~5  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout  & ((\inst8|MEMIMM [2]) # (!\inst35|result[2]~3 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout  & (\inst8|MEMIMM [2] & 
// !\inst35|result[2]~3 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout ),
	.datab(\inst8|MEMIMM [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[2]~3 ),
	.combout(\inst35|result[3]~4_combout ),
	.cout(\inst35|result[3]~5 ));
// synopsys translate_off
defparam \inst35|result[3]~4 .lut_mask = 16'h698E;
defparam \inst35|result[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[3]~input (
	.i(CONSTANT_4[3]),
	.ibar(gnd),
	.o(\CONSTANT_4[3]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[3]~input .bus_hold = "false";
defparam \CONSTANT_4[3]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[3]~6 (
// Equation(s):
// \inst1|result[3]~6_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout  & ((\CONSTANT_4[3]~input_o  & (\inst1|result[2]~5  & VCC)) # (!\CONSTANT_4[3]~input_o  & (!\inst1|result[2]~5 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout  & ((\CONSTANT_4[3]~input_o  & (!\inst1|result[2]~5 )) # (!\CONSTANT_4[3]~input_o  & ((\inst1|result[2]~5 ) # (GND)))))
// \inst1|result[3]~7  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout  & (!\CONSTANT_4[3]~input_o  & !\inst1|result[2]~5 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout  & ((!\inst1|result[2]~5 
// ) # (!\CONSTANT_4[3]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61~portbdataout ),
	.datab(\CONSTANT_4[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[2]~5 ),
	.combout(\inst1|result[3]~6_combout ),
	.cout(\inst1|result[3]~7 ));
// synopsys translate_off
defparam \inst1|result[3]~6 .lut_mask = 16'h9617;
defparam \inst1|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~60 (
// Equation(s):
// \inst1|Add0~60_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[3]~4_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[3]~6_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[3]~6_combout ))))

	.dataa(\inst35|result[3]~4_combout ),
	.datab(\inst1|result[3]~6_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~60 .lut_mask = 16'hACCC;
defparam \inst1|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[3] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[3] .is_wysiwyg = "true";
defparam \inst5|OldValue[3] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [3]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_first_bit_number = 61;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_first_bit_number = 61;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a61 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[4]~6 (
// Equation(s):
// \inst35|result[4]~6_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout  & ((\inst8|MEMIMM [3] & (\inst35|result[3]~5  & VCC)) # (!\inst8|MEMIMM [3] & (!\inst35|result[3]~5 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout  & ((\inst8|MEMIMM [3] & (!\inst35|result[3]~5 )) # (!\inst8|MEMIMM [3] & ((\inst35|result[3]~5 ) # (GND)))))
// \inst35|result[4]~7  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout  & (!\inst8|MEMIMM [3] & !\inst35|result[3]~5 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout  & ((!\inst35|result[3]~5 ) 
// # (!\inst8|MEMIMM [3]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout ),
	.datab(\inst8|MEMIMM [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[3]~5 ),
	.combout(\inst35|result[4]~6_combout ),
	.cout(\inst35|result[4]~7 ));
// synopsys translate_off
defparam \inst35|result[4]~6 .lut_mask = 16'h9617;
defparam \inst35|result[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[4]~input (
	.i(CONSTANT_4[4]),
	.ibar(gnd),
	.o(\CONSTANT_4[4]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[4]~input .bus_hold = "false";
defparam \CONSTANT_4[4]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[4]~8 (
// Equation(s):
// \inst1|result[4]~8_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout  $ (\CONSTANT_4[4]~input_o  $ (!\inst1|result[3]~7 )))) # (GND)
// \inst1|result[4]~9  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout  & ((\CONSTANT_4[4]~input_o ) # (!\inst1|result[3]~7 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout  & 
// (\CONSTANT_4[4]~input_o  & !\inst1|result[3]~7 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60~portbdataout ),
	.datab(\CONSTANT_4[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[3]~7 ),
	.combout(\inst1|result[4]~8_combout ),
	.cout(\inst1|result[4]~9 ));
// synopsys translate_off
defparam \inst1|result[4]~8 .lut_mask = 16'h698E;
defparam \inst1|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~59 (
// Equation(s):
// \inst1|Add0~59_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[4]~6_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[4]~8_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[4]~8_combout ))))

	.dataa(\inst35|result[4]~6_combout ),
	.datab(\inst1|result[4]~8_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~59 .lut_mask = 16'hACCC;
defparam \inst1|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[4] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[4] .is_wysiwyg = "true";
defparam \inst5|OldValue[4] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [4]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_first_bit_number = 60;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_first_bit_number = 60;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a60 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[5]~8 (
// Equation(s):
// \inst35|result[5]~8_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout  $ (\inst8|MEMIMM [4] $ (!\inst35|result[4]~7 )))) # (GND)
// \inst35|result[5]~9  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout  & ((\inst8|MEMIMM [4]) # (!\inst35|result[4]~7 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout  & (\inst8|MEMIMM [4] & 
// !\inst35|result[4]~7 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout ),
	.datab(\inst8|MEMIMM [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[4]~7 ),
	.combout(\inst35|result[5]~8_combout ),
	.cout(\inst35|result[5]~9 ));
// synopsys translate_off
defparam \inst35|result[5]~8 .lut_mask = 16'h698E;
defparam \inst35|result[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[5]~input (
	.i(CONSTANT_4[5]),
	.ibar(gnd),
	.o(\CONSTANT_4[5]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[5]~input .bus_hold = "false";
defparam \CONSTANT_4[5]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[5]~10 (
// Equation(s):
// \inst1|result[5]~10_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout  & ((\CONSTANT_4[5]~input_o  & (\inst1|result[4]~9  & VCC)) # (!\CONSTANT_4[5]~input_o  & (!\inst1|result[4]~9 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout  & ((\CONSTANT_4[5]~input_o  & (!\inst1|result[4]~9 )) # (!\CONSTANT_4[5]~input_o  & ((\inst1|result[4]~9 ) # (GND)))))
// \inst1|result[5]~11  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout  & (!\CONSTANT_4[5]~input_o  & !\inst1|result[4]~9 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout  & 
// ((!\inst1|result[4]~9 ) # (!\CONSTANT_4[5]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59~portbdataout ),
	.datab(\CONSTANT_4[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[4]~9 ),
	.combout(\inst1|result[5]~10_combout ),
	.cout(\inst1|result[5]~11 ));
// synopsys translate_off
defparam \inst1|result[5]~10 .lut_mask = 16'h9617;
defparam \inst1|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~58 (
// Equation(s):
// \inst1|Add0~58_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[5]~8_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[5]~10_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[5]~10_combout ))))

	.dataa(\inst35|result[5]~8_combout ),
	.datab(\inst1|result[5]~10_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~58 .lut_mask = 16'hACCC;
defparam \inst1|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[5] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[5] .is_wysiwyg = "true";
defparam \inst5|OldValue[5] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [5]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_first_bit_number = 59;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_first_bit_number = 59;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a59 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[6]~10 (
// Equation(s):
// \inst35|result[6]~10_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout  & ((\inst8|MEMIMM [5] & (\inst35|result[5]~9  & VCC)) # (!\inst8|MEMIMM [5] & (!\inst35|result[5]~9 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout  & ((\inst8|MEMIMM [5] & (!\inst35|result[5]~9 )) # (!\inst8|MEMIMM [5] & ((\inst35|result[5]~9 ) # (GND)))))
// \inst35|result[6]~11  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout  & (!\inst8|MEMIMM [5] & !\inst35|result[5]~9 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout  & ((!\inst35|result[5]~9 ) 
// # (!\inst8|MEMIMM [5]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout ),
	.datab(\inst8|MEMIMM [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[5]~9 ),
	.combout(\inst35|result[6]~10_combout ),
	.cout(\inst35|result[6]~11 ));
// synopsys translate_off
defparam \inst35|result[6]~10 .lut_mask = 16'h9617;
defparam \inst35|result[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[6]~input (
	.i(CONSTANT_4[6]),
	.ibar(gnd),
	.o(\CONSTANT_4[6]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[6]~input .bus_hold = "false";
defparam \CONSTANT_4[6]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[6]~12 (
// Equation(s):
// \inst1|result[6]~12_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout  $ (\CONSTANT_4[6]~input_o  $ (!\inst1|result[5]~11 )))) # (GND)
// \inst1|result[6]~13  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout  & ((\CONSTANT_4[6]~input_o ) # (!\inst1|result[5]~11 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout  & 
// (\CONSTANT_4[6]~input_o  & !\inst1|result[5]~11 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58~portbdataout ),
	.datab(\CONSTANT_4[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[5]~11 ),
	.combout(\inst1|result[6]~12_combout ),
	.cout(\inst1|result[6]~13 ));
// synopsys translate_off
defparam \inst1|result[6]~12 .lut_mask = 16'h698E;
defparam \inst1|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~57 (
// Equation(s):
// \inst1|Add0~57_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[6]~10_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[6]~12_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[6]~12_combout ))))

	.dataa(\inst35|result[6]~10_combout ),
	.datab(\inst1|result[6]~12_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~57 .lut_mask = 16'hACCC;
defparam \inst1|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[6] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[6] .is_wysiwyg = "true";
defparam \inst5|OldValue[6] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [6]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_first_bit_number = 58;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_first_bit_number = 58;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a58 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[7]~12 (
// Equation(s):
// \inst35|result[7]~12_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout  $ (\inst8|MEMIMM [6] $ (!\inst35|result[6]~11 )))) # (GND)
// \inst35|result[7]~13  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout  & ((\inst8|MEMIMM [6]) # (!\inst35|result[6]~11 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout  & (\inst8|MEMIMM [6] & 
// !\inst35|result[6]~11 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout ),
	.datab(\inst8|MEMIMM [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[6]~11 ),
	.combout(\inst35|result[7]~12_combout ),
	.cout(\inst35|result[7]~13 ));
// synopsys translate_off
defparam \inst35|result[7]~12 .lut_mask = 16'h698E;
defparam \inst35|result[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[7]~input (
	.i(CONSTANT_4[7]),
	.ibar(gnd),
	.o(\CONSTANT_4[7]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[7]~input .bus_hold = "false";
defparam \CONSTANT_4[7]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[7]~14 (
// Equation(s):
// \inst1|result[7]~14_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout  & ((\CONSTANT_4[7]~input_o  & (\inst1|result[6]~13  & VCC)) # (!\CONSTANT_4[7]~input_o  & (!\inst1|result[6]~13 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout  & ((\CONSTANT_4[7]~input_o  & (!\inst1|result[6]~13 )) # (!\CONSTANT_4[7]~input_o  & ((\inst1|result[6]~13 ) # (GND)))))
// \inst1|result[7]~15  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout  & (!\CONSTANT_4[7]~input_o  & !\inst1|result[6]~13 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout  & 
// ((!\inst1|result[6]~13 ) # (!\CONSTANT_4[7]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57~portbdataout ),
	.datab(\CONSTANT_4[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[6]~13 ),
	.combout(\inst1|result[7]~14_combout ),
	.cout(\inst1|result[7]~15 ));
// synopsys translate_off
defparam \inst1|result[7]~14 .lut_mask = 16'h9617;
defparam \inst1|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~56 (
// Equation(s):
// \inst1|Add0~56_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[7]~12_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[7]~14_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[7]~14_combout ))))

	.dataa(\inst35|result[7]~12_combout ),
	.datab(\inst1|result[7]~14_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~56 .lut_mask = 16'hACCC;
defparam \inst1|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[7] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[7] .is_wysiwyg = "true";
defparam \inst5|OldValue[7] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [7]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_first_bit_number = 57;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_first_bit_number = 57;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a57 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[8]~14 (
// Equation(s):
// \inst35|result[8]~14_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout  & ((\inst8|MEMIMM [7] & (\inst35|result[7]~13  & VCC)) # (!\inst8|MEMIMM [7] & (!\inst35|result[7]~13 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout  & ((\inst8|MEMIMM [7] & (!\inst35|result[7]~13 )) # (!\inst8|MEMIMM [7] & ((\inst35|result[7]~13 ) # (GND)))))
// \inst35|result[8]~15  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout  & (!\inst8|MEMIMM [7] & !\inst35|result[7]~13 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout  & ((!\inst35|result[7]~13 
// ) # (!\inst8|MEMIMM [7]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout ),
	.datab(\inst8|MEMIMM [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[7]~13 ),
	.combout(\inst35|result[8]~14_combout ),
	.cout(\inst35|result[8]~15 ));
// synopsys translate_off
defparam \inst35|result[8]~14 .lut_mask = 16'h9617;
defparam \inst35|result[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[8]~input (
	.i(CONSTANT_4[8]),
	.ibar(gnd),
	.o(\CONSTANT_4[8]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[8]~input .bus_hold = "false";
defparam \CONSTANT_4[8]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[8]~16 (
// Equation(s):
// \inst1|result[8]~16_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout  $ (\CONSTANT_4[8]~input_o  $ (!\inst1|result[7]~15 )))) # (GND)
// \inst1|result[8]~17  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout  & ((\CONSTANT_4[8]~input_o ) # (!\inst1|result[7]~15 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout  & 
// (\CONSTANT_4[8]~input_o  & !\inst1|result[7]~15 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56~portbdataout ),
	.datab(\CONSTANT_4[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[7]~15 ),
	.combout(\inst1|result[8]~16_combout ),
	.cout(\inst1|result[8]~17 ));
// synopsys translate_off
defparam \inst1|result[8]~16 .lut_mask = 16'h698E;
defparam \inst1|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~55 (
// Equation(s):
// \inst1|Add0~55_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[8]~14_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[8]~16_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[8]~16_combout ))))

	.dataa(\inst35|result[8]~14_combout ),
	.datab(\inst1|result[8]~16_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~55 .lut_mask = 16'hACCC;
defparam \inst1|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[8] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[8] .is_wysiwyg = "true";
defparam \inst5|OldValue[8] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [8]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_first_bit_number = 56;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_first_bit_number = 56;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a56 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[9]~16 (
// Equation(s):
// \inst35|result[9]~16_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout  $ (\inst8|MEMIMM [8] $ (!\inst35|result[8]~15 )))) # (GND)
// \inst35|result[9]~17  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout  & ((\inst8|MEMIMM [8]) # (!\inst35|result[8]~15 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout  & (\inst8|MEMIMM [8] & 
// !\inst35|result[8]~15 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout ),
	.datab(\inst8|MEMIMM [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[8]~15 ),
	.combout(\inst35|result[9]~16_combout ),
	.cout(\inst35|result[9]~17 ));
// synopsys translate_off
defparam \inst35|result[9]~16 .lut_mask = 16'h698E;
defparam \inst35|result[9]~16 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[9]~input (
	.i(CONSTANT_4[9]),
	.ibar(gnd),
	.o(\CONSTANT_4[9]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[9]~input .bus_hold = "false";
defparam \CONSTANT_4[9]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[9]~18 (
// Equation(s):
// \inst1|result[9]~18_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout  & ((\CONSTANT_4[9]~input_o  & (\inst1|result[8]~17  & VCC)) # (!\CONSTANT_4[9]~input_o  & (!\inst1|result[8]~17 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout  & ((\CONSTANT_4[9]~input_o  & (!\inst1|result[8]~17 )) # (!\CONSTANT_4[9]~input_o  & ((\inst1|result[8]~17 ) # (GND)))))
// \inst1|result[9]~19  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout  & (!\CONSTANT_4[9]~input_o  & !\inst1|result[8]~17 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout  & 
// ((!\inst1|result[8]~17 ) # (!\CONSTANT_4[9]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55~portbdataout ),
	.datab(\CONSTANT_4[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[8]~17 ),
	.combout(\inst1|result[9]~18_combout ),
	.cout(\inst1|result[9]~19 ));
// synopsys translate_off
defparam \inst1|result[9]~18 .lut_mask = 16'h9617;
defparam \inst1|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~54 (
// Equation(s):
// \inst1|Add0~54_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[9]~16_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[9]~18_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[9]~18_combout ))))

	.dataa(\inst35|result[9]~16_combout ),
	.datab(\inst1|result[9]~18_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~54 .lut_mask = 16'hACCC;
defparam \inst1|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[9] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[9] .is_wysiwyg = "true";
defparam \inst5|OldValue[9] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [9]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_first_bit_number = 55;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_first_bit_number = 55;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a55 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[10]~18 (
// Equation(s):
// \inst35|result[10]~18_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout  & ((\inst8|MEMIMM [9] & (\inst35|result[9]~17  & VCC)) # (!\inst8|MEMIMM [9] & (!\inst35|result[9]~17 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout  & ((\inst8|MEMIMM [9] & (!\inst35|result[9]~17 )) # (!\inst8|MEMIMM [9] & ((\inst35|result[9]~17 ) # (GND)))))
// \inst35|result[10]~19  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout  & (!\inst8|MEMIMM [9] & !\inst35|result[9]~17 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout  & 
// ((!\inst35|result[9]~17 ) # (!\inst8|MEMIMM [9]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout ),
	.datab(\inst8|MEMIMM [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[9]~17 ),
	.combout(\inst35|result[10]~18_combout ),
	.cout(\inst35|result[10]~19 ));
// synopsys translate_off
defparam \inst35|result[10]~18 .lut_mask = 16'h9617;
defparam \inst35|result[10]~18 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[10]~input (
	.i(CONSTANT_4[10]),
	.ibar(gnd),
	.o(\CONSTANT_4[10]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[10]~input .bus_hold = "false";
defparam \CONSTANT_4[10]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[10]~20 (
// Equation(s):
// \inst1|result[10]~20_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout  $ (\CONSTANT_4[10]~input_o  $ (!\inst1|result[9]~19 )))) # (GND)
// \inst1|result[10]~21  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout  & ((\CONSTANT_4[10]~input_o ) # (!\inst1|result[9]~19 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout  & 
// (\CONSTANT_4[10]~input_o  & !\inst1|result[9]~19 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54~portbdataout ),
	.datab(\CONSTANT_4[10]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[9]~19 ),
	.combout(\inst1|result[10]~20_combout ),
	.cout(\inst1|result[10]~21 ));
// synopsys translate_off
defparam \inst1|result[10]~20 .lut_mask = 16'h698E;
defparam \inst1|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~53 (
// Equation(s):
// \inst1|Add0~53_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[10]~18_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[10]~20_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[10]~20_combout ))))

	.dataa(\inst35|result[10]~18_combout ),
	.datab(\inst1|result[10]~20_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~53 .lut_mask = 16'hACCC;
defparam \inst1|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[10] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[10] .is_wysiwyg = "true";
defparam \inst5|OldValue[10] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [10]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_first_bit_number = 54;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_first_bit_number = 54;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a54 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[11]~20 (
// Equation(s):
// \inst35|result[11]~20_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout  $ (\inst8|MEMIMM [10] $ (!\inst35|result[10]~19 )))) # (GND)
// \inst35|result[11]~21  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout  & ((\inst8|MEMIMM [10]) # (!\inst35|result[10]~19 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout  & (\inst8|MEMIMM 
// [10] & !\inst35|result[10]~19 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout ),
	.datab(\inst8|MEMIMM [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[10]~19 ),
	.combout(\inst35|result[11]~20_combout ),
	.cout(\inst35|result[11]~21 ));
// synopsys translate_off
defparam \inst35|result[11]~20 .lut_mask = 16'h698E;
defparam \inst35|result[11]~20 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[11]~input (
	.i(CONSTANT_4[11]),
	.ibar(gnd),
	.o(\CONSTANT_4[11]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[11]~input .bus_hold = "false";
defparam \CONSTANT_4[11]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[11]~22 (
// Equation(s):
// \inst1|result[11]~22_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout  & ((\CONSTANT_4[11]~input_o  & (\inst1|result[10]~21  & VCC)) # (!\CONSTANT_4[11]~input_o  & (!\inst1|result[10]~21 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout  & ((\CONSTANT_4[11]~input_o  & (!\inst1|result[10]~21 )) # (!\CONSTANT_4[11]~input_o  & ((\inst1|result[10]~21 ) # (GND)))))
// \inst1|result[11]~23  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout  & (!\CONSTANT_4[11]~input_o  & !\inst1|result[10]~21 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout  & 
// ((!\inst1|result[10]~21 ) # (!\CONSTANT_4[11]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53~portbdataout ),
	.datab(\CONSTANT_4[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[10]~21 ),
	.combout(\inst1|result[11]~22_combout ),
	.cout(\inst1|result[11]~23 ));
// synopsys translate_off
defparam \inst1|result[11]~22 .lut_mask = 16'h9617;
defparam \inst1|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~52 (
// Equation(s):
// \inst1|Add0~52_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[11]~20_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[11]~22_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[11]~22_combout ))))

	.dataa(\inst35|result[11]~20_combout ),
	.datab(\inst1|result[11]~22_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~52 .lut_mask = 16'hACCC;
defparam \inst1|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[11] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[11] .is_wysiwyg = "true";
defparam \inst5|OldValue[11] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [11]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_first_bit_number = 53;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_first_bit_number = 53;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a53 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[12]~22 (
// Equation(s):
// \inst35|result[12]~22_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[11]~21  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[11]~21 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[11]~21 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[11]~21 ) # (GND)))))
// \inst35|result[12]~23  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[11]~21 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout  & 
// ((!\inst35|result[11]~21 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[11]~21 ),
	.combout(\inst35|result[12]~22_combout ),
	.cout(\inst35|result[12]~23 ));
// synopsys translate_off
defparam \inst35|result[12]~22 .lut_mask = 16'h9617;
defparam \inst35|result[12]~22 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[12]~input (
	.i(CONSTANT_4[12]),
	.ibar(gnd),
	.o(\CONSTANT_4[12]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[12]~input .bus_hold = "false";
defparam \CONSTANT_4[12]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[12]~24 (
// Equation(s):
// \inst1|result[12]~24_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout  $ (\CONSTANT_4[12]~input_o  $ (!\inst1|result[11]~23 )))) # (GND)
// \inst1|result[12]~25  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout  & ((\CONSTANT_4[12]~input_o ) # (!\inst1|result[11]~23 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout  & 
// (\CONSTANT_4[12]~input_o  & !\inst1|result[11]~23 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52~portbdataout ),
	.datab(\CONSTANT_4[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[11]~23 ),
	.combout(\inst1|result[12]~24_combout ),
	.cout(\inst1|result[12]~25 ));
// synopsys translate_off
defparam \inst1|result[12]~24 .lut_mask = 16'h698E;
defparam \inst1|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~51 (
// Equation(s):
// \inst1|Add0~51_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[12]~22_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[12]~24_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[12]~24_combout ))))

	.dataa(\inst35|result[12]~22_combout ),
	.datab(\inst1|result[12]~24_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~51 .lut_mask = 16'hACCC;
defparam \inst1|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[12] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[12] .is_wysiwyg = "true";
defparam \inst5|OldValue[12] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [12]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_first_bit_number = 52;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_first_bit_number = 52;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a52 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[13]~24 (
// Equation(s):
// \inst35|result[13]~24_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[12]~23 )))) # (GND)
// \inst35|result[13]~25  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[12]~23 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[12]~23 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[12]~23 ),
	.combout(\inst35|result[13]~24_combout ),
	.cout(\inst35|result[13]~25 ));
// synopsys translate_off
defparam \inst35|result[13]~24 .lut_mask = 16'h698E;
defparam \inst35|result[13]~24 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[13]~input (
	.i(CONSTANT_4[13]),
	.ibar(gnd),
	.o(\CONSTANT_4[13]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[13]~input .bus_hold = "false";
defparam \CONSTANT_4[13]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[13]~26 (
// Equation(s):
// \inst1|result[13]~26_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout  & ((\CONSTANT_4[13]~input_o  & (\inst1|result[12]~25  & VCC)) # (!\CONSTANT_4[13]~input_o  & (!\inst1|result[12]~25 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout  & ((\CONSTANT_4[13]~input_o  & (!\inst1|result[12]~25 )) # (!\CONSTANT_4[13]~input_o  & ((\inst1|result[12]~25 ) # (GND)))))
// \inst1|result[13]~27  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout  & (!\CONSTANT_4[13]~input_o  & !\inst1|result[12]~25 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout  & 
// ((!\inst1|result[12]~25 ) # (!\CONSTANT_4[13]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51~portbdataout ),
	.datab(\CONSTANT_4[13]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[12]~25 ),
	.combout(\inst1|result[13]~26_combout ),
	.cout(\inst1|result[13]~27 ));
// synopsys translate_off
defparam \inst1|result[13]~26 .lut_mask = 16'h9617;
defparam \inst1|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~50 (
// Equation(s):
// \inst1|Add0~50_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[13]~24_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[13]~26_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[13]~26_combout ))))

	.dataa(\inst35|result[13]~24_combout ),
	.datab(\inst1|result[13]~26_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~50 .lut_mask = 16'hACCC;
defparam \inst1|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[13] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[13] .is_wysiwyg = "true";
defparam \inst5|OldValue[13] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [13]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_first_bit_number = 51;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_first_bit_number = 51;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a51 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[14]~26 (
// Equation(s):
// \inst35|result[14]~26_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[13]~25  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[13]~25 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[13]~25 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[13]~25 ) # (GND)))))
// \inst35|result[14]~27  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[13]~25 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout  & 
// ((!\inst35|result[13]~25 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[13]~25 ),
	.combout(\inst35|result[14]~26_combout ),
	.cout(\inst35|result[14]~27 ));
// synopsys translate_off
defparam \inst35|result[14]~26 .lut_mask = 16'h9617;
defparam \inst35|result[14]~26 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[14]~input (
	.i(CONSTANT_4[14]),
	.ibar(gnd),
	.o(\CONSTANT_4[14]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[14]~input .bus_hold = "false";
defparam \CONSTANT_4[14]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[14]~28 (
// Equation(s):
// \inst1|result[14]~28_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout  $ (\CONSTANT_4[14]~input_o  $ (!\inst1|result[13]~27 )))) # (GND)
// \inst1|result[14]~29  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout  & ((\CONSTANT_4[14]~input_o ) # (!\inst1|result[13]~27 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout  & 
// (\CONSTANT_4[14]~input_o  & !\inst1|result[13]~27 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50~portbdataout ),
	.datab(\CONSTANT_4[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[13]~27 ),
	.combout(\inst1|result[14]~28_combout ),
	.cout(\inst1|result[14]~29 ));
// synopsys translate_off
defparam \inst1|result[14]~28 .lut_mask = 16'h698E;
defparam \inst1|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~49 (
// Equation(s):
// \inst1|Add0~49_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[14]~26_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[14]~28_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[14]~28_combout ))))

	.dataa(\inst35|result[14]~26_combout ),
	.datab(\inst1|result[14]~28_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~49 .lut_mask = 16'hACCC;
defparam \inst1|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[14] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[14] .is_wysiwyg = "true";
defparam \inst5|OldValue[14] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [14]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_first_bit_number = 50;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_first_bit_number = 50;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a50 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[15]~28 (
// Equation(s):
// \inst35|result[15]~28_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[14]~27 )))) # (GND)
// \inst35|result[15]~29  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[14]~27 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[14]~27 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[14]~27 ),
	.combout(\inst35|result[15]~28_combout ),
	.cout(\inst35|result[15]~29 ));
// synopsys translate_off
defparam \inst35|result[15]~28 .lut_mask = 16'h698E;
defparam \inst35|result[15]~28 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[15]~input (
	.i(CONSTANT_4[15]),
	.ibar(gnd),
	.o(\CONSTANT_4[15]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[15]~input .bus_hold = "false";
defparam \CONSTANT_4[15]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[15]~30 (
// Equation(s):
// \inst1|result[15]~30_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout  & ((\CONSTANT_4[15]~input_o  & (\inst1|result[14]~29  & VCC)) # (!\CONSTANT_4[15]~input_o  & (!\inst1|result[14]~29 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout  & ((\CONSTANT_4[15]~input_o  & (!\inst1|result[14]~29 )) # (!\CONSTANT_4[15]~input_o  & ((\inst1|result[14]~29 ) # (GND)))))
// \inst1|result[15]~31  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout  & (!\CONSTANT_4[15]~input_o  & !\inst1|result[14]~29 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout  & 
// ((!\inst1|result[14]~29 ) # (!\CONSTANT_4[15]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49~portbdataout ),
	.datab(\CONSTANT_4[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[14]~29 ),
	.combout(\inst1|result[15]~30_combout ),
	.cout(\inst1|result[15]~31 ));
// synopsys translate_off
defparam \inst1|result[15]~30 .lut_mask = 16'h9617;
defparam \inst1|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~48 (
// Equation(s):
// \inst1|Add0~48_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[15]~28_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[15]~30_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[15]~30_combout ))))

	.dataa(\inst35|result[15]~28_combout ),
	.datab(\inst1|result[15]~30_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~48 .lut_mask = 16'hACCC;
defparam \inst1|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[15] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[15] .is_wysiwyg = "true";
defparam \inst5|OldValue[15] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [15]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_first_bit_number = 49;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_first_bit_number = 49;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a49 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[16]~30 (
// Equation(s):
// \inst35|result[16]~30_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[15]~29  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[15]~29 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[15]~29 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[15]~29 ) # (GND)))))
// \inst35|result[16]~31  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[15]~29 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout  & 
// ((!\inst35|result[15]~29 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[15]~29 ),
	.combout(\inst35|result[16]~30_combout ),
	.cout(\inst35|result[16]~31 ));
// synopsys translate_off
defparam \inst35|result[16]~30 .lut_mask = 16'h9617;
defparam \inst35|result[16]~30 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[16]~input (
	.i(CONSTANT_4[16]),
	.ibar(gnd),
	.o(\CONSTANT_4[16]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[16]~input .bus_hold = "false";
defparam \CONSTANT_4[16]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[16]~32 (
// Equation(s):
// \inst1|result[16]~32_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout  $ (\CONSTANT_4[16]~input_o  $ (!\inst1|result[15]~31 )))) # (GND)
// \inst1|result[16]~33  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout  & ((\CONSTANT_4[16]~input_o ) # (!\inst1|result[15]~31 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout  & 
// (\CONSTANT_4[16]~input_o  & !\inst1|result[15]~31 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48~portbdataout ),
	.datab(\CONSTANT_4[16]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[15]~31 ),
	.combout(\inst1|result[16]~32_combout ),
	.cout(\inst1|result[16]~33 ));
// synopsys translate_off
defparam \inst1|result[16]~32 .lut_mask = 16'h698E;
defparam \inst1|result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~47 (
// Equation(s):
// \inst1|Add0~47_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[16]~30_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[16]~32_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[16]~32_combout ))))

	.dataa(\inst35|result[16]~30_combout ),
	.datab(\inst1|result[16]~32_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~47 .lut_mask = 16'hACCC;
defparam \inst1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[16] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[16] .is_wysiwyg = "true";
defparam \inst5|OldValue[16] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [16]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_first_bit_number = 48;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_first_bit_number = 48;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a48 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[17]~32 (
// Equation(s):
// \inst35|result[17]~32_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[16]~31 )))) # (GND)
// \inst35|result[17]~33  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[16]~31 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[16]~31 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[16]~31 ),
	.combout(\inst35|result[17]~32_combout ),
	.cout(\inst35|result[17]~33 ));
// synopsys translate_off
defparam \inst35|result[17]~32 .lut_mask = 16'h698E;
defparam \inst35|result[17]~32 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[17]~input (
	.i(CONSTANT_4[17]),
	.ibar(gnd),
	.o(\CONSTANT_4[17]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[17]~input .bus_hold = "false";
defparam \CONSTANT_4[17]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[17]~34 (
// Equation(s):
// \inst1|result[17]~34_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout  & ((\CONSTANT_4[17]~input_o  & (\inst1|result[16]~33  & VCC)) # (!\CONSTANT_4[17]~input_o  & (!\inst1|result[16]~33 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout  & ((\CONSTANT_4[17]~input_o  & (!\inst1|result[16]~33 )) # (!\CONSTANT_4[17]~input_o  & ((\inst1|result[16]~33 ) # (GND)))))
// \inst1|result[17]~35  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout  & (!\CONSTANT_4[17]~input_o  & !\inst1|result[16]~33 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout  & 
// ((!\inst1|result[16]~33 ) # (!\CONSTANT_4[17]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47~portbdataout ),
	.datab(\CONSTANT_4[17]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[16]~33 ),
	.combout(\inst1|result[17]~34_combout ),
	.cout(\inst1|result[17]~35 ));
// synopsys translate_off
defparam \inst1|result[17]~34 .lut_mask = 16'h9617;
defparam \inst1|result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~46 (
// Equation(s):
// \inst1|Add0~46_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[17]~32_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[17]~34_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[17]~34_combout ))))

	.dataa(\inst35|result[17]~32_combout ),
	.datab(\inst1|result[17]~34_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~46 .lut_mask = 16'hACCC;
defparam \inst1|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[17] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[17] .is_wysiwyg = "true";
defparam \inst5|OldValue[17] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [17]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_first_bit_number = 47;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_first_bit_number = 47;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a47 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[18]~34 (
// Equation(s):
// \inst35|result[18]~34_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[17]~33  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[17]~33 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[17]~33 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[17]~33 ) # (GND)))))
// \inst35|result[18]~35  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[17]~33 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout  & 
// ((!\inst35|result[17]~33 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[17]~33 ),
	.combout(\inst35|result[18]~34_combout ),
	.cout(\inst35|result[18]~35 ));
// synopsys translate_off
defparam \inst35|result[18]~34 .lut_mask = 16'h9617;
defparam \inst35|result[18]~34 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[18]~input (
	.i(CONSTANT_4[18]),
	.ibar(gnd),
	.o(\CONSTANT_4[18]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[18]~input .bus_hold = "false";
defparam \CONSTANT_4[18]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[18]~36 (
// Equation(s):
// \inst1|result[18]~36_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout  $ (\CONSTANT_4[18]~input_o  $ (!\inst1|result[17]~35 )))) # (GND)
// \inst1|result[18]~37  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout  & ((\CONSTANT_4[18]~input_o ) # (!\inst1|result[17]~35 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout  & 
// (\CONSTANT_4[18]~input_o  & !\inst1|result[17]~35 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46~portbdataout ),
	.datab(\CONSTANT_4[18]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[17]~35 ),
	.combout(\inst1|result[18]~36_combout ),
	.cout(\inst1|result[18]~37 ));
// synopsys translate_off
defparam \inst1|result[18]~36 .lut_mask = 16'h698E;
defparam \inst1|result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~45 (
// Equation(s):
// \inst1|Add0~45_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[18]~34_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[18]~36_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[18]~36_combout ))))

	.dataa(\inst35|result[18]~34_combout ),
	.datab(\inst1|result[18]~36_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~45 .lut_mask = 16'hACCC;
defparam \inst1|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[18] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[18] .is_wysiwyg = "true";
defparam \inst5|OldValue[18] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [18]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_first_bit_number = 46;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_first_bit_number = 46;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a46 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[19]~36 (
// Equation(s):
// \inst35|result[19]~36_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[18]~35 )))) # (GND)
// \inst35|result[19]~37  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[18]~35 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[18]~35 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[18]~35 ),
	.combout(\inst35|result[19]~36_combout ),
	.cout(\inst35|result[19]~37 ));
// synopsys translate_off
defparam \inst35|result[19]~36 .lut_mask = 16'h698E;
defparam \inst35|result[19]~36 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[19]~input (
	.i(CONSTANT_4[19]),
	.ibar(gnd),
	.o(\CONSTANT_4[19]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[19]~input .bus_hold = "false";
defparam \CONSTANT_4[19]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[19]~38 (
// Equation(s):
// \inst1|result[19]~38_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout  & ((\CONSTANT_4[19]~input_o  & (\inst1|result[18]~37  & VCC)) # (!\CONSTANT_4[19]~input_o  & (!\inst1|result[18]~37 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout  & ((\CONSTANT_4[19]~input_o  & (!\inst1|result[18]~37 )) # (!\CONSTANT_4[19]~input_o  & ((\inst1|result[18]~37 ) # (GND)))))
// \inst1|result[19]~39  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout  & (!\CONSTANT_4[19]~input_o  & !\inst1|result[18]~37 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout  & 
// ((!\inst1|result[18]~37 ) # (!\CONSTANT_4[19]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45~portbdataout ),
	.datab(\CONSTANT_4[19]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[18]~37 ),
	.combout(\inst1|result[19]~38_combout ),
	.cout(\inst1|result[19]~39 ));
// synopsys translate_off
defparam \inst1|result[19]~38 .lut_mask = 16'h9617;
defparam \inst1|result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~44 (
// Equation(s):
// \inst1|Add0~44_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[19]~36_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[19]~38_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[19]~38_combout ))))

	.dataa(\inst35|result[19]~36_combout ),
	.datab(\inst1|result[19]~38_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~44 .lut_mask = 16'hACCC;
defparam \inst1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[19] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[19] .is_wysiwyg = "true";
defparam \inst5|OldValue[19] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [19]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_first_bit_number = 45;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_first_bit_number = 45;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a45 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[20]~38 (
// Equation(s):
// \inst35|result[20]~38_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[19]~37  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[19]~37 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[19]~37 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[19]~37 ) # (GND)))))
// \inst35|result[20]~39  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[19]~37 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout  & 
// ((!\inst35|result[19]~37 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[19]~37 ),
	.combout(\inst35|result[20]~38_combout ),
	.cout(\inst35|result[20]~39 ));
// synopsys translate_off
defparam \inst35|result[20]~38 .lut_mask = 16'h9617;
defparam \inst35|result[20]~38 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[20]~input (
	.i(CONSTANT_4[20]),
	.ibar(gnd),
	.o(\CONSTANT_4[20]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[20]~input .bus_hold = "false";
defparam \CONSTANT_4[20]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[20]~40 (
// Equation(s):
// \inst1|result[20]~40_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout  $ (\CONSTANT_4[20]~input_o  $ (!\inst1|result[19]~39 )))) # (GND)
// \inst1|result[20]~41  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout  & ((\CONSTANT_4[20]~input_o ) # (!\inst1|result[19]~39 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout  & 
// (\CONSTANT_4[20]~input_o  & !\inst1|result[19]~39 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44~portbdataout ),
	.datab(\CONSTANT_4[20]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[19]~39 ),
	.combout(\inst1|result[20]~40_combout ),
	.cout(\inst1|result[20]~41 ));
// synopsys translate_off
defparam \inst1|result[20]~40 .lut_mask = 16'h698E;
defparam \inst1|result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~43 (
// Equation(s):
// \inst1|Add0~43_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[20]~38_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[20]~40_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[20]~40_combout ))))

	.dataa(\inst35|result[20]~38_combout ),
	.datab(\inst1|result[20]~40_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~43 .lut_mask = 16'hACCC;
defparam \inst1|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[20] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[20] .is_wysiwyg = "true";
defparam \inst5|OldValue[20] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [20]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_first_bit_number = 44;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_first_bit_number = 44;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a44 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[21]~40 (
// Equation(s):
// \inst35|result[21]~40_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[20]~39 )))) # (GND)
// \inst35|result[21]~41  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[20]~39 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[20]~39 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[20]~39 ),
	.combout(\inst35|result[21]~40_combout ),
	.cout(\inst35|result[21]~41 ));
// synopsys translate_off
defparam \inst35|result[21]~40 .lut_mask = 16'h698E;
defparam \inst35|result[21]~40 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[21]~input (
	.i(CONSTANT_4[21]),
	.ibar(gnd),
	.o(\CONSTANT_4[21]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[21]~input .bus_hold = "false";
defparam \CONSTANT_4[21]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[21]~42 (
// Equation(s):
// \inst1|result[21]~42_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout  & ((\CONSTANT_4[21]~input_o  & (\inst1|result[20]~41  & VCC)) # (!\CONSTANT_4[21]~input_o  & (!\inst1|result[20]~41 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout  & ((\CONSTANT_4[21]~input_o  & (!\inst1|result[20]~41 )) # (!\CONSTANT_4[21]~input_o  & ((\inst1|result[20]~41 ) # (GND)))))
// \inst1|result[21]~43  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout  & (!\CONSTANT_4[21]~input_o  & !\inst1|result[20]~41 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout  & 
// ((!\inst1|result[20]~41 ) # (!\CONSTANT_4[21]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43~portbdataout ),
	.datab(\CONSTANT_4[21]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[20]~41 ),
	.combout(\inst1|result[21]~42_combout ),
	.cout(\inst1|result[21]~43 ));
// synopsys translate_off
defparam \inst1|result[21]~42 .lut_mask = 16'h9617;
defparam \inst1|result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~42 (
// Equation(s):
// \inst1|Add0~42_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[21]~40_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[21]~42_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[21]~42_combout ))))

	.dataa(\inst35|result[21]~40_combout ),
	.datab(\inst1|result[21]~42_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~42 .lut_mask = 16'hACCC;
defparam \inst1|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[21] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[21] .is_wysiwyg = "true";
defparam \inst5|OldValue[21] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [21]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_first_bit_number = 43;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_first_bit_number = 43;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a43 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[22]~42 (
// Equation(s):
// \inst35|result[22]~42_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[21]~41  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[21]~41 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[21]~41 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[21]~41 ) # (GND)))))
// \inst35|result[22]~43  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[21]~41 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout  & 
// ((!\inst35|result[21]~41 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[21]~41 ),
	.combout(\inst35|result[22]~42_combout ),
	.cout(\inst35|result[22]~43 ));
// synopsys translate_off
defparam \inst35|result[22]~42 .lut_mask = 16'h9617;
defparam \inst35|result[22]~42 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[22]~input (
	.i(CONSTANT_4[22]),
	.ibar(gnd),
	.o(\CONSTANT_4[22]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[22]~input .bus_hold = "false";
defparam \CONSTANT_4[22]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[22]~44 (
// Equation(s):
// \inst1|result[22]~44_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout  $ (\CONSTANT_4[22]~input_o  $ (!\inst1|result[21]~43 )))) # (GND)
// \inst1|result[22]~45  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout  & ((\CONSTANT_4[22]~input_o ) # (!\inst1|result[21]~43 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout  & 
// (\CONSTANT_4[22]~input_o  & !\inst1|result[21]~43 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42~portbdataout ),
	.datab(\CONSTANT_4[22]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[21]~43 ),
	.combout(\inst1|result[22]~44_combout ),
	.cout(\inst1|result[22]~45 ));
// synopsys translate_off
defparam \inst1|result[22]~44 .lut_mask = 16'h698E;
defparam \inst1|result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~41 (
// Equation(s):
// \inst1|Add0~41_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[22]~42_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[22]~44_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[22]~44_combout ))))

	.dataa(\inst35|result[22]~42_combout ),
	.datab(\inst1|result[22]~44_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~41 .lut_mask = 16'hACCC;
defparam \inst1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[22] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[22] .is_wysiwyg = "true";
defparam \inst5|OldValue[22] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [22]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_first_bit_number = 42;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_first_bit_number = 42;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a42 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[23]~44 (
// Equation(s):
// \inst35|result[23]~44_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[22]~43 )))) # (GND)
// \inst35|result[23]~45  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[22]~43 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[22]~43 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[22]~43 ),
	.combout(\inst35|result[23]~44_combout ),
	.cout(\inst35|result[23]~45 ));
// synopsys translate_off
defparam \inst35|result[23]~44 .lut_mask = 16'h698E;
defparam \inst35|result[23]~44 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[23]~input (
	.i(CONSTANT_4[23]),
	.ibar(gnd),
	.o(\CONSTANT_4[23]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[23]~input .bus_hold = "false";
defparam \CONSTANT_4[23]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[23]~46 (
// Equation(s):
// \inst1|result[23]~46_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout  & ((\CONSTANT_4[23]~input_o  & (\inst1|result[22]~45  & VCC)) # (!\CONSTANT_4[23]~input_o  & (!\inst1|result[22]~45 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout  & ((\CONSTANT_4[23]~input_o  & (!\inst1|result[22]~45 )) # (!\CONSTANT_4[23]~input_o  & ((\inst1|result[22]~45 ) # (GND)))))
// \inst1|result[23]~47  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout  & (!\CONSTANT_4[23]~input_o  & !\inst1|result[22]~45 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout  & 
// ((!\inst1|result[22]~45 ) # (!\CONSTANT_4[23]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41~portbdataout ),
	.datab(\CONSTANT_4[23]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[22]~45 ),
	.combout(\inst1|result[23]~46_combout ),
	.cout(\inst1|result[23]~47 ));
// synopsys translate_off
defparam \inst1|result[23]~46 .lut_mask = 16'h9617;
defparam \inst1|result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~40 (
// Equation(s):
// \inst1|Add0~40_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[23]~44_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[23]~46_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[23]~46_combout ))))

	.dataa(\inst35|result[23]~44_combout ),
	.datab(\inst1|result[23]~46_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~40 .lut_mask = 16'hACCC;
defparam \inst1|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[23] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[23] .is_wysiwyg = "true";
defparam \inst5|OldValue[23] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [23]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_first_bit_number = 41;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_first_bit_number = 41;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a41 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[24]~46 (
// Equation(s):
// \inst35|result[24]~46_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[23]~45  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[23]~45 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[23]~45 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[23]~45 ) # (GND)))))
// \inst35|result[24]~47  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[23]~45 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout  & 
// ((!\inst35|result[23]~45 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[23]~45 ),
	.combout(\inst35|result[24]~46_combout ),
	.cout(\inst35|result[24]~47 ));
// synopsys translate_off
defparam \inst35|result[24]~46 .lut_mask = 16'h9617;
defparam \inst35|result[24]~46 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[24]~input (
	.i(CONSTANT_4[24]),
	.ibar(gnd),
	.o(\CONSTANT_4[24]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[24]~input .bus_hold = "false";
defparam \CONSTANT_4[24]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[24]~48 (
// Equation(s):
// \inst1|result[24]~48_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout  $ (\CONSTANT_4[24]~input_o  $ (!\inst1|result[23]~47 )))) # (GND)
// \inst1|result[24]~49  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout  & ((\CONSTANT_4[24]~input_o ) # (!\inst1|result[23]~47 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout  & 
// (\CONSTANT_4[24]~input_o  & !\inst1|result[23]~47 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40~portbdataout ),
	.datab(\CONSTANT_4[24]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[23]~47 ),
	.combout(\inst1|result[24]~48_combout ),
	.cout(\inst1|result[24]~49 ));
// synopsys translate_off
defparam \inst1|result[24]~48 .lut_mask = 16'h698E;
defparam \inst1|result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~39 (
// Equation(s):
// \inst1|Add0~39_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[24]~46_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[24]~48_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[24]~48_combout ))))

	.dataa(\inst35|result[24]~46_combout ),
	.datab(\inst1|result[24]~48_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~39 .lut_mask = 16'hACCC;
defparam \inst1|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[24] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[24] .is_wysiwyg = "true";
defparam \inst5|OldValue[24] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [24]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_first_bit_number = 40;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_first_bit_number = 40;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a40 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[25]~48 (
// Equation(s):
// \inst35|result[25]~48_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[24]~47 )))) # (GND)
// \inst35|result[25]~49  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[24]~47 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[24]~47 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[24]~47 ),
	.combout(\inst35|result[25]~48_combout ),
	.cout(\inst35|result[25]~49 ));
// synopsys translate_off
defparam \inst35|result[25]~48 .lut_mask = 16'h698E;
defparam \inst35|result[25]~48 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[25]~input (
	.i(CONSTANT_4[25]),
	.ibar(gnd),
	.o(\CONSTANT_4[25]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[25]~input .bus_hold = "false";
defparam \CONSTANT_4[25]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[25]~50 (
// Equation(s):
// \inst1|result[25]~50_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout  & ((\CONSTANT_4[25]~input_o  & (\inst1|result[24]~49  & VCC)) # (!\CONSTANT_4[25]~input_o  & (!\inst1|result[24]~49 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout  & ((\CONSTANT_4[25]~input_o  & (!\inst1|result[24]~49 )) # (!\CONSTANT_4[25]~input_o  & ((\inst1|result[24]~49 ) # (GND)))))
// \inst1|result[25]~51  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout  & (!\CONSTANT_4[25]~input_o  & !\inst1|result[24]~49 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout  & 
// ((!\inst1|result[24]~49 ) # (!\CONSTANT_4[25]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39~portbdataout ),
	.datab(\CONSTANT_4[25]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[24]~49 ),
	.combout(\inst1|result[25]~50_combout ),
	.cout(\inst1|result[25]~51 ));
// synopsys translate_off
defparam \inst1|result[25]~50 .lut_mask = 16'h9617;
defparam \inst1|result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~38 (
// Equation(s):
// \inst1|Add0~38_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[25]~48_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[25]~50_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[25]~50_combout ))))

	.dataa(\inst35|result[25]~48_combout ),
	.datab(\inst1|result[25]~50_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~38 .lut_mask = 16'hACCC;
defparam \inst1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[25] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[25] .is_wysiwyg = "true";
defparam \inst5|OldValue[25] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [25]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_first_bit_number = 39;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_first_bit_number = 39;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a39 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[26]~50 (
// Equation(s):
// \inst35|result[26]~50_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[25]~49  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[25]~49 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[25]~49 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[25]~49 ) # (GND)))))
// \inst35|result[26]~51  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[25]~49 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout  & 
// ((!\inst35|result[25]~49 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[25]~49 ),
	.combout(\inst35|result[26]~50_combout ),
	.cout(\inst35|result[26]~51 ));
// synopsys translate_off
defparam \inst35|result[26]~50 .lut_mask = 16'h9617;
defparam \inst35|result[26]~50 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[26]~input (
	.i(CONSTANT_4[26]),
	.ibar(gnd),
	.o(\CONSTANT_4[26]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[26]~input .bus_hold = "false";
defparam \CONSTANT_4[26]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[26]~52 (
// Equation(s):
// \inst1|result[26]~52_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout  $ (\CONSTANT_4[26]~input_o  $ (!\inst1|result[25]~51 )))) # (GND)
// \inst1|result[26]~53  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout  & ((\CONSTANT_4[26]~input_o ) # (!\inst1|result[25]~51 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout  & 
// (\CONSTANT_4[26]~input_o  & !\inst1|result[25]~51 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38~portbdataout ),
	.datab(\CONSTANT_4[26]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[25]~51 ),
	.combout(\inst1|result[26]~52_combout ),
	.cout(\inst1|result[26]~53 ));
// synopsys translate_off
defparam \inst1|result[26]~52 .lut_mask = 16'h698E;
defparam \inst1|result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~37 (
// Equation(s):
// \inst1|Add0~37_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[26]~50_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[26]~52_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[26]~52_combout ))))

	.dataa(\inst35|result[26]~50_combout ),
	.datab(\inst1|result[26]~52_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~37 .lut_mask = 16'hACCC;
defparam \inst1|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[26] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[26] .is_wysiwyg = "true";
defparam \inst5|OldValue[26] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [26]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_first_bit_number = 38;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_first_bit_number = 38;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a38 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[27]~52 (
// Equation(s):
// \inst35|result[27]~52_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[26]~51 )))) # (GND)
// \inst35|result[27]~53  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[26]~51 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[26]~51 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[26]~51 ),
	.combout(\inst35|result[27]~52_combout ),
	.cout(\inst35|result[27]~53 ));
// synopsys translate_off
defparam \inst35|result[27]~52 .lut_mask = 16'h698E;
defparam \inst35|result[27]~52 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[27]~input (
	.i(CONSTANT_4[27]),
	.ibar(gnd),
	.o(\CONSTANT_4[27]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[27]~input .bus_hold = "false";
defparam \CONSTANT_4[27]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[27]~54 (
// Equation(s):
// \inst1|result[27]~54_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout  & ((\CONSTANT_4[27]~input_o  & (\inst1|result[26]~53  & VCC)) # (!\CONSTANT_4[27]~input_o  & (!\inst1|result[26]~53 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout  & ((\CONSTANT_4[27]~input_o  & (!\inst1|result[26]~53 )) # (!\CONSTANT_4[27]~input_o  & ((\inst1|result[26]~53 ) # (GND)))))
// \inst1|result[27]~55  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout  & (!\CONSTANT_4[27]~input_o  & !\inst1|result[26]~53 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout  & 
// ((!\inst1|result[26]~53 ) # (!\CONSTANT_4[27]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37~portbdataout ),
	.datab(\CONSTANT_4[27]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[26]~53 ),
	.combout(\inst1|result[27]~54_combout ),
	.cout(\inst1|result[27]~55 ));
// synopsys translate_off
defparam \inst1|result[27]~54 .lut_mask = 16'h9617;
defparam \inst1|result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~36 (
// Equation(s):
// \inst1|Add0~36_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[27]~52_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[27]~54_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[27]~54_combout ))))

	.dataa(\inst35|result[27]~52_combout ),
	.datab(\inst1|result[27]~54_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~36 .lut_mask = 16'hACCC;
defparam \inst1|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[27] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[27] .is_wysiwyg = "true";
defparam \inst5|OldValue[27] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [27]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_first_bit_number = 37;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_first_bit_number = 37;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a37 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[28]~54 (
// Equation(s):
// \inst35|result[28]~54_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[27]~53  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[27]~53 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[27]~53 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[27]~53 ) # (GND)))))
// \inst35|result[28]~55  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[27]~53 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout  & 
// ((!\inst35|result[27]~53 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[27]~53 ),
	.combout(\inst35|result[28]~54_combout ),
	.cout(\inst35|result[28]~55 ));
// synopsys translate_off
defparam \inst35|result[28]~54 .lut_mask = 16'h9617;
defparam \inst35|result[28]~54 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[28]~input (
	.i(CONSTANT_4[28]),
	.ibar(gnd),
	.o(\CONSTANT_4[28]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[28]~input .bus_hold = "false";
defparam \CONSTANT_4[28]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[28]~56 (
// Equation(s):
// \inst1|result[28]~56_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout  $ (\CONSTANT_4[28]~input_o  $ (!\inst1|result[27]~55 )))) # (GND)
// \inst1|result[28]~57  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout  & ((\CONSTANT_4[28]~input_o ) # (!\inst1|result[27]~55 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout  & 
// (\CONSTANT_4[28]~input_o  & !\inst1|result[27]~55 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36~portbdataout ),
	.datab(\CONSTANT_4[28]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[27]~55 ),
	.combout(\inst1|result[28]~56_combout ),
	.cout(\inst1|result[28]~57 ));
// synopsys translate_off
defparam \inst1|result[28]~56 .lut_mask = 16'h698E;
defparam \inst1|result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~35 (
// Equation(s):
// \inst1|Add0~35_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[28]~54_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[28]~56_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[28]~56_combout ))))

	.dataa(\inst35|result[28]~54_combout ),
	.datab(\inst1|result[28]~56_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~35 .lut_mask = 16'hACCC;
defparam \inst1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[28] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[28] .is_wysiwyg = "true";
defparam \inst5|OldValue[28] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [28]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_first_bit_number = 36;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_first_bit_number = 36;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a36 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[29]~56 (
// Equation(s):
// \inst35|result[29]~56_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[28]~55 )))) # (GND)
// \inst35|result[29]~57  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[28]~55 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[28]~55 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[28]~55 ),
	.combout(\inst35|result[29]~56_combout ),
	.cout(\inst35|result[29]~57 ));
// synopsys translate_off
defparam \inst35|result[29]~56 .lut_mask = 16'h698E;
defparam \inst35|result[29]~56 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[29]~input (
	.i(CONSTANT_4[29]),
	.ibar(gnd),
	.o(\CONSTANT_4[29]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[29]~input .bus_hold = "false";
defparam \CONSTANT_4[29]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[29]~58 (
// Equation(s):
// \inst1|result[29]~58_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout  & ((\CONSTANT_4[29]~input_o  & (\inst1|result[28]~57  & VCC)) # (!\CONSTANT_4[29]~input_o  & (!\inst1|result[28]~57 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout  & ((\CONSTANT_4[29]~input_o  & (!\inst1|result[28]~57 )) # (!\CONSTANT_4[29]~input_o  & ((\inst1|result[28]~57 ) # (GND)))))
// \inst1|result[29]~59  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout  & (!\CONSTANT_4[29]~input_o  & !\inst1|result[28]~57 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout  & 
// ((!\inst1|result[28]~57 ) # (!\CONSTANT_4[29]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35~portbdataout ),
	.datab(\CONSTANT_4[29]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[28]~57 ),
	.combout(\inst1|result[29]~58_combout ),
	.cout(\inst1|result[29]~59 ));
// synopsys translate_off
defparam \inst1|result[29]~58 .lut_mask = 16'h9617;
defparam \inst1|result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~34 (
// Equation(s):
// \inst1|Add0~34_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (!\inst35|result[29]~56_combout )) # (!\inst8|MEMBranch~q  & ((!\inst1|result[29]~58_combout ))))) # (!\inst8|MEMzero~q  & (((!\inst1|result[29]~58_combout ))))

	.dataa(\inst35|result[29]~56_combout ),
	.datab(\inst1|result[29]~58_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~34 .lut_mask = 16'h5333;
defparam \inst1|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[29] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[29] .is_wysiwyg = "true";
defparam \inst5|OldValue[29] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst5|OldValue[29]~_wirecell (
// Equation(s):
// \inst5|OldValue[29]~_wirecell_combout  = !\inst5|OldValue [29]

	.dataa(\inst5|OldValue [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|OldValue[29]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|OldValue[29]~_wirecell .lut_mask = 16'h5555;
defparam \inst5|OldValue[29]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue[29]~_wirecell_combout }),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_first_bit_number = 35;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_first_bit_number = 35;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a35 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[30]~58 (
// Equation(s):
// \inst35|result[30]~58_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[29]~57  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[29]~57 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[29]~57 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[29]~57 ) # (GND)))))
// \inst35|result[30]~59  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[29]~57 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout  & 
// ((!\inst35|result[29]~57 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[29]~57 ),
	.combout(\inst35|result[30]~58_combout ),
	.cout(\inst35|result[30]~59 ));
// synopsys translate_off
defparam \inst35|result[30]~58 .lut_mask = 16'h9617;
defparam \inst35|result[30]~58 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[30]~input (
	.i(CONSTANT_4[30]),
	.ibar(gnd),
	.o(\CONSTANT_4[30]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[30]~input .bus_hold = "false";
defparam \CONSTANT_4[30]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[30]~60 (
// Equation(s):
// \inst1|result[30]~60_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout  $ (\CONSTANT_4[30]~input_o  $ (!\inst1|result[29]~59 )))) # (GND)
// \inst1|result[30]~61  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout  & ((\CONSTANT_4[30]~input_o ) # (!\inst1|result[29]~59 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout  & 
// (\CONSTANT_4[30]~input_o  & !\inst1|result[29]~59 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34~portbdataout ),
	.datab(\CONSTANT_4[30]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[29]~59 ),
	.combout(\inst1|result[30]~60_combout ),
	.cout(\inst1|result[30]~61 ));
// synopsys translate_off
defparam \inst1|result[30]~60 .lut_mask = 16'h698E;
defparam \inst1|result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~33 (
// Equation(s):
// \inst1|Add0~33_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[30]~58_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[30]~60_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[30]~60_combout ))))

	.dataa(\inst35|result[30]~58_combout ),
	.datab(\inst1|result[30]~60_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~33 .lut_mask = 16'hACCC;
defparam \inst1|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[30] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[30] .is_wysiwyg = "true";
defparam \inst5|OldValue[30] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [30]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_first_bit_number = 34;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_first_bit_number = 34;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a34 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[31]~60 (
// Equation(s):
// \inst35|result[31]~60_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[30]~59 )))) # (GND)
// \inst35|result[31]~61  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[30]~59 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[30]~59 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[30]~59 ),
	.combout(\inst35|result[31]~60_combout ),
	.cout(\inst35|result[31]~61 ));
// synopsys translate_off
defparam \inst35|result[31]~60 .lut_mask = 16'h698E;
defparam \inst35|result[31]~60 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[31]~input (
	.i(CONSTANT_4[31]),
	.ibar(gnd),
	.o(\CONSTANT_4[31]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[31]~input .bus_hold = "false";
defparam \CONSTANT_4[31]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[31]~62 (
// Equation(s):
// \inst1|result[31]~62_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout  & ((\CONSTANT_4[31]~input_o  & (\inst1|result[30]~61  & VCC)) # (!\CONSTANT_4[31]~input_o  & (!\inst1|result[30]~61 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout  & ((\CONSTANT_4[31]~input_o  & (!\inst1|result[30]~61 )) # (!\CONSTANT_4[31]~input_o  & ((\inst1|result[30]~61 ) # (GND)))))
// \inst1|result[31]~63  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout  & (!\CONSTANT_4[31]~input_o  & !\inst1|result[30]~61 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout  & 
// ((!\inst1|result[30]~61 ) # (!\CONSTANT_4[31]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33~portbdataout ),
	.datab(\CONSTANT_4[31]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[30]~61 ),
	.combout(\inst1|result[31]~62_combout ),
	.cout(\inst1|result[31]~63 ));
// synopsys translate_off
defparam \inst1|result[31]~62 .lut_mask = 16'h9617;
defparam \inst1|result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~32 (
// Equation(s):
// \inst1|Add0~32_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (!\inst35|result[31]~60_combout )) # (!\inst8|MEMBranch~q  & ((!\inst1|result[31]~62_combout ))))) # (!\inst8|MEMzero~q  & (((!\inst1|result[31]~62_combout ))))

	.dataa(\inst35|result[31]~60_combout ),
	.datab(\inst1|result[31]~62_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~32 .lut_mask = 16'h5333;
defparam \inst1|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[31] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[31] .is_wysiwyg = "true";
defparam \inst5|OldValue[31] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst5|OldValue[31]~_wirecell (
// Equation(s):
// \inst5|OldValue[31]~_wirecell_combout  = !\inst5|OldValue [31]

	.dataa(\inst5|OldValue [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst5|OldValue[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|OldValue[31]~_wirecell .lut_mask = 16'h5555;
defparam \inst5|OldValue[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue[31]~_wirecell_combout }),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_first_bit_number = 33;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_first_bit_number = 33;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a33 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[32]~62 (
// Equation(s):
// \inst35|result[32]~62_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[31]~61  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[31]~61 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[31]~61 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[31]~61 ) # (GND)))))
// \inst35|result[32]~63  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[31]~61 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout  & 
// ((!\inst35|result[31]~61 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[31]~61 ),
	.combout(\inst35|result[32]~62_combout ),
	.cout(\inst35|result[32]~63 ));
// synopsys translate_off
defparam \inst35|result[32]~62 .lut_mask = 16'h9617;
defparam \inst35|result[32]~62 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[32]~input (
	.i(CONSTANT_4[32]),
	.ibar(gnd),
	.o(\CONSTANT_4[32]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[32]~input .bus_hold = "false";
defparam \CONSTANT_4[32]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[32]~64 (
// Equation(s):
// \inst1|result[32]~64_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout  $ (\CONSTANT_4[32]~input_o  $ (!\inst1|result[31]~63 )))) # (GND)
// \inst1|result[32]~65  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout  & ((\CONSTANT_4[32]~input_o ) # (!\inst1|result[31]~63 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout  & 
// (\CONSTANT_4[32]~input_o  & !\inst1|result[31]~63 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32~portbdataout ),
	.datab(\CONSTANT_4[32]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[31]~63 ),
	.combout(\inst1|result[32]~64_combout ),
	.cout(\inst1|result[32]~65 ));
// synopsys translate_off
defparam \inst1|result[32]~64 .lut_mask = 16'h698E;
defparam \inst1|result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~31 (
// Equation(s):
// \inst1|Add0~31_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[32]~62_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[32]~64_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[32]~64_combout ))))

	.dataa(\inst35|result[32]~62_combout ),
	.datab(\inst1|result[32]~64_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~31 .lut_mask = 16'hACCC;
defparam \inst1|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[32] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [32]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[32] .is_wysiwyg = "true";
defparam \inst5|OldValue[32] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [32]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_first_bit_number = 32;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_first_bit_number = 32;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a32 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[33]~64 (
// Equation(s):
// \inst35|result[33]~64_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[32]~63 )))) # (GND)
// \inst35|result[33]~65  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[32]~63 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[32]~63 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[32]~63 ),
	.combout(\inst35|result[33]~64_combout ),
	.cout(\inst35|result[33]~65 ));
// synopsys translate_off
defparam \inst35|result[33]~64 .lut_mask = 16'h698E;
defparam \inst35|result[33]~64 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[33]~input (
	.i(CONSTANT_4[33]),
	.ibar(gnd),
	.o(\CONSTANT_4[33]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[33]~input .bus_hold = "false";
defparam \CONSTANT_4[33]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[33]~66 (
// Equation(s):
// \inst1|result[33]~66_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout  & ((\CONSTANT_4[33]~input_o  & (\inst1|result[32]~65  & VCC)) # (!\CONSTANT_4[33]~input_o  & (!\inst1|result[32]~65 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout  & ((\CONSTANT_4[33]~input_o  & (!\inst1|result[32]~65 )) # (!\CONSTANT_4[33]~input_o  & ((\inst1|result[32]~65 ) # (GND)))))
// \inst1|result[33]~67  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout  & (!\CONSTANT_4[33]~input_o  & !\inst1|result[32]~65 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout  & 
// ((!\inst1|result[32]~65 ) # (!\CONSTANT_4[33]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31~portbdataout ),
	.datab(\CONSTANT_4[33]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[32]~65 ),
	.combout(\inst1|result[33]~66_combout ),
	.cout(\inst1|result[33]~67 ));
// synopsys translate_off
defparam \inst1|result[33]~66 .lut_mask = 16'h9617;
defparam \inst1|result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~30 (
// Equation(s):
// \inst1|Add0~30_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[33]~64_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[33]~66_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[33]~66_combout ))))

	.dataa(\inst35|result[33]~64_combout ),
	.datab(\inst1|result[33]~66_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~30 .lut_mask = 16'hACCC;
defparam \inst1|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[33] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [33]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[33] .is_wysiwyg = "true";
defparam \inst5|OldValue[33] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [33]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_first_bit_number = 31;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_first_bit_number = 31;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a31 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[34]~66 (
// Equation(s):
// \inst35|result[34]~66_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[33]~65  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[33]~65 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[33]~65 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[33]~65 ) # (GND)))))
// \inst35|result[34]~67  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[33]~65 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout  & 
// ((!\inst35|result[33]~65 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[33]~65 ),
	.combout(\inst35|result[34]~66_combout ),
	.cout(\inst35|result[34]~67 ));
// synopsys translate_off
defparam \inst35|result[34]~66 .lut_mask = 16'h9617;
defparam \inst35|result[34]~66 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[34]~input (
	.i(CONSTANT_4[34]),
	.ibar(gnd),
	.o(\CONSTANT_4[34]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[34]~input .bus_hold = "false";
defparam \CONSTANT_4[34]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[34]~68 (
// Equation(s):
// \inst1|result[34]~68_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout  $ (\CONSTANT_4[34]~input_o  $ (!\inst1|result[33]~67 )))) # (GND)
// \inst1|result[34]~69  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout  & ((\CONSTANT_4[34]~input_o ) # (!\inst1|result[33]~67 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout  & 
// (\CONSTANT_4[34]~input_o  & !\inst1|result[33]~67 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30~portbdataout ),
	.datab(\CONSTANT_4[34]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[33]~67 ),
	.combout(\inst1|result[34]~68_combout ),
	.cout(\inst1|result[34]~69 ));
// synopsys translate_off
defparam \inst1|result[34]~68 .lut_mask = 16'h698E;
defparam \inst1|result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~29 (
// Equation(s):
// \inst1|Add0~29_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[34]~66_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[34]~68_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[34]~68_combout ))))

	.dataa(\inst35|result[34]~66_combout ),
	.datab(\inst1|result[34]~68_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~29 .lut_mask = 16'hACCC;
defparam \inst1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[34] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [34]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[34] .is_wysiwyg = "true";
defparam \inst5|OldValue[34] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [34]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_first_bit_number = 30;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_first_bit_number = 30;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a30 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[35]~68 (
// Equation(s):
// \inst35|result[35]~68_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[34]~67 )))) # (GND)
// \inst35|result[35]~69  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[34]~67 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[34]~67 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[34]~67 ),
	.combout(\inst35|result[35]~68_combout ),
	.cout(\inst35|result[35]~69 ));
// synopsys translate_off
defparam \inst35|result[35]~68 .lut_mask = 16'h698E;
defparam \inst35|result[35]~68 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[35]~input (
	.i(CONSTANT_4[35]),
	.ibar(gnd),
	.o(\CONSTANT_4[35]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[35]~input .bus_hold = "false";
defparam \CONSTANT_4[35]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[35]~70 (
// Equation(s):
// \inst1|result[35]~70_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout  & ((\CONSTANT_4[35]~input_o  & (\inst1|result[34]~69  & VCC)) # (!\CONSTANT_4[35]~input_o  & (!\inst1|result[34]~69 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout  & ((\CONSTANT_4[35]~input_o  & (!\inst1|result[34]~69 )) # (!\CONSTANT_4[35]~input_o  & ((\inst1|result[34]~69 ) # (GND)))))
// \inst1|result[35]~71  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout  & (!\CONSTANT_4[35]~input_o  & !\inst1|result[34]~69 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout  & 
// ((!\inst1|result[34]~69 ) # (!\CONSTANT_4[35]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29~portbdataout ),
	.datab(\CONSTANT_4[35]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[34]~69 ),
	.combout(\inst1|result[35]~70_combout ),
	.cout(\inst1|result[35]~71 ));
// synopsys translate_off
defparam \inst1|result[35]~70 .lut_mask = 16'h9617;
defparam \inst1|result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~28 (
// Equation(s):
// \inst1|Add0~28_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[35]~68_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[35]~70_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[35]~70_combout ))))

	.dataa(\inst35|result[35]~68_combout ),
	.datab(\inst1|result[35]~70_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~28 .lut_mask = 16'hACCC;
defparam \inst1|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[35] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [35]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[35] .is_wysiwyg = "true";
defparam \inst5|OldValue[35] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [35]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_first_bit_number = 29;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_first_bit_number = 29;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a29 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[36]~70 (
// Equation(s):
// \inst35|result[36]~70_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[35]~69  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[35]~69 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[35]~69 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[35]~69 ) # (GND)))))
// \inst35|result[36]~71  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[35]~69 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout  & 
// ((!\inst35|result[35]~69 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[35]~69 ),
	.combout(\inst35|result[36]~70_combout ),
	.cout(\inst35|result[36]~71 ));
// synopsys translate_off
defparam \inst35|result[36]~70 .lut_mask = 16'h9617;
defparam \inst35|result[36]~70 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[36]~input (
	.i(CONSTANT_4[36]),
	.ibar(gnd),
	.o(\CONSTANT_4[36]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[36]~input .bus_hold = "false";
defparam \CONSTANT_4[36]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[36]~72 (
// Equation(s):
// \inst1|result[36]~72_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout  $ (\CONSTANT_4[36]~input_o  $ (!\inst1|result[35]~71 )))) # (GND)
// \inst1|result[36]~73  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout  & ((\CONSTANT_4[36]~input_o ) # (!\inst1|result[35]~71 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout  & 
// (\CONSTANT_4[36]~input_o  & !\inst1|result[35]~71 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28~portbdataout ),
	.datab(\CONSTANT_4[36]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[35]~71 ),
	.combout(\inst1|result[36]~72_combout ),
	.cout(\inst1|result[36]~73 ));
// synopsys translate_off
defparam \inst1|result[36]~72 .lut_mask = 16'h698E;
defparam \inst1|result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~27 (
// Equation(s):
// \inst1|Add0~27_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[36]~70_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[36]~72_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[36]~72_combout ))))

	.dataa(\inst35|result[36]~70_combout ),
	.datab(\inst1|result[36]~72_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~27 .lut_mask = 16'hACCC;
defparam \inst1|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[36] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [36]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[36] .is_wysiwyg = "true";
defparam \inst5|OldValue[36] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [36]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_first_bit_number = 28;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_first_bit_number = 28;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a28 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[37]~72 (
// Equation(s):
// \inst35|result[37]~72_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[36]~71 )))) # (GND)
// \inst35|result[37]~73  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[36]~71 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[36]~71 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[36]~71 ),
	.combout(\inst35|result[37]~72_combout ),
	.cout(\inst35|result[37]~73 ));
// synopsys translate_off
defparam \inst35|result[37]~72 .lut_mask = 16'h698E;
defparam \inst35|result[37]~72 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[37]~input (
	.i(CONSTANT_4[37]),
	.ibar(gnd),
	.o(\CONSTANT_4[37]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[37]~input .bus_hold = "false";
defparam \CONSTANT_4[37]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[37]~74 (
// Equation(s):
// \inst1|result[37]~74_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout  & ((\CONSTANT_4[37]~input_o  & (\inst1|result[36]~73  & VCC)) # (!\CONSTANT_4[37]~input_o  & (!\inst1|result[36]~73 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout  & ((\CONSTANT_4[37]~input_o  & (!\inst1|result[36]~73 )) # (!\CONSTANT_4[37]~input_o  & ((\inst1|result[36]~73 ) # (GND)))))
// \inst1|result[37]~75  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout  & (!\CONSTANT_4[37]~input_o  & !\inst1|result[36]~73 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout  & 
// ((!\inst1|result[36]~73 ) # (!\CONSTANT_4[37]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27~portbdataout ),
	.datab(\CONSTANT_4[37]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[36]~73 ),
	.combout(\inst1|result[37]~74_combout ),
	.cout(\inst1|result[37]~75 ));
// synopsys translate_off
defparam \inst1|result[37]~74 .lut_mask = 16'h9617;
defparam \inst1|result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~26 (
// Equation(s):
// \inst1|Add0~26_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[37]~72_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[37]~74_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[37]~74_combout ))))

	.dataa(\inst35|result[37]~72_combout ),
	.datab(\inst1|result[37]~74_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~26 .lut_mask = 16'hACCC;
defparam \inst1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[37] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [37]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[37] .is_wysiwyg = "true";
defparam \inst5|OldValue[37] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [37]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_first_bit_number = 27;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_first_bit_number = 27;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a27 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[38]~74 (
// Equation(s):
// \inst35|result[38]~74_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[37]~73  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[37]~73 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[37]~73 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[37]~73 ) # (GND)))))
// \inst35|result[38]~75  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[37]~73 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout  & 
// ((!\inst35|result[37]~73 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[37]~73 ),
	.combout(\inst35|result[38]~74_combout ),
	.cout(\inst35|result[38]~75 ));
// synopsys translate_off
defparam \inst35|result[38]~74 .lut_mask = 16'h9617;
defparam \inst35|result[38]~74 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[38]~input (
	.i(CONSTANT_4[38]),
	.ibar(gnd),
	.o(\CONSTANT_4[38]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[38]~input .bus_hold = "false";
defparam \CONSTANT_4[38]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[38]~76 (
// Equation(s):
// \inst1|result[38]~76_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout  $ (\CONSTANT_4[38]~input_o  $ (!\inst1|result[37]~75 )))) # (GND)
// \inst1|result[38]~77  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout  & ((\CONSTANT_4[38]~input_o ) # (!\inst1|result[37]~75 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout  & 
// (\CONSTANT_4[38]~input_o  & !\inst1|result[37]~75 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26~portbdataout ),
	.datab(\CONSTANT_4[38]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[37]~75 ),
	.combout(\inst1|result[38]~76_combout ),
	.cout(\inst1|result[38]~77 ));
// synopsys translate_off
defparam \inst1|result[38]~76 .lut_mask = 16'h698E;
defparam \inst1|result[38]~76 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~25 (
// Equation(s):
// \inst1|Add0~25_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[38]~74_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[38]~76_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[38]~76_combout ))))

	.dataa(\inst35|result[38]~74_combout ),
	.datab(\inst1|result[38]~76_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~25 .lut_mask = 16'hACCC;
defparam \inst1|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[38] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [38]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[38] .is_wysiwyg = "true";
defparam \inst5|OldValue[38] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [38]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_first_bit_number = 26;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_first_bit_number = 26;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a26 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[39]~76 (
// Equation(s):
// \inst35|result[39]~76_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[38]~75 )))) # (GND)
// \inst35|result[39]~77  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[38]~75 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[38]~75 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[38]~75 ),
	.combout(\inst35|result[39]~76_combout ),
	.cout(\inst35|result[39]~77 ));
// synopsys translate_off
defparam \inst35|result[39]~76 .lut_mask = 16'h698E;
defparam \inst35|result[39]~76 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[39]~input (
	.i(CONSTANT_4[39]),
	.ibar(gnd),
	.o(\CONSTANT_4[39]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[39]~input .bus_hold = "false";
defparam \CONSTANT_4[39]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[39]~78 (
// Equation(s):
// \inst1|result[39]~78_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout  & ((\CONSTANT_4[39]~input_o  & (\inst1|result[38]~77  & VCC)) # (!\CONSTANT_4[39]~input_o  & (!\inst1|result[38]~77 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout  & ((\CONSTANT_4[39]~input_o  & (!\inst1|result[38]~77 )) # (!\CONSTANT_4[39]~input_o  & ((\inst1|result[38]~77 ) # (GND)))))
// \inst1|result[39]~79  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout  & (!\CONSTANT_4[39]~input_o  & !\inst1|result[38]~77 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout  & 
// ((!\inst1|result[38]~77 ) # (!\CONSTANT_4[39]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25~portbdataout ),
	.datab(\CONSTANT_4[39]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[38]~77 ),
	.combout(\inst1|result[39]~78_combout ),
	.cout(\inst1|result[39]~79 ));
// synopsys translate_off
defparam \inst1|result[39]~78 .lut_mask = 16'h9617;
defparam \inst1|result[39]~78 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~24 (
// Equation(s):
// \inst1|Add0~24_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[39]~76_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[39]~78_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[39]~78_combout ))))

	.dataa(\inst35|result[39]~76_combout ),
	.datab(\inst1|result[39]~78_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~24 .lut_mask = 16'hACCC;
defparam \inst1|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[39] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [39]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[39] .is_wysiwyg = "true";
defparam \inst5|OldValue[39] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [39]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_first_bit_number = 25;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_first_bit_number = 25;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a25 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[40]~78 (
// Equation(s):
// \inst35|result[40]~78_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[39]~77  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[39]~77 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[39]~77 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[39]~77 ) # (GND)))))
// \inst35|result[40]~79  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[39]~77 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout  & 
// ((!\inst35|result[39]~77 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[39]~77 ),
	.combout(\inst35|result[40]~78_combout ),
	.cout(\inst35|result[40]~79 ));
// synopsys translate_off
defparam \inst35|result[40]~78 .lut_mask = 16'h9617;
defparam \inst35|result[40]~78 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[40]~input (
	.i(CONSTANT_4[40]),
	.ibar(gnd),
	.o(\CONSTANT_4[40]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[40]~input .bus_hold = "false";
defparam \CONSTANT_4[40]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[40]~80 (
// Equation(s):
// \inst1|result[40]~80_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout  $ (\CONSTANT_4[40]~input_o  $ (!\inst1|result[39]~79 )))) # (GND)
// \inst1|result[40]~81  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout  & ((\CONSTANT_4[40]~input_o ) # (!\inst1|result[39]~79 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout  & 
// (\CONSTANT_4[40]~input_o  & !\inst1|result[39]~79 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24~portbdataout ),
	.datab(\CONSTANT_4[40]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[39]~79 ),
	.combout(\inst1|result[40]~80_combout ),
	.cout(\inst1|result[40]~81 ));
// synopsys translate_off
defparam \inst1|result[40]~80 .lut_mask = 16'h698E;
defparam \inst1|result[40]~80 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~23 (
// Equation(s):
// \inst1|Add0~23_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[40]~78_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[40]~80_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[40]~80_combout ))))

	.dataa(\inst35|result[40]~78_combout ),
	.datab(\inst1|result[40]~80_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~23 .lut_mask = 16'hACCC;
defparam \inst1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[40] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [40]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[40] .is_wysiwyg = "true";
defparam \inst5|OldValue[40] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [40]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_first_bit_number = 24;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_first_bit_number = 24;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a24 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[41]~80 (
// Equation(s):
// \inst35|result[41]~80_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[40]~79 )))) # (GND)
// \inst35|result[41]~81  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[40]~79 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[40]~79 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[40]~79 ),
	.combout(\inst35|result[41]~80_combout ),
	.cout(\inst35|result[41]~81 ));
// synopsys translate_off
defparam \inst35|result[41]~80 .lut_mask = 16'h698E;
defparam \inst35|result[41]~80 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[41]~input (
	.i(CONSTANT_4[41]),
	.ibar(gnd),
	.o(\CONSTANT_4[41]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[41]~input .bus_hold = "false";
defparam \CONSTANT_4[41]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[41]~82 (
// Equation(s):
// \inst1|result[41]~82_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout  & ((\CONSTANT_4[41]~input_o  & (\inst1|result[40]~81  & VCC)) # (!\CONSTANT_4[41]~input_o  & (!\inst1|result[40]~81 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout  & ((\CONSTANT_4[41]~input_o  & (!\inst1|result[40]~81 )) # (!\CONSTANT_4[41]~input_o  & ((\inst1|result[40]~81 ) # (GND)))))
// \inst1|result[41]~83  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout  & (!\CONSTANT_4[41]~input_o  & !\inst1|result[40]~81 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout  & 
// ((!\inst1|result[40]~81 ) # (!\CONSTANT_4[41]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23~portbdataout ),
	.datab(\CONSTANT_4[41]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[40]~81 ),
	.combout(\inst1|result[41]~82_combout ),
	.cout(\inst1|result[41]~83 ));
// synopsys translate_off
defparam \inst1|result[41]~82 .lut_mask = 16'h9617;
defparam \inst1|result[41]~82 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~22 (
// Equation(s):
// \inst1|Add0~22_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[41]~80_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[41]~82_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[41]~82_combout ))))

	.dataa(\inst35|result[41]~80_combout ),
	.datab(\inst1|result[41]~82_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~22 .lut_mask = 16'hACCC;
defparam \inst1|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[41] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [41]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[41] .is_wysiwyg = "true";
defparam \inst5|OldValue[41] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [41]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_first_bit_number = 23;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_first_bit_number = 23;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a23 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[42]~82 (
// Equation(s):
// \inst35|result[42]~82_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[41]~81  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[41]~81 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[41]~81 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[41]~81 ) # (GND)))))
// \inst35|result[42]~83  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[41]~81 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout  & 
// ((!\inst35|result[41]~81 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[41]~81 ),
	.combout(\inst35|result[42]~82_combout ),
	.cout(\inst35|result[42]~83 ));
// synopsys translate_off
defparam \inst35|result[42]~82 .lut_mask = 16'h9617;
defparam \inst35|result[42]~82 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[42]~input (
	.i(CONSTANT_4[42]),
	.ibar(gnd),
	.o(\CONSTANT_4[42]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[42]~input .bus_hold = "false";
defparam \CONSTANT_4[42]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[42]~84 (
// Equation(s):
// \inst1|result[42]~84_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout  $ (\CONSTANT_4[42]~input_o  $ (!\inst1|result[41]~83 )))) # (GND)
// \inst1|result[42]~85  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout  & ((\CONSTANT_4[42]~input_o ) # (!\inst1|result[41]~83 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout  & 
// (\CONSTANT_4[42]~input_o  & !\inst1|result[41]~83 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22~portbdataout ),
	.datab(\CONSTANT_4[42]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[41]~83 ),
	.combout(\inst1|result[42]~84_combout ),
	.cout(\inst1|result[42]~85 ));
// synopsys translate_off
defparam \inst1|result[42]~84 .lut_mask = 16'h698E;
defparam \inst1|result[42]~84 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~21 (
// Equation(s):
// \inst1|Add0~21_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[42]~82_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[42]~84_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[42]~84_combout ))))

	.dataa(\inst35|result[42]~82_combout ),
	.datab(\inst1|result[42]~84_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~21 .lut_mask = 16'hACCC;
defparam \inst1|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[42] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [42]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[42] .is_wysiwyg = "true";
defparam \inst5|OldValue[42] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [42]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_first_bit_number = 22;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_first_bit_number = 22;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a22 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[43]~84 (
// Equation(s):
// \inst35|result[43]~84_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[42]~83 )))) # (GND)
// \inst35|result[43]~85  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[42]~83 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[42]~83 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[42]~83 ),
	.combout(\inst35|result[43]~84_combout ),
	.cout(\inst35|result[43]~85 ));
// synopsys translate_off
defparam \inst35|result[43]~84 .lut_mask = 16'h698E;
defparam \inst35|result[43]~84 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[43]~input (
	.i(CONSTANT_4[43]),
	.ibar(gnd),
	.o(\CONSTANT_4[43]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[43]~input .bus_hold = "false";
defparam \CONSTANT_4[43]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[43]~86 (
// Equation(s):
// \inst1|result[43]~86_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout  & ((\CONSTANT_4[43]~input_o  & (\inst1|result[42]~85  & VCC)) # (!\CONSTANT_4[43]~input_o  & (!\inst1|result[42]~85 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout  & ((\CONSTANT_4[43]~input_o  & (!\inst1|result[42]~85 )) # (!\CONSTANT_4[43]~input_o  & ((\inst1|result[42]~85 ) # (GND)))))
// \inst1|result[43]~87  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout  & (!\CONSTANT_4[43]~input_o  & !\inst1|result[42]~85 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout  & 
// ((!\inst1|result[42]~85 ) # (!\CONSTANT_4[43]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21~portbdataout ),
	.datab(\CONSTANT_4[43]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[42]~85 ),
	.combout(\inst1|result[43]~86_combout ),
	.cout(\inst1|result[43]~87 ));
// synopsys translate_off
defparam \inst1|result[43]~86 .lut_mask = 16'h9617;
defparam \inst1|result[43]~86 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~20 (
// Equation(s):
// \inst1|Add0~20_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[43]~84_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[43]~86_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[43]~86_combout ))))

	.dataa(\inst35|result[43]~84_combout ),
	.datab(\inst1|result[43]~86_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~20 .lut_mask = 16'hACCC;
defparam \inst1|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[43] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [43]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[43] .is_wysiwyg = "true";
defparam \inst5|OldValue[43] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [43]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_first_bit_number = 21;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_first_bit_number = 21;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a21 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[44]~86 (
// Equation(s):
// \inst35|result[44]~86_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[43]~85  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[43]~85 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[43]~85 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[43]~85 ) # (GND)))))
// \inst35|result[44]~87  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[43]~85 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout  & 
// ((!\inst35|result[43]~85 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[43]~85 ),
	.combout(\inst35|result[44]~86_combout ),
	.cout(\inst35|result[44]~87 ));
// synopsys translate_off
defparam \inst35|result[44]~86 .lut_mask = 16'h9617;
defparam \inst35|result[44]~86 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[44]~input (
	.i(CONSTANT_4[44]),
	.ibar(gnd),
	.o(\CONSTANT_4[44]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[44]~input .bus_hold = "false";
defparam \CONSTANT_4[44]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[44]~88 (
// Equation(s):
// \inst1|result[44]~88_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout  $ (\CONSTANT_4[44]~input_o  $ (!\inst1|result[43]~87 )))) # (GND)
// \inst1|result[44]~89  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout  & ((\CONSTANT_4[44]~input_o ) # (!\inst1|result[43]~87 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout  & 
// (\CONSTANT_4[44]~input_o  & !\inst1|result[43]~87 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20~portbdataout ),
	.datab(\CONSTANT_4[44]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[43]~87 ),
	.combout(\inst1|result[44]~88_combout ),
	.cout(\inst1|result[44]~89 ));
// synopsys translate_off
defparam \inst1|result[44]~88 .lut_mask = 16'h698E;
defparam \inst1|result[44]~88 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~19 (
// Equation(s):
// \inst1|Add0~19_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[44]~86_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[44]~88_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[44]~88_combout ))))

	.dataa(\inst35|result[44]~86_combout ),
	.datab(\inst1|result[44]~88_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~19 .lut_mask = 16'hACCC;
defparam \inst1|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[44] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [44]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[44] .is_wysiwyg = "true";
defparam \inst5|OldValue[44] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [44]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_first_bit_number = 20;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_first_bit_number = 20;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a20 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[45]~88 (
// Equation(s):
// \inst35|result[45]~88_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[44]~87 )))) # (GND)
// \inst35|result[45]~89  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[44]~87 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[44]~87 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[44]~87 ),
	.combout(\inst35|result[45]~88_combout ),
	.cout(\inst35|result[45]~89 ));
// synopsys translate_off
defparam \inst35|result[45]~88 .lut_mask = 16'h698E;
defparam \inst35|result[45]~88 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[45]~input (
	.i(CONSTANT_4[45]),
	.ibar(gnd),
	.o(\CONSTANT_4[45]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[45]~input .bus_hold = "false";
defparam \CONSTANT_4[45]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[45]~90 (
// Equation(s):
// \inst1|result[45]~90_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout  & ((\CONSTANT_4[45]~input_o  & (\inst1|result[44]~89  & VCC)) # (!\CONSTANT_4[45]~input_o  & (!\inst1|result[44]~89 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout  & ((\CONSTANT_4[45]~input_o  & (!\inst1|result[44]~89 )) # (!\CONSTANT_4[45]~input_o  & ((\inst1|result[44]~89 ) # (GND)))))
// \inst1|result[45]~91  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout  & (!\CONSTANT_4[45]~input_o  & !\inst1|result[44]~89 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout  & 
// ((!\inst1|result[44]~89 ) # (!\CONSTANT_4[45]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19~portbdataout ),
	.datab(\CONSTANT_4[45]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[44]~89 ),
	.combout(\inst1|result[45]~90_combout ),
	.cout(\inst1|result[45]~91 ));
// synopsys translate_off
defparam \inst1|result[45]~90 .lut_mask = 16'h9617;
defparam \inst1|result[45]~90 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~18 (
// Equation(s):
// \inst1|Add0~18_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[45]~88_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[45]~90_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[45]~90_combout ))))

	.dataa(\inst35|result[45]~88_combout ),
	.datab(\inst1|result[45]~90_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~18 .lut_mask = 16'hACCC;
defparam \inst1|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[45] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [45]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[45] .is_wysiwyg = "true";
defparam \inst5|OldValue[45] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [45]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_first_bit_number = 19;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_first_bit_number = 19;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a19 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[46]~90 (
// Equation(s):
// \inst35|result[46]~90_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[45]~89  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[45]~89 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[45]~89 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[45]~89 ) # (GND)))))
// \inst35|result[46]~91  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[45]~89 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout  & 
// ((!\inst35|result[45]~89 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[45]~89 ),
	.combout(\inst35|result[46]~90_combout ),
	.cout(\inst35|result[46]~91 ));
// synopsys translate_off
defparam \inst35|result[46]~90 .lut_mask = 16'h9617;
defparam \inst35|result[46]~90 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[46]~input (
	.i(CONSTANT_4[46]),
	.ibar(gnd),
	.o(\CONSTANT_4[46]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[46]~input .bus_hold = "false";
defparam \CONSTANT_4[46]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[46]~92 (
// Equation(s):
// \inst1|result[46]~92_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout  $ (\CONSTANT_4[46]~input_o  $ (!\inst1|result[45]~91 )))) # (GND)
// \inst1|result[46]~93  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout  & ((\CONSTANT_4[46]~input_o ) # (!\inst1|result[45]~91 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout  & 
// (\CONSTANT_4[46]~input_o  & !\inst1|result[45]~91 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18~portbdataout ),
	.datab(\CONSTANT_4[46]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[45]~91 ),
	.combout(\inst1|result[46]~92_combout ),
	.cout(\inst1|result[46]~93 ));
// synopsys translate_off
defparam \inst1|result[46]~92 .lut_mask = 16'h698E;
defparam \inst1|result[46]~92 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~17 (
// Equation(s):
// \inst1|Add0~17_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[46]~90_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[46]~92_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[46]~92_combout ))))

	.dataa(\inst35|result[46]~90_combout ),
	.datab(\inst1|result[46]~92_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~17 .lut_mask = 16'hACCC;
defparam \inst1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[46] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [46]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[46] .is_wysiwyg = "true";
defparam \inst5|OldValue[46] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [46]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_first_bit_number = 18;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_first_bit_number = 18;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a18 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[47]~92 (
// Equation(s):
// \inst35|result[47]~92_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[46]~91 )))) # (GND)
// \inst35|result[47]~93  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[46]~91 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[46]~91 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[46]~91 ),
	.combout(\inst35|result[47]~92_combout ),
	.cout(\inst35|result[47]~93 ));
// synopsys translate_off
defparam \inst35|result[47]~92 .lut_mask = 16'h698E;
defparam \inst35|result[47]~92 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[47]~input (
	.i(CONSTANT_4[47]),
	.ibar(gnd),
	.o(\CONSTANT_4[47]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[47]~input .bus_hold = "false";
defparam \CONSTANT_4[47]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[47]~94 (
// Equation(s):
// \inst1|result[47]~94_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout  & ((\CONSTANT_4[47]~input_o  & (\inst1|result[46]~93  & VCC)) # (!\CONSTANT_4[47]~input_o  & (!\inst1|result[46]~93 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout  & ((\CONSTANT_4[47]~input_o  & (!\inst1|result[46]~93 )) # (!\CONSTANT_4[47]~input_o  & ((\inst1|result[46]~93 ) # (GND)))))
// \inst1|result[47]~95  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout  & (!\CONSTANT_4[47]~input_o  & !\inst1|result[46]~93 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout  & 
// ((!\inst1|result[46]~93 ) # (!\CONSTANT_4[47]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17~portbdataout ),
	.datab(\CONSTANT_4[47]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[46]~93 ),
	.combout(\inst1|result[47]~94_combout ),
	.cout(\inst1|result[47]~95 ));
// synopsys translate_off
defparam \inst1|result[47]~94 .lut_mask = 16'h9617;
defparam \inst1|result[47]~94 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~16 (
// Equation(s):
// \inst1|Add0~16_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[47]~92_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[47]~94_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[47]~94_combout ))))

	.dataa(\inst35|result[47]~92_combout ),
	.datab(\inst1|result[47]~94_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~16 .lut_mask = 16'hACCC;
defparam \inst1|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[47] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [47]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[47] .is_wysiwyg = "true";
defparam \inst5|OldValue[47] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [47]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_first_bit_number = 17;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_first_bit_number = 17;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a17 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[48]~94 (
// Equation(s):
// \inst35|result[48]~94_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[47]~93  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[47]~93 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[47]~93 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[47]~93 ) # (GND)))))
// \inst35|result[48]~95  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[47]~93 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout  & 
// ((!\inst35|result[47]~93 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[47]~93 ),
	.combout(\inst35|result[48]~94_combout ),
	.cout(\inst35|result[48]~95 ));
// synopsys translate_off
defparam \inst35|result[48]~94 .lut_mask = 16'h9617;
defparam \inst35|result[48]~94 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[48]~input (
	.i(CONSTANT_4[48]),
	.ibar(gnd),
	.o(\CONSTANT_4[48]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[48]~input .bus_hold = "false";
defparam \CONSTANT_4[48]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[48]~96 (
// Equation(s):
// \inst1|result[48]~96_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout  $ (\CONSTANT_4[48]~input_o  $ (!\inst1|result[47]~95 )))) # (GND)
// \inst1|result[48]~97  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout  & ((\CONSTANT_4[48]~input_o ) # (!\inst1|result[47]~95 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout  & 
// (\CONSTANT_4[48]~input_o  & !\inst1|result[47]~95 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16~portbdataout ),
	.datab(\CONSTANT_4[48]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[47]~95 ),
	.combout(\inst1|result[48]~96_combout ),
	.cout(\inst1|result[48]~97 ));
// synopsys translate_off
defparam \inst1|result[48]~96 .lut_mask = 16'h698E;
defparam \inst1|result[48]~96 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~15 (
// Equation(s):
// \inst1|Add0~15_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[48]~94_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[48]~96_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[48]~96_combout ))))

	.dataa(\inst35|result[48]~94_combout ),
	.datab(\inst1|result[48]~96_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~15 .lut_mask = 16'hACCC;
defparam \inst1|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[48] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [48]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[48] .is_wysiwyg = "true";
defparam \inst5|OldValue[48] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [48]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_first_bit_number = 16;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_first_bit_number = 16;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a16 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[49]~96 (
// Equation(s):
// \inst35|result[49]~96_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[48]~95 )))) # (GND)
// \inst35|result[49]~97  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[48]~95 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[48]~95 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[48]~95 ),
	.combout(\inst35|result[49]~96_combout ),
	.cout(\inst35|result[49]~97 ));
// synopsys translate_off
defparam \inst35|result[49]~96 .lut_mask = 16'h698E;
defparam \inst35|result[49]~96 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[49]~input (
	.i(CONSTANT_4[49]),
	.ibar(gnd),
	.o(\CONSTANT_4[49]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[49]~input .bus_hold = "false";
defparam \CONSTANT_4[49]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[49]~98 (
// Equation(s):
// \inst1|result[49]~98_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout  & ((\CONSTANT_4[49]~input_o  & (\inst1|result[48]~97  & VCC)) # (!\CONSTANT_4[49]~input_o  & (!\inst1|result[48]~97 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout  & ((\CONSTANT_4[49]~input_o  & (!\inst1|result[48]~97 )) # (!\CONSTANT_4[49]~input_o  & ((\inst1|result[48]~97 ) # (GND)))))
// \inst1|result[49]~99  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout  & (!\CONSTANT_4[49]~input_o  & !\inst1|result[48]~97 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout  & 
// ((!\inst1|result[48]~97 ) # (!\CONSTANT_4[49]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15~portbdataout ),
	.datab(\CONSTANT_4[49]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[48]~97 ),
	.combout(\inst1|result[49]~98_combout ),
	.cout(\inst1|result[49]~99 ));
// synopsys translate_off
defparam \inst1|result[49]~98 .lut_mask = 16'h9617;
defparam \inst1|result[49]~98 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~14 (
// Equation(s):
// \inst1|Add0~14_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[49]~96_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[49]~98_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[49]~98_combout ))))

	.dataa(\inst35|result[49]~96_combout ),
	.datab(\inst1|result[49]~98_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~14 .lut_mask = 16'hACCC;
defparam \inst1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[49] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [49]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[49] .is_wysiwyg = "true";
defparam \inst5|OldValue[49] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [49]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_first_bit_number = 15;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_first_bit_number = 15;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a15 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[50]~98 (
// Equation(s):
// \inst35|result[50]~98_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[49]~97  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[49]~97 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[49]~97 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[49]~97 ) # (GND)))))
// \inst35|result[50]~99  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[49]~97 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout  & 
// ((!\inst35|result[49]~97 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[49]~97 ),
	.combout(\inst35|result[50]~98_combout ),
	.cout(\inst35|result[50]~99 ));
// synopsys translate_off
defparam \inst35|result[50]~98 .lut_mask = 16'h9617;
defparam \inst35|result[50]~98 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[50]~input (
	.i(CONSTANT_4[50]),
	.ibar(gnd),
	.o(\CONSTANT_4[50]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[50]~input .bus_hold = "false";
defparam \CONSTANT_4[50]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[50]~100 (
// Equation(s):
// \inst1|result[50]~100_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout  $ (\CONSTANT_4[50]~input_o  $ (!\inst1|result[49]~99 )))) # (GND)
// \inst1|result[50]~101  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout  & ((\CONSTANT_4[50]~input_o ) # (!\inst1|result[49]~99 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout  & 
// (\CONSTANT_4[50]~input_o  & !\inst1|result[49]~99 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14~portbdataout ),
	.datab(\CONSTANT_4[50]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[49]~99 ),
	.combout(\inst1|result[50]~100_combout ),
	.cout(\inst1|result[50]~101 ));
// synopsys translate_off
defparam \inst1|result[50]~100 .lut_mask = 16'h698E;
defparam \inst1|result[50]~100 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~13 (
// Equation(s):
// \inst1|Add0~13_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[50]~98_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[50]~100_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[50]~100_combout ))))

	.dataa(\inst35|result[50]~98_combout ),
	.datab(\inst1|result[50]~100_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~13 .lut_mask = 16'hACCC;
defparam \inst1|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[50] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [50]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[50] .is_wysiwyg = "true";
defparam \inst5|OldValue[50] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [50]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_first_bit_number = 14;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_first_bit_number = 14;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a14 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[51]~100 (
// Equation(s):
// \inst35|result[51]~100_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[50]~99 )))) # (GND)
// \inst35|result[51]~101  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[50]~99 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[50]~99 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[50]~99 ),
	.combout(\inst35|result[51]~100_combout ),
	.cout(\inst35|result[51]~101 ));
// synopsys translate_off
defparam \inst35|result[51]~100 .lut_mask = 16'h698E;
defparam \inst35|result[51]~100 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[51]~input (
	.i(CONSTANT_4[51]),
	.ibar(gnd),
	.o(\CONSTANT_4[51]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[51]~input .bus_hold = "false";
defparam \CONSTANT_4[51]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[51]~102 (
// Equation(s):
// \inst1|result[51]~102_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout  & ((\CONSTANT_4[51]~input_o  & (\inst1|result[50]~101  & VCC)) # (!\CONSTANT_4[51]~input_o  & (!\inst1|result[50]~101 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout  & ((\CONSTANT_4[51]~input_o  & (!\inst1|result[50]~101 )) # (!\CONSTANT_4[51]~input_o  & ((\inst1|result[50]~101 ) # (GND)))))
// \inst1|result[51]~103  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout  & (!\CONSTANT_4[51]~input_o  & !\inst1|result[50]~101 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout  & 
// ((!\inst1|result[50]~101 ) # (!\CONSTANT_4[51]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13~portbdataout ),
	.datab(\CONSTANT_4[51]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[50]~101 ),
	.combout(\inst1|result[51]~102_combout ),
	.cout(\inst1|result[51]~103 ));
// synopsys translate_off
defparam \inst1|result[51]~102 .lut_mask = 16'h9617;
defparam \inst1|result[51]~102 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~12 (
// Equation(s):
// \inst1|Add0~12_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[51]~100_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[51]~102_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[51]~102_combout ))))

	.dataa(\inst35|result[51]~100_combout ),
	.datab(\inst1|result[51]~102_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~12 .lut_mask = 16'hACCC;
defparam \inst1|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[51] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [51]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[51] .is_wysiwyg = "true";
defparam \inst5|OldValue[51] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [51]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_first_bit_number = 13;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_first_bit_number = 13;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a13 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[52]~102 (
// Equation(s):
// \inst35|result[52]~102_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[51]~101  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[51]~101 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[51]~101 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[51]~101 ) # (GND)))))
// \inst35|result[52]~103  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[51]~101 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout  & 
// ((!\inst35|result[51]~101 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[51]~101 ),
	.combout(\inst35|result[52]~102_combout ),
	.cout(\inst35|result[52]~103 ));
// synopsys translate_off
defparam \inst35|result[52]~102 .lut_mask = 16'h9617;
defparam \inst35|result[52]~102 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[52]~input (
	.i(CONSTANT_4[52]),
	.ibar(gnd),
	.o(\CONSTANT_4[52]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[52]~input .bus_hold = "false";
defparam \CONSTANT_4[52]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[52]~104 (
// Equation(s):
// \inst1|result[52]~104_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout  $ (\CONSTANT_4[52]~input_o  $ (!\inst1|result[51]~103 )))) # (GND)
// \inst1|result[52]~105  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout  & ((\CONSTANT_4[52]~input_o ) # (!\inst1|result[51]~103 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout  & 
// (\CONSTANT_4[52]~input_o  & !\inst1|result[51]~103 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12~portbdataout ),
	.datab(\CONSTANT_4[52]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[51]~103 ),
	.combout(\inst1|result[52]~104_combout ),
	.cout(\inst1|result[52]~105 ));
// synopsys translate_off
defparam \inst1|result[52]~104 .lut_mask = 16'h698E;
defparam \inst1|result[52]~104 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~11 (
// Equation(s):
// \inst1|Add0~11_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[52]~102_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[52]~104_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[52]~104_combout ))))

	.dataa(\inst35|result[52]~102_combout ),
	.datab(\inst1|result[52]~104_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~11 .lut_mask = 16'hACCC;
defparam \inst1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[52] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [52]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[52] .is_wysiwyg = "true";
defparam \inst5|OldValue[52] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [52]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_first_bit_number = 12;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_first_bit_number = 12;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a12 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[53]~104 (
// Equation(s):
// \inst35|result[53]~104_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[52]~103 )))) # (GND)
// \inst35|result[53]~105  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[52]~103 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[52]~103 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[52]~103 ),
	.combout(\inst35|result[53]~104_combout ),
	.cout(\inst35|result[53]~105 ));
// synopsys translate_off
defparam \inst35|result[53]~104 .lut_mask = 16'h698E;
defparam \inst35|result[53]~104 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[53]~input (
	.i(CONSTANT_4[53]),
	.ibar(gnd),
	.o(\CONSTANT_4[53]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[53]~input .bus_hold = "false";
defparam \CONSTANT_4[53]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[53]~106 (
// Equation(s):
// \inst1|result[53]~106_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout  & ((\CONSTANT_4[53]~input_o  & (\inst1|result[52]~105  & VCC)) # (!\CONSTANT_4[53]~input_o  & (!\inst1|result[52]~105 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout  & ((\CONSTANT_4[53]~input_o  & (!\inst1|result[52]~105 )) # (!\CONSTANT_4[53]~input_o  & ((\inst1|result[52]~105 ) # (GND)))))
// \inst1|result[53]~107  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout  & (!\CONSTANT_4[53]~input_o  & !\inst1|result[52]~105 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout  & 
// ((!\inst1|result[52]~105 ) # (!\CONSTANT_4[53]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11~portbdataout ),
	.datab(\CONSTANT_4[53]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[52]~105 ),
	.combout(\inst1|result[53]~106_combout ),
	.cout(\inst1|result[53]~107 ));
// synopsys translate_off
defparam \inst1|result[53]~106 .lut_mask = 16'h9617;
defparam \inst1|result[53]~106 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~10 (
// Equation(s):
// \inst1|Add0~10_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[53]~104_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[53]~106_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[53]~106_combout ))))

	.dataa(\inst35|result[53]~104_combout ),
	.datab(\inst1|result[53]~106_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~10 .lut_mask = 16'hACCC;
defparam \inst1|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[53] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [53]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[53] .is_wysiwyg = "true";
defparam \inst5|OldValue[53] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [53]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_first_bit_number = 11;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_first_bit_number = 11;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a11 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[54]~106 (
// Equation(s):
// \inst35|result[54]~106_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[53]~105  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[53]~105 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[53]~105 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[53]~105 ) # (GND)))))
// \inst35|result[54]~107  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[53]~105 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout  & 
// ((!\inst35|result[53]~105 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[53]~105 ),
	.combout(\inst35|result[54]~106_combout ),
	.cout(\inst35|result[54]~107 ));
// synopsys translate_off
defparam \inst35|result[54]~106 .lut_mask = 16'h9617;
defparam \inst35|result[54]~106 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[54]~input (
	.i(CONSTANT_4[54]),
	.ibar(gnd),
	.o(\CONSTANT_4[54]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[54]~input .bus_hold = "false";
defparam \CONSTANT_4[54]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[54]~108 (
// Equation(s):
// \inst1|result[54]~108_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout  $ (\CONSTANT_4[54]~input_o  $ (!\inst1|result[53]~107 )))) # (GND)
// \inst1|result[54]~109  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout  & ((\CONSTANT_4[54]~input_o ) # (!\inst1|result[53]~107 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout  & 
// (\CONSTANT_4[54]~input_o  & !\inst1|result[53]~107 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10~portbdataout ),
	.datab(\CONSTANT_4[54]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[53]~107 ),
	.combout(\inst1|result[54]~108_combout ),
	.cout(\inst1|result[54]~109 ));
// synopsys translate_off
defparam \inst1|result[54]~108 .lut_mask = 16'h698E;
defparam \inst1|result[54]~108 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~9 (
// Equation(s):
// \inst1|Add0~9_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[54]~106_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[54]~108_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[54]~108_combout ))))

	.dataa(\inst35|result[54]~106_combout ),
	.datab(\inst1|result[54]~108_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~9 .lut_mask = 16'hACCC;
defparam \inst1|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[54] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [54]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[54] .is_wysiwyg = "true";
defparam \inst5|OldValue[54] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [54]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_first_bit_number = 10;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_first_bit_number = 10;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a10 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[55]~108 (
// Equation(s):
// \inst35|result[55]~108_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[54]~107 )))) # (GND)
// \inst35|result[55]~109  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[54]~107 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[54]~107 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[54]~107 ),
	.combout(\inst35|result[55]~108_combout ),
	.cout(\inst35|result[55]~109 ));
// synopsys translate_off
defparam \inst35|result[55]~108 .lut_mask = 16'h698E;
defparam \inst35|result[55]~108 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[55]~input (
	.i(CONSTANT_4[55]),
	.ibar(gnd),
	.o(\CONSTANT_4[55]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[55]~input .bus_hold = "false";
defparam \CONSTANT_4[55]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[55]~110 (
// Equation(s):
// \inst1|result[55]~110_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout  & ((\CONSTANT_4[55]~input_o  & (\inst1|result[54]~109  & VCC)) # (!\CONSTANT_4[55]~input_o  & (!\inst1|result[54]~109 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout  & ((\CONSTANT_4[55]~input_o  & (!\inst1|result[54]~109 )) # (!\CONSTANT_4[55]~input_o  & ((\inst1|result[54]~109 ) # (GND)))))
// \inst1|result[55]~111  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout  & (!\CONSTANT_4[55]~input_o  & !\inst1|result[54]~109 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout  & 
// ((!\inst1|result[54]~109 ) # (!\CONSTANT_4[55]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9~portbdataout ),
	.datab(\CONSTANT_4[55]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[54]~109 ),
	.combout(\inst1|result[55]~110_combout ),
	.cout(\inst1|result[55]~111 ));
// synopsys translate_off
defparam \inst1|result[55]~110 .lut_mask = 16'h9617;
defparam \inst1|result[55]~110 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~8 (
// Equation(s):
// \inst1|Add0~8_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[55]~108_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[55]~110_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[55]~110_combout ))))

	.dataa(\inst35|result[55]~108_combout ),
	.datab(\inst1|result[55]~110_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~8 .lut_mask = 16'hACCC;
defparam \inst1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[55] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [55]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[55] .is_wysiwyg = "true";
defparam \inst5|OldValue[55] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [55]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_first_bit_number = 9;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_first_bit_number = 9;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a9 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[56]~110 (
// Equation(s):
// \inst35|result[56]~110_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[55]~109  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[55]~109 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[55]~109 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[55]~109 ) # (GND)))))
// \inst35|result[56]~111  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[55]~109 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout  & 
// ((!\inst35|result[55]~109 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[55]~109 ),
	.combout(\inst35|result[56]~110_combout ),
	.cout(\inst35|result[56]~111 ));
// synopsys translate_off
defparam \inst35|result[56]~110 .lut_mask = 16'h9617;
defparam \inst35|result[56]~110 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[56]~input (
	.i(CONSTANT_4[56]),
	.ibar(gnd),
	.o(\CONSTANT_4[56]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[56]~input .bus_hold = "false";
defparam \CONSTANT_4[56]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[56]~112 (
// Equation(s):
// \inst1|result[56]~112_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout  $ (\CONSTANT_4[56]~input_o  $ (!\inst1|result[55]~111 )))) # (GND)
// \inst1|result[56]~113  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout  & ((\CONSTANT_4[56]~input_o ) # (!\inst1|result[55]~111 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout  & 
// (\CONSTANT_4[56]~input_o  & !\inst1|result[55]~111 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8~portbdataout ),
	.datab(\CONSTANT_4[56]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[55]~111 ),
	.combout(\inst1|result[56]~112_combout ),
	.cout(\inst1|result[56]~113 ));
// synopsys translate_off
defparam \inst1|result[56]~112 .lut_mask = 16'h698E;
defparam \inst1|result[56]~112 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~7 (
// Equation(s):
// \inst1|Add0~7_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[56]~110_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[56]~112_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[56]~112_combout ))))

	.dataa(\inst35|result[56]~110_combout ),
	.datab(\inst1|result[56]~112_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~7 .lut_mask = 16'hACCC;
defparam \inst1|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[56] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [56]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[56] .is_wysiwyg = "true";
defparam \inst5|OldValue[56] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [56]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_first_bit_number = 8;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_first_bit_number = 8;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a8 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[57]~112 (
// Equation(s):
// \inst35|result[57]~112_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[56]~111 )))) # (GND)
// \inst35|result[57]~113  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[56]~111 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[56]~111 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[56]~111 ),
	.combout(\inst35|result[57]~112_combout ),
	.cout(\inst35|result[57]~113 ));
// synopsys translate_off
defparam \inst35|result[57]~112 .lut_mask = 16'h698E;
defparam \inst35|result[57]~112 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[57]~input (
	.i(CONSTANT_4[57]),
	.ibar(gnd),
	.o(\CONSTANT_4[57]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[57]~input .bus_hold = "false";
defparam \CONSTANT_4[57]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[57]~114 (
// Equation(s):
// \inst1|result[57]~114_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout  & ((\CONSTANT_4[57]~input_o  & (\inst1|result[56]~113  & VCC)) # (!\CONSTANT_4[57]~input_o  & (!\inst1|result[56]~113 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout  & ((\CONSTANT_4[57]~input_o  & (!\inst1|result[56]~113 )) # (!\CONSTANT_4[57]~input_o  & ((\inst1|result[56]~113 ) # (GND)))))
// \inst1|result[57]~115  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout  & (!\CONSTANT_4[57]~input_o  & !\inst1|result[56]~113 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout  & 
// ((!\inst1|result[56]~113 ) # (!\CONSTANT_4[57]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7~portbdataout ),
	.datab(\CONSTANT_4[57]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[56]~113 ),
	.combout(\inst1|result[57]~114_combout ),
	.cout(\inst1|result[57]~115 ));
// synopsys translate_off
defparam \inst1|result[57]~114 .lut_mask = 16'h9617;
defparam \inst1|result[57]~114 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~6 (
// Equation(s):
// \inst1|Add0~6_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[57]~112_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[57]~114_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[57]~114_combout ))))

	.dataa(\inst35|result[57]~112_combout ),
	.datab(\inst1|result[57]~114_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~6 .lut_mask = 16'hACCC;
defparam \inst1|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[57] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [57]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[57] .is_wysiwyg = "true";
defparam \inst5|OldValue[57] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [57]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_first_bit_number = 7;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_first_bit_number = 7;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a7 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[58]~114 (
// Equation(s):
// \inst35|result[58]~114_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[57]~113  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[57]~113 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[57]~113 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[57]~113 ) # (GND)))))
// \inst35|result[58]~115  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[57]~113 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout  & 
// ((!\inst35|result[57]~113 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[57]~113 ),
	.combout(\inst35|result[58]~114_combout ),
	.cout(\inst35|result[58]~115 ));
// synopsys translate_off
defparam \inst35|result[58]~114 .lut_mask = 16'h9617;
defparam \inst35|result[58]~114 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[58]~input (
	.i(CONSTANT_4[58]),
	.ibar(gnd),
	.o(\CONSTANT_4[58]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[58]~input .bus_hold = "false";
defparam \CONSTANT_4[58]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[58]~116 (
// Equation(s):
// \inst1|result[58]~116_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout  $ (\CONSTANT_4[58]~input_o  $ (!\inst1|result[57]~115 )))) # (GND)
// \inst1|result[58]~117  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout  & ((\CONSTANT_4[58]~input_o ) # (!\inst1|result[57]~115 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout  & 
// (\CONSTANT_4[58]~input_o  & !\inst1|result[57]~115 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6~portbdataout ),
	.datab(\CONSTANT_4[58]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[57]~115 ),
	.combout(\inst1|result[58]~116_combout ),
	.cout(\inst1|result[58]~117 ));
// synopsys translate_off
defparam \inst1|result[58]~116 .lut_mask = 16'h698E;
defparam \inst1|result[58]~116 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~5 (
// Equation(s):
// \inst1|Add0~5_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[58]~114_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[58]~116_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[58]~116_combout ))))

	.dataa(\inst35|result[58]~114_combout ),
	.datab(\inst1|result[58]~116_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~5 .lut_mask = 16'hACCC;
defparam \inst1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[58] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [58]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[58] .is_wysiwyg = "true";
defparam \inst5|OldValue[58] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [58]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_first_bit_number = 6;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_first_bit_number = 6;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a6 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[59]~116 (
// Equation(s):
// \inst35|result[59]~116_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[58]~115 )))) # (GND)
// \inst35|result[59]~117  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[58]~115 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[58]~115 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[58]~115 ),
	.combout(\inst35|result[59]~116_combout ),
	.cout(\inst35|result[59]~117 ));
// synopsys translate_off
defparam \inst35|result[59]~116 .lut_mask = 16'h698E;
defparam \inst35|result[59]~116 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[59]~input (
	.i(CONSTANT_4[59]),
	.ibar(gnd),
	.o(\CONSTANT_4[59]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[59]~input .bus_hold = "false";
defparam \CONSTANT_4[59]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[59]~118 (
// Equation(s):
// \inst1|result[59]~118_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout  & ((\CONSTANT_4[59]~input_o  & (\inst1|result[58]~117  & VCC)) # (!\CONSTANT_4[59]~input_o  & (!\inst1|result[58]~117 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout  & ((\CONSTANT_4[59]~input_o  & (!\inst1|result[58]~117 )) # (!\CONSTANT_4[59]~input_o  & ((\inst1|result[58]~117 ) # (GND)))))
// \inst1|result[59]~119  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout  & (!\CONSTANT_4[59]~input_o  & !\inst1|result[58]~117 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout  & 
// ((!\inst1|result[58]~117 ) # (!\CONSTANT_4[59]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5~portbdataout ),
	.datab(\CONSTANT_4[59]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[58]~117 ),
	.combout(\inst1|result[59]~118_combout ),
	.cout(\inst1|result[59]~119 ));
// synopsys translate_off
defparam \inst1|result[59]~118 .lut_mask = 16'h9617;
defparam \inst1|result[59]~118 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~4 (
// Equation(s):
// \inst1|Add0~4_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[59]~116_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[59]~118_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[59]~118_combout ))))

	.dataa(\inst35|result[59]~116_combout ),
	.datab(\inst1|result[59]~118_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~4 .lut_mask = 16'hACCC;
defparam \inst1|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[59] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [59]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[59] .is_wysiwyg = "true";
defparam \inst5|OldValue[59] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [59]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_first_bit_number = 5;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_first_bit_number = 5;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a5 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[60]~118 (
// Equation(s):
// \inst35|result[60]~118_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[59]~117  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[59]~117 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[59]~117 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[59]~117 ) # (GND)))))
// \inst35|result[60]~119  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[59]~117 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout  & 
// ((!\inst35|result[59]~117 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[59]~117 ),
	.combout(\inst35|result[60]~118_combout ),
	.cout(\inst35|result[60]~119 ));
// synopsys translate_off
defparam \inst35|result[60]~118 .lut_mask = 16'h9617;
defparam \inst35|result[60]~118 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[60]~input (
	.i(CONSTANT_4[60]),
	.ibar(gnd),
	.o(\CONSTANT_4[60]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[60]~input .bus_hold = "false";
defparam \CONSTANT_4[60]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[60]~120 (
// Equation(s):
// \inst1|result[60]~120_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout  $ (\CONSTANT_4[60]~input_o  $ (!\inst1|result[59]~119 )))) # (GND)
// \inst1|result[60]~121  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout  & ((\CONSTANT_4[60]~input_o ) # (!\inst1|result[59]~119 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout  & 
// (\CONSTANT_4[60]~input_o  & !\inst1|result[59]~119 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4~portbdataout ),
	.datab(\CONSTANT_4[60]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[59]~119 ),
	.combout(\inst1|result[60]~120_combout ),
	.cout(\inst1|result[60]~121 ));
// synopsys translate_off
defparam \inst1|result[60]~120 .lut_mask = 16'h698E;
defparam \inst1|result[60]~120 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~3 (
// Equation(s):
// \inst1|Add0~3_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[60]~118_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[60]~120_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[60]~120_combout ))))

	.dataa(\inst35|result[60]~118_combout ),
	.datab(\inst1|result[60]~120_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~3 .lut_mask = 16'hACCC;
defparam \inst1|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[60] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [60]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[60] .is_wysiwyg = "true";
defparam \inst5|OldValue[60] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [60]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_first_bit_number = 4;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_first_bit_number = 4;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a4 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[61]~120 (
// Equation(s):
// \inst35|result[61]~120_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[60]~119 )))) # (GND)
// \inst35|result[61]~121  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout  & ((\inst8|MEMIMM [11]) # (!\inst35|result[60]~119 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout  & (\inst8|MEMIMM 
// [11] & !\inst35|result[60]~119 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[60]~119 ),
	.combout(\inst35|result[61]~120_combout ),
	.cout(\inst35|result[61]~121 ));
// synopsys translate_off
defparam \inst35|result[61]~120 .lut_mask = 16'h698E;
defparam \inst35|result[61]~120 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[61]~input (
	.i(CONSTANT_4[61]),
	.ibar(gnd),
	.o(\CONSTANT_4[61]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[61]~input .bus_hold = "false";
defparam \CONSTANT_4[61]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[61]~122 (
// Equation(s):
// \inst1|result[61]~122_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout  & ((\CONSTANT_4[61]~input_o  & (\inst1|result[60]~121  & VCC)) # (!\CONSTANT_4[61]~input_o  & (!\inst1|result[60]~121 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout  & ((\CONSTANT_4[61]~input_o  & (!\inst1|result[60]~121 )) # (!\CONSTANT_4[61]~input_o  & ((\inst1|result[60]~121 ) # (GND)))))
// \inst1|result[61]~123  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout  & (!\CONSTANT_4[61]~input_o  & !\inst1|result[60]~121 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout  & 
// ((!\inst1|result[60]~121 ) # (!\CONSTANT_4[61]~input_o ))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3~portbdataout ),
	.datab(\CONSTANT_4[61]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[60]~121 ),
	.combout(\inst1|result[61]~122_combout ),
	.cout(\inst1|result[61]~123 ));
// synopsys translate_off
defparam \inst1|result[61]~122 .lut_mask = 16'h9617;
defparam \inst1|result[61]~122 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~2 (
// Equation(s):
// \inst1|Add0~2_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[61]~120_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[61]~122_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[61]~122_combout ))))

	.dataa(\inst35|result[61]~120_combout ),
	.datab(\inst1|result[61]~122_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~2 .lut_mask = 16'hACCC;
defparam \inst1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[61] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [61]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[61] .is_wysiwyg = "true";
defparam \inst5|OldValue[61] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [61]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_first_bit_number = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_first_bit_number = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a3 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[62]~122 (
// Equation(s):
// \inst35|result[62]~122_combout  = (\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout  & ((\inst8|MEMIMM [11] & (\inst35|result[61]~121  & VCC)) # (!\inst8|MEMIMM [11] & (!\inst35|result[61]~121 )))) # 
// (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout  & ((\inst8|MEMIMM [11] & (!\inst35|result[61]~121 )) # (!\inst8|MEMIMM [11] & ((\inst35|result[61]~121 ) # (GND)))))
// \inst35|result[62]~123  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout  & (!\inst8|MEMIMM [11] & !\inst35|result[61]~121 )) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout  & 
// ((!\inst35|result[61]~121 ) # (!\inst8|MEMIMM [11]))))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst35|result[61]~121 ),
	.combout(\inst35|result[62]~122_combout ),
	.cout(\inst35|result[62]~123 ));
// synopsys translate_off
defparam \inst35|result[62]~122 .lut_mask = 16'h9617;
defparam \inst35|result[62]~122 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[62]~input (
	.i(CONSTANT_4[62]),
	.ibar(gnd),
	.o(\CONSTANT_4[62]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[62]~input .bus_hold = "false";
defparam \CONSTANT_4[62]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[62]~124 (
// Equation(s):
// \inst1|result[62]~124_combout  = ((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout  $ (\CONSTANT_4[62]~input_o  $ (!\inst1|result[61]~123 )))) # (GND)
// \inst1|result[62]~125  = CARRY((\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout  & ((\CONSTANT_4[62]~input_o ) # (!\inst1|result[61]~123 ))) # (!\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout  & 
// (\CONSTANT_4[62]~input_o  & !\inst1|result[61]~123 )))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2~portbdataout ),
	.datab(\CONSTANT_4[62]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|result[61]~123 ),
	.combout(\inst1|result[62]~124_combout ),
	.cout(\inst1|result[62]~125 ));
// synopsys translate_off
defparam \inst1|result[62]~124 .lut_mask = 16'h698E;
defparam \inst1|result[62]~124 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~1 (
// Equation(s):
// \inst1|Add0~1_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[62]~122_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[62]~124_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[62]~124_combout ))))

	.dataa(\inst35|result[62]~122_combout ),
	.datab(\inst1|result[62]~124_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~1 .lut_mask = 16'hACCC;
defparam \inst1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[62] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [62]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[62] .is_wysiwyg = "true";
defparam \inst5|OldValue[62] .power_up = "low";
// synopsys translate_on

cycloneive_ram_block \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst5|OldValue [62]}),
	.portaaddr({\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\inst|EXM2R_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\inst|EXM2R_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\inst|EXM2R_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .data_interleave_offset_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .data_interleave_width_in_bits = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .logical_ram_name = "IDEXreg:inst|altshift_taps:EXM2R_rtl_0|shift_taps_g6m:auto_generated|altsyncram_bl31:altsyncram4|ALTSYNCRAM";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .operation_mode = "dual_port";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_byte_enable_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_data_out_clock = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_first_bit_number = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_address_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_address_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_address_width = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_data_out_clear = "none";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_data_out_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_data_width = 1;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_first_address = 0;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_first_bit_number = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_last_address = 2;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_logical_ram_depth = 3;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_logical_ram_width = 65;
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .port_b_read_enable_clock = "clock0";
defparam \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a2 .ram_block_type = "M9K";
// synopsys translate_on

cycloneive_lcell_comb \inst35|result[63]~124 (
// Equation(s):
// \inst35|result[63]~124_combout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1~portbdataout  $ (\inst8|MEMIMM [11] $ (!\inst35|result[62]~123 ))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1~portbdataout ),
	.datab(\inst8|MEMIMM [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst35|result[62]~123 ),
	.combout(\inst35|result[63]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst35|result[63]~124 .lut_mask = 16'h6969;
defparam \inst35|result[63]~124 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_io_ibuf \CONSTANT_4[63]~input (
	.i(CONSTANT_4[63]),
	.ibar(gnd),
	.o(\CONSTANT_4[63]~input_o ));
// synopsys translate_off
defparam \CONSTANT_4[63]~input .bus_hold = "false";
defparam \CONSTANT_4[63]~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \inst1|result[63]~126 (
// Equation(s):
// \inst1|result[63]~126_combout  = \inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1~portbdataout  $ (\CONSTANT_4[63]~input_o  $ (\inst1|result[62]~125 ))

	.dataa(\inst|EXM2R_rtl_0|auto_generated|altsyncram4|ram_block5a1~portbdataout ),
	.datab(\CONSTANT_4[63]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|result[62]~125 ),
	.combout(\inst1|result[63]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|result[63]~126 .lut_mask = 16'h9696;
defparam \inst1|result[63]~126 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \inst1|Add0~0 (
// Equation(s):
// \inst1|Add0~0_combout  = (\inst8|MEMzero~q  & ((\inst8|MEMBranch~q  & (\inst35|result[63]~124_combout )) # (!\inst8|MEMBranch~q  & ((\inst1|result[63]~126_combout ))))) # (!\inst8|MEMzero~q  & (((\inst1|result[63]~126_combout ))))

	.dataa(\inst35|result[63]~124_combout ),
	.datab(\inst1|result[63]~126_combout ),
	.datac(\inst8|MEMzero~q ),
	.datad(\inst8|MEMBranch~q ),
	.cin(gnd),
	.combout(\inst1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|Add0~0 .lut_mask = 16'hACCC;
defparam \inst1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \inst5|OldValue[63] (
	.clk(!\clock~input_o ),
	.d(\inst1|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|OldValue [63]),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|OldValue[63] .is_wysiwyg = "true";
defparam \inst5|OldValue[63] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \inst32|ForwardA[0]~3 (
// Equation(s):
// \inst32|ForwardA[0]~3_combout  = (\inst32|always0~5_combout  & !\inst32|ForwardA [1])

	.dataa(\inst32|always0~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst32|ForwardA [1]),
	.cin(gnd),
	.combout(\inst32|ForwardA[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|ForwardA[0]~3 .lut_mask = 16'h00AA;
defparam \inst32|ForwardA[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \inst32|ForwardB[0]~3 (
// Equation(s):
// \inst32|ForwardB[0]~3_combout  = (\inst32|always0~9_combout  & !\inst32|ForwardB [1])

	.dataa(\inst32|always0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst32|ForwardB [1]),
	.cin(gnd),
	.combout(\inst32|ForwardB[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst32|ForwardB[0]~3 .lut_mask = 16'h00AA;
defparam \inst32|ForwardB[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

assign ALUsrc = \ALUsrc~output_o ;

assign ADDRESS[63] = \ADDRESS[63]~output_o ;

assign ADDRESS[62] = \ADDRESS[62]~output_o ;

assign ADDRESS[61] = \ADDRESS[61]~output_o ;

assign ADDRESS[60] = \ADDRESS[60]~output_o ;

assign ADDRESS[59] = \ADDRESS[59]~output_o ;

assign ADDRESS[58] = \ADDRESS[58]~output_o ;

assign ADDRESS[57] = \ADDRESS[57]~output_o ;

assign ADDRESS[56] = \ADDRESS[56]~output_o ;

assign ADDRESS[55] = \ADDRESS[55]~output_o ;

assign ADDRESS[54] = \ADDRESS[54]~output_o ;

assign ADDRESS[53] = \ADDRESS[53]~output_o ;

assign ADDRESS[52] = \ADDRESS[52]~output_o ;

assign ADDRESS[51] = \ADDRESS[51]~output_o ;

assign ADDRESS[50] = \ADDRESS[50]~output_o ;

assign ADDRESS[49] = \ADDRESS[49]~output_o ;

assign ADDRESS[48] = \ADDRESS[48]~output_o ;

assign ADDRESS[47] = \ADDRESS[47]~output_o ;

assign ADDRESS[46] = \ADDRESS[46]~output_o ;

assign ADDRESS[45] = \ADDRESS[45]~output_o ;

assign ADDRESS[44] = \ADDRESS[44]~output_o ;

assign ADDRESS[43] = \ADDRESS[43]~output_o ;

assign ADDRESS[42] = \ADDRESS[42]~output_o ;

assign ADDRESS[41] = \ADDRESS[41]~output_o ;

assign ADDRESS[40] = \ADDRESS[40]~output_o ;

assign ADDRESS[39] = \ADDRESS[39]~output_o ;

assign ADDRESS[38] = \ADDRESS[38]~output_o ;

assign ADDRESS[37] = \ADDRESS[37]~output_o ;

assign ADDRESS[36] = \ADDRESS[36]~output_o ;

assign ADDRESS[35] = \ADDRESS[35]~output_o ;

assign ADDRESS[34] = \ADDRESS[34]~output_o ;

assign ADDRESS[33] = \ADDRESS[33]~output_o ;

assign ADDRESS[32] = \ADDRESS[32]~output_o ;

assign ADDRESS[31] = \ADDRESS[31]~output_o ;

assign ADDRESS[30] = \ADDRESS[30]~output_o ;

assign ADDRESS[29] = \ADDRESS[29]~output_o ;

assign ADDRESS[28] = \ADDRESS[28]~output_o ;

assign ADDRESS[27] = \ADDRESS[27]~output_o ;

assign ADDRESS[26] = \ADDRESS[26]~output_o ;

assign ADDRESS[25] = \ADDRESS[25]~output_o ;

assign ADDRESS[24] = \ADDRESS[24]~output_o ;

assign ADDRESS[23] = \ADDRESS[23]~output_o ;

assign ADDRESS[22] = \ADDRESS[22]~output_o ;

assign ADDRESS[21] = \ADDRESS[21]~output_o ;

assign ADDRESS[20] = \ADDRESS[20]~output_o ;

assign ADDRESS[19] = \ADDRESS[19]~output_o ;

assign ADDRESS[18] = \ADDRESS[18]~output_o ;

assign ADDRESS[17] = \ADDRESS[17]~output_o ;

assign ADDRESS[16] = \ADDRESS[16]~output_o ;

assign ADDRESS[15] = \ADDRESS[15]~output_o ;

assign ADDRESS[14] = \ADDRESS[14]~output_o ;

assign ADDRESS[13] = \ADDRESS[13]~output_o ;

assign ADDRESS[12] = \ADDRESS[12]~output_o ;

assign ADDRESS[11] = \ADDRESS[11]~output_o ;

assign ADDRESS[10] = \ADDRESS[10]~output_o ;

assign ADDRESS[9] = \ADDRESS[9]~output_o ;

assign ADDRESS[8] = \ADDRESS[8]~output_o ;

assign ADDRESS[7] = \ADDRESS[7]~output_o ;

assign ADDRESS[6] = \ADDRESS[6]~output_o ;

assign ADDRESS[5] = \ADDRESS[5]~output_o ;

assign ADDRESS[4] = \ADDRESS[4]~output_o ;

assign ADDRESS[3] = \ADDRESS[3]~output_o ;

assign ADDRESS[2] = \ADDRESS[2]~output_o ;

assign ADDRESS[1] = \ADDRESS[1]~output_o ;

assign ADDRESS[0] = \ADDRESS[0]~output_o ;

assign CURRENT_PC[63] = \CURRENT_PC[63]~output_o ;

assign CURRENT_PC[62] = \CURRENT_PC[62]~output_o ;

assign CURRENT_PC[61] = \CURRENT_PC[61]~output_o ;

assign CURRENT_PC[60] = \CURRENT_PC[60]~output_o ;

assign CURRENT_PC[59] = \CURRENT_PC[59]~output_o ;

assign CURRENT_PC[58] = \CURRENT_PC[58]~output_o ;

assign CURRENT_PC[57] = \CURRENT_PC[57]~output_o ;

assign CURRENT_PC[56] = \CURRENT_PC[56]~output_o ;

assign CURRENT_PC[55] = \CURRENT_PC[55]~output_o ;

assign CURRENT_PC[54] = \CURRENT_PC[54]~output_o ;

assign CURRENT_PC[53] = \CURRENT_PC[53]~output_o ;

assign CURRENT_PC[52] = \CURRENT_PC[52]~output_o ;

assign CURRENT_PC[51] = \CURRENT_PC[51]~output_o ;

assign CURRENT_PC[50] = \CURRENT_PC[50]~output_o ;

assign CURRENT_PC[49] = \CURRENT_PC[49]~output_o ;

assign CURRENT_PC[48] = \CURRENT_PC[48]~output_o ;

assign CURRENT_PC[47] = \CURRENT_PC[47]~output_o ;

assign CURRENT_PC[46] = \CURRENT_PC[46]~output_o ;

assign CURRENT_PC[45] = \CURRENT_PC[45]~output_o ;

assign CURRENT_PC[44] = \CURRENT_PC[44]~output_o ;

assign CURRENT_PC[43] = \CURRENT_PC[43]~output_o ;

assign CURRENT_PC[42] = \CURRENT_PC[42]~output_o ;

assign CURRENT_PC[41] = \CURRENT_PC[41]~output_o ;

assign CURRENT_PC[40] = \CURRENT_PC[40]~output_o ;

assign CURRENT_PC[39] = \CURRENT_PC[39]~output_o ;

assign CURRENT_PC[38] = \CURRENT_PC[38]~output_o ;

assign CURRENT_PC[37] = \CURRENT_PC[37]~output_o ;

assign CURRENT_PC[36] = \CURRENT_PC[36]~output_o ;

assign CURRENT_PC[35] = \CURRENT_PC[35]~output_o ;

assign CURRENT_PC[34] = \CURRENT_PC[34]~output_o ;

assign CURRENT_PC[33] = \CURRENT_PC[33]~output_o ;

assign CURRENT_PC[32] = \CURRENT_PC[32]~output_o ;

assign CURRENT_PC[31] = \CURRENT_PC[31]~output_o ;

assign CURRENT_PC[30] = \CURRENT_PC[30]~output_o ;

assign CURRENT_PC[29] = \CURRENT_PC[29]~output_o ;

assign CURRENT_PC[28] = \CURRENT_PC[28]~output_o ;

assign CURRENT_PC[27] = \CURRENT_PC[27]~output_o ;

assign CURRENT_PC[26] = \CURRENT_PC[26]~output_o ;

assign CURRENT_PC[25] = \CURRENT_PC[25]~output_o ;

assign CURRENT_PC[24] = \CURRENT_PC[24]~output_o ;

assign CURRENT_PC[23] = \CURRENT_PC[23]~output_o ;

assign CURRENT_PC[22] = \CURRENT_PC[22]~output_o ;

assign CURRENT_PC[21] = \CURRENT_PC[21]~output_o ;

assign CURRENT_PC[20] = \CURRENT_PC[20]~output_o ;

assign CURRENT_PC[19] = \CURRENT_PC[19]~output_o ;

assign CURRENT_PC[18] = \CURRENT_PC[18]~output_o ;

assign CURRENT_PC[17] = \CURRENT_PC[17]~output_o ;

assign CURRENT_PC[16] = \CURRENT_PC[16]~output_o ;

assign CURRENT_PC[15] = \CURRENT_PC[15]~output_o ;

assign CURRENT_PC[14] = \CURRENT_PC[14]~output_o ;

assign CURRENT_PC[13] = \CURRENT_PC[13]~output_o ;

assign CURRENT_PC[12] = \CURRENT_PC[12]~output_o ;

assign CURRENT_PC[11] = \CURRENT_PC[11]~output_o ;

assign CURRENT_PC[10] = \CURRENT_PC[10]~output_o ;

assign CURRENT_PC[9] = \CURRENT_PC[9]~output_o ;

assign CURRENT_PC[8] = \CURRENT_PC[8]~output_o ;

assign CURRENT_PC[7] = \CURRENT_PC[7]~output_o ;

assign CURRENT_PC[6] = \CURRENT_PC[6]~output_o ;

assign CURRENT_PC[5] = \CURRENT_PC[5]~output_o ;

assign CURRENT_PC[4] = \CURRENT_PC[4]~output_o ;

assign CURRENT_PC[3] = \CURRENT_PC[3]~output_o ;

assign CURRENT_PC[2] = \CURRENT_PC[2]~output_o ;

assign CURRENT_PC[1] = \CURRENT_PC[1]~output_o ;

assign CURRENT_PC[0] = \CURRENT_PC[0]~output_o ;

assign ForwardA[1] = \ForwardA[1]~output_o ;

assign ForwardA[0] = \ForwardA[0]~output_o ;

assign ForwardB[1] = \ForwardB[1]~output_o ;

assign ForwardB[0] = \ForwardB[0]~output_o ;

assign LOOK[63] = \LOOK[63]~output_o ;

assign LOOK[62] = \LOOK[62]~output_o ;

assign LOOK[61] = \LOOK[61]~output_o ;

assign LOOK[60] = \LOOK[60]~output_o ;

assign LOOK[59] = \LOOK[59]~output_o ;

assign LOOK[58] = \LOOK[58]~output_o ;

assign LOOK[57] = \LOOK[57]~output_o ;

assign LOOK[56] = \LOOK[56]~output_o ;

assign LOOK[55] = \LOOK[55]~output_o ;

assign LOOK[54] = \LOOK[54]~output_o ;

assign LOOK[53] = \LOOK[53]~output_o ;

assign LOOK[52] = \LOOK[52]~output_o ;

assign LOOK[51] = \LOOK[51]~output_o ;

assign LOOK[50] = \LOOK[50]~output_o ;

assign LOOK[49] = \LOOK[49]~output_o ;

assign LOOK[48] = \LOOK[48]~output_o ;

assign LOOK[47] = \LOOK[47]~output_o ;

assign LOOK[46] = \LOOK[46]~output_o ;

assign LOOK[45] = \LOOK[45]~output_o ;

assign LOOK[44] = \LOOK[44]~output_o ;

assign LOOK[43] = \LOOK[43]~output_o ;

assign LOOK[42] = \LOOK[42]~output_o ;

assign LOOK[41] = \LOOK[41]~output_o ;

assign LOOK[40] = \LOOK[40]~output_o ;

assign LOOK[39] = \LOOK[39]~output_o ;

assign LOOK[38] = \LOOK[38]~output_o ;

assign LOOK[37] = \LOOK[37]~output_o ;

assign LOOK[36] = \LOOK[36]~output_o ;

assign LOOK[35] = \LOOK[35]~output_o ;

assign LOOK[34] = \LOOK[34]~output_o ;

assign LOOK[33] = \LOOK[33]~output_o ;

assign LOOK[32] = \LOOK[32]~output_o ;

assign LOOK[31] = \LOOK[31]~output_o ;

assign LOOK[30] = \LOOK[30]~output_o ;

assign LOOK[29] = \LOOK[29]~output_o ;

assign LOOK[28] = \LOOK[28]~output_o ;

assign LOOK[27] = \LOOK[27]~output_o ;

assign LOOK[26] = \LOOK[26]~output_o ;

assign LOOK[25] = \LOOK[25]~output_o ;

assign LOOK[24] = \LOOK[24]~output_o ;

assign LOOK[23] = \LOOK[23]~output_o ;

assign LOOK[22] = \LOOK[22]~output_o ;

assign LOOK[21] = \LOOK[21]~output_o ;

assign LOOK[20] = \LOOK[20]~output_o ;

assign LOOK[19] = \LOOK[19]~output_o ;

assign LOOK[18] = \LOOK[18]~output_o ;

assign LOOK[17] = \LOOK[17]~output_o ;

assign LOOK[16] = \LOOK[16]~output_o ;

assign LOOK[15] = \LOOK[15]~output_o ;

assign LOOK[14] = \LOOK[14]~output_o ;

assign LOOK[13] = \LOOK[13]~output_o ;

assign LOOK[12] = \LOOK[12]~output_o ;

assign LOOK[11] = \LOOK[11]~output_o ;

assign LOOK[10] = \LOOK[10]~output_o ;

assign LOOK[9] = \LOOK[9]~output_o ;

assign LOOK[8] = \LOOK[8]~output_o ;

assign LOOK[7] = \LOOK[7]~output_o ;

assign LOOK[6] = \LOOK[6]~output_o ;

assign LOOK[5] = \LOOK[5]~output_o ;

assign LOOK[4] = \LOOK[4]~output_o ;

assign LOOK[3] = \LOOK[3]~output_o ;

assign LOOK[2] = \LOOK[2]~output_o ;

assign LOOK[1] = \LOOK[1]~output_o ;

assign LOOK[0] = \LOOK[0]~output_o ;

assign op1[63] = \op1[63]~output_o ;

assign op1[62] = \op1[62]~output_o ;

assign op1[61] = \op1[61]~output_o ;

assign op1[60] = \op1[60]~output_o ;

assign op1[59] = \op1[59]~output_o ;

assign op1[58] = \op1[58]~output_o ;

assign op1[57] = \op1[57]~output_o ;

assign op1[56] = \op1[56]~output_o ;

assign op1[55] = \op1[55]~output_o ;

assign op1[54] = \op1[54]~output_o ;

assign op1[53] = \op1[53]~output_o ;

assign op1[52] = \op1[52]~output_o ;

assign op1[51] = \op1[51]~output_o ;

assign op1[50] = \op1[50]~output_o ;

assign op1[49] = \op1[49]~output_o ;

assign op1[48] = \op1[48]~output_o ;

assign op1[47] = \op1[47]~output_o ;

assign op1[46] = \op1[46]~output_o ;

assign op1[45] = \op1[45]~output_o ;

assign op1[44] = \op1[44]~output_o ;

assign op1[43] = \op1[43]~output_o ;

assign op1[42] = \op1[42]~output_o ;

assign op1[41] = \op1[41]~output_o ;

assign op1[40] = \op1[40]~output_o ;

assign op1[39] = \op1[39]~output_o ;

assign op1[38] = \op1[38]~output_o ;

assign op1[37] = \op1[37]~output_o ;

assign op1[36] = \op1[36]~output_o ;

assign op1[35] = \op1[35]~output_o ;

assign op1[34] = \op1[34]~output_o ;

assign op1[33] = \op1[33]~output_o ;

assign op1[32] = \op1[32]~output_o ;

assign op1[31] = \op1[31]~output_o ;

assign op1[30] = \op1[30]~output_o ;

assign op1[29] = \op1[29]~output_o ;

assign op1[28] = \op1[28]~output_o ;

assign op1[27] = \op1[27]~output_o ;

assign op1[26] = \op1[26]~output_o ;

assign op1[25] = \op1[25]~output_o ;

assign op1[24] = \op1[24]~output_o ;

assign op1[23] = \op1[23]~output_o ;

assign op1[22] = \op1[22]~output_o ;

assign op1[21] = \op1[21]~output_o ;

assign op1[20] = \op1[20]~output_o ;

assign op1[19] = \op1[19]~output_o ;

assign op1[18] = \op1[18]~output_o ;

assign op1[17] = \op1[17]~output_o ;

assign op1[16] = \op1[16]~output_o ;

assign op1[15] = \op1[15]~output_o ;

assign op1[14] = \op1[14]~output_o ;

assign op1[13] = \op1[13]~output_o ;

assign op1[12] = \op1[12]~output_o ;

assign op1[11] = \op1[11]~output_o ;

assign op1[10] = \op1[10]~output_o ;

assign op1[9] = \op1[9]~output_o ;

assign op1[8] = \op1[8]~output_o ;

assign op1[7] = \op1[7]~output_o ;

assign op1[6] = \op1[6]~output_o ;

assign op1[5] = \op1[5]~output_o ;

assign op1[4] = \op1[4]~output_o ;

assign op1[3] = \op1[3]~output_o ;

assign op1[2] = \op1[2]~output_o ;

assign op1[1] = \op1[1]~output_o ;

assign op1[0] = \op1[0]~output_o ;

assign op2[63] = \op2[63]~output_o ;

assign op2[62] = \op2[62]~output_o ;

assign op2[61] = \op2[61]~output_o ;

assign op2[60] = \op2[60]~output_o ;

assign op2[59] = \op2[59]~output_o ;

assign op2[58] = \op2[58]~output_o ;

assign op2[57] = \op2[57]~output_o ;

assign op2[56] = \op2[56]~output_o ;

assign op2[55] = \op2[55]~output_o ;

assign op2[54] = \op2[54]~output_o ;

assign op2[53] = \op2[53]~output_o ;

assign op2[52] = \op2[52]~output_o ;

assign op2[51] = \op2[51]~output_o ;

assign op2[50] = \op2[50]~output_o ;

assign op2[49] = \op2[49]~output_o ;

assign op2[48] = \op2[48]~output_o ;

assign op2[47] = \op2[47]~output_o ;

assign op2[46] = \op2[46]~output_o ;

assign op2[45] = \op2[45]~output_o ;

assign op2[44] = \op2[44]~output_o ;

assign op2[43] = \op2[43]~output_o ;

assign op2[42] = \op2[42]~output_o ;

assign op2[41] = \op2[41]~output_o ;

assign op2[40] = \op2[40]~output_o ;

assign op2[39] = \op2[39]~output_o ;

assign op2[38] = \op2[38]~output_o ;

assign op2[37] = \op2[37]~output_o ;

assign op2[36] = \op2[36]~output_o ;

assign op2[35] = \op2[35]~output_o ;

assign op2[34] = \op2[34]~output_o ;

assign op2[33] = \op2[33]~output_o ;

assign op2[32] = \op2[32]~output_o ;

assign op2[31] = \op2[31]~output_o ;

assign op2[30] = \op2[30]~output_o ;

assign op2[29] = \op2[29]~output_o ;

assign op2[28] = \op2[28]~output_o ;

assign op2[27] = \op2[27]~output_o ;

assign op2[26] = \op2[26]~output_o ;

assign op2[25] = \op2[25]~output_o ;

assign op2[24] = \op2[24]~output_o ;

assign op2[23] = \op2[23]~output_o ;

assign op2[22] = \op2[22]~output_o ;

assign op2[21] = \op2[21]~output_o ;

assign op2[20] = \op2[20]~output_o ;

assign op2[19] = \op2[19]~output_o ;

assign op2[18] = \op2[18]~output_o ;

assign op2[17] = \op2[17]~output_o ;

assign op2[16] = \op2[16]~output_o ;

assign op2[15] = \op2[15]~output_o ;

assign op2[14] = \op2[14]~output_o ;

assign op2[13] = \op2[13]~output_o ;

assign op2[12] = \op2[12]~output_o ;

assign op2[11] = \op2[11]~output_o ;

assign op2[10] = \op2[10]~output_o ;

assign op2[9] = \op2[9]~output_o ;

assign op2[8] = \op2[8]~output_o ;

assign op2[7] = \op2[7]~output_o ;

assign op2[6] = \op2[6]~output_o ;

assign op2[5] = \op2[5]~output_o ;

assign op2[4] = \op2[4]~output_o ;

assign op2[3] = \op2[3]~output_o ;

assign op2[2] = \op2[2]~output_o ;

assign op2[1] = \op2[1]~output_o ;

assign op2[0] = \op2[0]~output_o ;

assign PROBE[63] = \PROBE[63]~output_o ;

assign PROBE[62] = \PROBE[62]~output_o ;

assign PROBE[61] = \PROBE[61]~output_o ;

assign PROBE[60] = \PROBE[60]~output_o ;

assign PROBE[59] = \PROBE[59]~output_o ;

assign PROBE[58] = \PROBE[58]~output_o ;

assign PROBE[57] = \PROBE[57]~output_o ;

assign PROBE[56] = \PROBE[56]~output_o ;

assign PROBE[55] = \PROBE[55]~output_o ;

assign PROBE[54] = \PROBE[54]~output_o ;

assign PROBE[53] = \PROBE[53]~output_o ;

assign PROBE[52] = \PROBE[52]~output_o ;

assign PROBE[51] = \PROBE[51]~output_o ;

assign PROBE[50] = \PROBE[50]~output_o ;

assign PROBE[49] = \PROBE[49]~output_o ;

assign PROBE[48] = \PROBE[48]~output_o ;

assign PROBE[47] = \PROBE[47]~output_o ;

assign PROBE[46] = \PROBE[46]~output_o ;

assign PROBE[45] = \PROBE[45]~output_o ;

assign PROBE[44] = \PROBE[44]~output_o ;

assign PROBE[43] = \PROBE[43]~output_o ;

assign PROBE[42] = \PROBE[42]~output_o ;

assign PROBE[41] = \PROBE[41]~output_o ;

assign PROBE[40] = \PROBE[40]~output_o ;

assign PROBE[39] = \PROBE[39]~output_o ;

assign PROBE[38] = \PROBE[38]~output_o ;

assign PROBE[37] = \PROBE[37]~output_o ;

assign PROBE[36] = \PROBE[36]~output_o ;

assign PROBE[35] = \PROBE[35]~output_o ;

assign PROBE[34] = \PROBE[34]~output_o ;

assign PROBE[33] = \PROBE[33]~output_o ;

assign PROBE[32] = \PROBE[32]~output_o ;

assign PROBE[31] = \PROBE[31]~output_o ;

assign PROBE[30] = \PROBE[30]~output_o ;

assign PROBE[29] = \PROBE[29]~output_o ;

assign PROBE[28] = \PROBE[28]~output_o ;

assign PROBE[27] = \PROBE[27]~output_o ;

assign PROBE[26] = \PROBE[26]~output_o ;

assign PROBE[25] = \PROBE[25]~output_o ;

assign PROBE[24] = \PROBE[24]~output_o ;

assign PROBE[23] = \PROBE[23]~output_o ;

assign PROBE[22] = \PROBE[22]~output_o ;

assign PROBE[21] = \PROBE[21]~output_o ;

assign PROBE[20] = \PROBE[20]~output_o ;

assign PROBE[19] = \PROBE[19]~output_o ;

assign PROBE[18] = \PROBE[18]~output_o ;

assign PROBE[17] = \PROBE[17]~output_o ;

assign PROBE[16] = \PROBE[16]~output_o ;

assign PROBE[15] = \PROBE[15]~output_o ;

assign PROBE[14] = \PROBE[14]~output_o ;

assign PROBE[13] = \PROBE[13]~output_o ;

assign PROBE[12] = \PROBE[12]~output_o ;

assign PROBE[11] = \PROBE[11]~output_o ;

assign PROBE[10] = \PROBE[10]~output_o ;

assign PROBE[9] = \PROBE[9]~output_o ;

assign PROBE[8] = \PROBE[8]~output_o ;

assign PROBE[7] = \PROBE[7]~output_o ;

assign PROBE[6] = \PROBE[6]~output_o ;

assign PROBE[5] = \PROBE[5]~output_o ;

assign PROBE[4] = \PROBE[4]~output_o ;

assign PROBE[3] = \PROBE[3]~output_o ;

assign PROBE[2] = \PROBE[2]~output_o ;

assign PROBE[1] = \PROBE[1]~output_o ;

assign PROBE[0] = \PROBE[0]~output_o ;

assign READ_VALUE[63] = \READ_VALUE[63]~output_o ;

assign READ_VALUE[62] = \READ_VALUE[62]~output_o ;

assign READ_VALUE[61] = \READ_VALUE[61]~output_o ;

assign READ_VALUE[60] = \READ_VALUE[60]~output_o ;

assign READ_VALUE[59] = \READ_VALUE[59]~output_o ;

assign READ_VALUE[58] = \READ_VALUE[58]~output_o ;

assign READ_VALUE[57] = \READ_VALUE[57]~output_o ;

assign READ_VALUE[56] = \READ_VALUE[56]~output_o ;

assign READ_VALUE[55] = \READ_VALUE[55]~output_o ;

assign READ_VALUE[54] = \READ_VALUE[54]~output_o ;

assign READ_VALUE[53] = \READ_VALUE[53]~output_o ;

assign READ_VALUE[52] = \READ_VALUE[52]~output_o ;

assign READ_VALUE[51] = \READ_VALUE[51]~output_o ;

assign READ_VALUE[50] = \READ_VALUE[50]~output_o ;

assign READ_VALUE[49] = \READ_VALUE[49]~output_o ;

assign READ_VALUE[48] = \READ_VALUE[48]~output_o ;

assign READ_VALUE[47] = \READ_VALUE[47]~output_o ;

assign READ_VALUE[46] = \READ_VALUE[46]~output_o ;

assign READ_VALUE[45] = \READ_VALUE[45]~output_o ;

assign READ_VALUE[44] = \READ_VALUE[44]~output_o ;

assign READ_VALUE[43] = \READ_VALUE[43]~output_o ;

assign READ_VALUE[42] = \READ_VALUE[42]~output_o ;

assign READ_VALUE[41] = \READ_VALUE[41]~output_o ;

assign READ_VALUE[40] = \READ_VALUE[40]~output_o ;

assign READ_VALUE[39] = \READ_VALUE[39]~output_o ;

assign READ_VALUE[38] = \READ_VALUE[38]~output_o ;

assign READ_VALUE[37] = \READ_VALUE[37]~output_o ;

assign READ_VALUE[36] = \READ_VALUE[36]~output_o ;

assign READ_VALUE[35] = \READ_VALUE[35]~output_o ;

assign READ_VALUE[34] = \READ_VALUE[34]~output_o ;

assign READ_VALUE[33] = \READ_VALUE[33]~output_o ;

assign READ_VALUE[32] = \READ_VALUE[32]~output_o ;

assign READ_VALUE[31] = \READ_VALUE[31]~output_o ;

assign READ_VALUE[30] = \READ_VALUE[30]~output_o ;

assign READ_VALUE[29] = \READ_VALUE[29]~output_o ;

assign READ_VALUE[28] = \READ_VALUE[28]~output_o ;

assign READ_VALUE[27] = \READ_VALUE[27]~output_o ;

assign READ_VALUE[26] = \READ_VALUE[26]~output_o ;

assign READ_VALUE[25] = \READ_VALUE[25]~output_o ;

assign READ_VALUE[24] = \READ_VALUE[24]~output_o ;

assign READ_VALUE[23] = \READ_VALUE[23]~output_o ;

assign READ_VALUE[22] = \READ_VALUE[22]~output_o ;

assign READ_VALUE[21] = \READ_VALUE[21]~output_o ;

assign READ_VALUE[20] = \READ_VALUE[20]~output_o ;

assign READ_VALUE[19] = \READ_VALUE[19]~output_o ;

assign READ_VALUE[18] = \READ_VALUE[18]~output_o ;

assign READ_VALUE[17] = \READ_VALUE[17]~output_o ;

assign READ_VALUE[16] = \READ_VALUE[16]~output_o ;

assign READ_VALUE[15] = \READ_VALUE[15]~output_o ;

assign READ_VALUE[14] = \READ_VALUE[14]~output_o ;

assign READ_VALUE[13] = \READ_VALUE[13]~output_o ;

assign READ_VALUE[12] = \READ_VALUE[12]~output_o ;

assign READ_VALUE[11] = \READ_VALUE[11]~output_o ;

assign READ_VALUE[10] = \READ_VALUE[10]~output_o ;

assign READ_VALUE[9] = \READ_VALUE[9]~output_o ;

assign READ_VALUE[8] = \READ_VALUE[8]~output_o ;

assign READ_VALUE[7] = \READ_VALUE[7]~output_o ;

assign READ_VALUE[6] = \READ_VALUE[6]~output_o ;

assign READ_VALUE[5] = \READ_VALUE[5]~output_o ;

assign READ_VALUE[4] = \READ_VALUE[4]~output_o ;

assign READ_VALUE[3] = \READ_VALUE[3]~output_o ;

assign READ_VALUE[2] = \READ_VALUE[2]~output_o ;

assign READ_VALUE[1] = \READ_VALUE[1]~output_o ;

assign READ_VALUE[0] = \READ_VALUE[0]~output_o ;

assign result[63] = \result[63]~output_o ;

assign result[62] = \result[62]~output_o ;

assign result[61] = \result[61]~output_o ;

assign result[60] = \result[60]~output_o ;

assign result[59] = \result[59]~output_o ;

assign result[58] = \result[58]~output_o ;

assign result[57] = \result[57]~output_o ;

assign result[56] = \result[56]~output_o ;

assign result[55] = \result[55]~output_o ;

assign result[54] = \result[54]~output_o ;

assign result[53] = \result[53]~output_o ;

assign result[52] = \result[52]~output_o ;

assign result[51] = \result[51]~output_o ;

assign result[50] = \result[50]~output_o ;

assign result[49] = \result[49]~output_o ;

assign result[48] = \result[48]~output_o ;

assign result[47] = \result[47]~output_o ;

assign result[46] = \result[46]~output_o ;

assign result[45] = \result[45]~output_o ;

assign result[44] = \result[44]~output_o ;

assign result[43] = \result[43]~output_o ;

assign result[42] = \result[42]~output_o ;

assign result[41] = \result[41]~output_o ;

assign result[40] = \result[40]~output_o ;

assign result[39] = \result[39]~output_o ;

assign result[38] = \result[38]~output_o ;

assign result[37] = \result[37]~output_o ;

assign result[36] = \result[36]~output_o ;

assign result[35] = \result[35]~output_o ;

assign result[34] = \result[34]~output_o ;

assign result[33] = \result[33]~output_o ;

assign result[32] = \result[32]~output_o ;

assign result[31] = \result[31]~output_o ;

assign result[30] = \result[30]~output_o ;

assign result[29] = \result[29]~output_o ;

assign result[28] = \result[28]~output_o ;

assign result[27] = \result[27]~output_o ;

assign result[26] = \result[26]~output_o ;

assign result[25] = \result[25]~output_o ;

assign result[24] = \result[24]~output_o ;

assign result[23] = \result[23]~output_o ;

assign result[22] = \result[22]~output_o ;

assign result[21] = \result[21]~output_o ;

assign result[20] = \result[20]~output_o ;

assign result[19] = \result[19]~output_o ;

assign result[18] = \result[18]~output_o ;

assign result[17] = \result[17]~output_o ;

assign result[16] = \result[16]~output_o ;

assign result[15] = \result[15]~output_o ;

assign result[14] = \result[14]~output_o ;

assign result[13] = \result[13]~output_o ;

assign result[12] = \result[12]~output_o ;

assign result[11] = \result[11]~output_o ;

assign result[10] = \result[10]~output_o ;

assign result[9] = \result[9]~output_o ;

assign result[8] = \result[8]~output_o ;

assign result[7] = \result[7]~output_o ;

assign result[6] = \result[6]~output_o ;

assign result[5] = \result[5]~output_o ;

assign result[4] = \result[4]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[0] = \result[0]~output_o ;

endmodule
