{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713927221974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713927221976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 09:53:40 2024 " "Processing started: Wed Apr 24 09:53:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713927221976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927221976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight " "Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927221976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713927222423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713927222423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Timeout timeout highway_controller.v(10) " "Verilog HDL Declaration information at highway_controller.v(10): object \"Timeout\" differs only in case from object \"timeout\" in the same scope" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713927230163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Timeout timeout highway_controller.v(87) " "Verilog HDL Declaration information at highway_controller.v(87): object \"Timeout\" differs only in case from object \"timeout\" in the same scope" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713927230164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highway_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file highway_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 highway_controller " "Found entity 1: highway_controller" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713927230170 ""} { "Info" "ISGN_ENTITY_NAME" "2 highway_controller_tb " "Found entity 2: highway_controller_tb" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713927230170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927230170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Timeout timeout countryroad_controller.v(10) " "Verilog HDL Declaration information at countryroad_controller.v(10): object \"Timeout\" differs only in case from object \"timeout\" in the same scope" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713927230173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countryroad_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file countryroad_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 countryroad_controller " "Found entity 1: countryroad_controller" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713927230174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927230174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Timeout timeout timer.v(9) " "Verilog HDL Declaration information at timer.v(9): object \"Timeout\" differs only in case from object \"timeout\" in the same scope" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713927230175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TIMEOUT_MAX tIMEOUT_MAX timer.v(13) " "Verilog HDL Declaration information at timer.v(13): object \"TIMEOUT_MAX\" differs only in case from object \"tIMEOUT_MAX\" in the same scope" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713927230175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Timeout timeout timer.v(57) " "Verilog HDL Declaration information at timer.v(57): object \"Timeout\" differs only in case from object \"timeout\" in the same scope" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713927230175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 2 2 " "Found 2 design units, including 2 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713927230175 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer_tb " "Found entity 2: timer_tb" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713927230175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927230175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1s.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1s " "Found entity 1: clk_1s" {  } { { "clk_1s.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/clk_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713927230182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927230182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Timeout timeout TrafficLight.v(16) " "Verilog HDL Declaration information at TrafficLight.v(16): object \"Timeout\" differs only in case from object \"timeout\" in the same scope" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713927230183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "T t TrafficLight.v(65) " "Verilog HDL Declaration information at TrafficLight.v(65): object \"T\" differs only in case from object \"t\" in the same scope" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713927230183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.v 1 1 " "Found 1 design units, including 1 entities, in source file trafficlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Found entity 1: TrafficLight" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713927230183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927230183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713927230193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927230193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse " "Found entity 1: one_second_pulse" {  } { { "one_second_pulse.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/one_second_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713927230194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927230194 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(19) " "Verilog HDL Parameter Declaration warning at highway_controller.v(19): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230195 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(20) " "Verilog HDL Parameter Declaration warning at highway_controller.v(20): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230195 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(21) " "Verilog HDL Parameter Declaration warning at highway_controller.v(21): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230195 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(22) " "Verilog HDL Parameter Declaration warning at highway_controller.v(22): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230195 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(23) " "Verilog HDL Parameter Declaration warning at highway_controller.v(23): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230195 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(24) " "Verilog HDL Parameter Declaration warning at highway_controller.v(24): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230195 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "highway_controller highway_controller.v(25) " "Verilog HDL Parameter Declaration warning at highway_controller.v(25): Parameter Declaration in module \"highway_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "highway_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/highway_controller.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230195 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(19) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(19): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(20) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(20): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(21) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(21): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(22) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(22): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(23) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(23): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(24) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(24): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "countryroad_controller countryroad_controller.v(25) " "Verilog HDL Parameter Declaration warning at countryroad_controller.v(25): Parameter Declaration in module \"countryroad_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "countryroad_controller.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/countryroad_controller.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "timer timer.v(13) " "Verilog HDL Parameter Declaration warning at timer.v(13): Parameter Declaration in module \"timer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230196 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "timer timer.v(14) " "Verilog HDL Parameter Declaration warning at timer.v(14): Parameter Declaration in module \"timer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1713927230196 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLight " "Elaborating entity \"TrafficLight\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713927230256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(57) " "Verilog HDL assignment warning at TrafficLight.v(57): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230273 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(58) " "Verilog HDL assignment warning at TrafficLight.v(58): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230273 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(59) " "Verilog HDL assignment warning at TrafficLight.v(59): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230273 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(61) " "Verilog HDL assignment warning at TrafficLight.v(61): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230273 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(62) " "Verilog HDL assignment warning at TrafficLight.v(62): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230273 "|TrafficLight"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TrafficLight.v(63) " "Verilog HDL assignment warning at TrafficLight.v(63): truncated value with size 32 to match size of target (1)" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230274 "|TrafficLight"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_second_pulse one_second_pulse:one_second_pulse " "Elaborating entity \"one_second_pulse\" for hierarchy \"one_second_pulse:one_second_pulse\"" {  } { { "TrafficLight.v" "one_second_pulse" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713927230277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer " "Elaborating entity \"timer\" for hierarchy \"timer:timer\"" {  } { { "TrafficLight.v" "timer" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713927230307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(17) " "Verilog HDL assignment warning at timer.v(17): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230322 "|TrafficLight|timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 timer.v(18) " "Verilog HDL assignment warning at timer.v(18): truncated value with size 32 to match size of target (2)" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230322 "|TrafficLight|timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 timer.v(37) " "Verilog HDL assignment warning at timer.v(37): truncated value with size 32 to match size of target (2)" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230322 "|TrafficLight|timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 timer.v(40) " "Verilog HDL assignment warning at timer.v(40): truncated value with size 32 to match size of target (2)" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230322 "|TrafficLight|timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(43) " "Verilog HDL assignment warning at timer.v(43): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230322 "|TrafficLight|timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(46) " "Verilog HDL assignment warning at timer.v(46): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/timer.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713927230322 "|TrafficLight|timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highway_controller highway_controller:highway_controller " "Elaborating entity \"highway_controller\" for hierarchy \"highway_controller:highway_controller\"" {  } { { "TrafficLight.v" "highway_controller" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713927230323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countryroad_controller countryroad_controller:countryroad_controller " "Elaborating entity \"countryroad_controller\" for hierarchy \"countryroad_controller:countryroad_controller\"" {  } { { "TrafficLight.v" "countryroad_controller" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713927230336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:T " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:T\"" {  } { { "TrafficLight.v" "T" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713927230348 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713927231018 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_out\[5\] GND " "Pin \"led_out\[5\]\" is stuck at GND" {  } { { "TrafficLight.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/TrafficLight.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713927231071 "|TrafficLight|led_out[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713927231071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713927231198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/output_files/TrafficLight.map.smsg " "Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/Lab4/output_files/TrafficLight.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927231858 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713927232051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713927232051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713927232154 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713927232154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713927232154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713927232154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713927232186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 09:53:52 2024 " "Processing ended: Wed Apr 24 09:53:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713927232186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713927232186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713927232186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713927232186 ""}
