# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 370 0.000128 1024 140 1170 8192 33.7745 6.84294 11.932 209.191 261.954 262.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 520 0.000256 512 135 270 38912 5.01341 1.70413 6.61008 52.4452 65.955 66.1094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 330 0.000256 1024 110 460 6144 13.8304 3.40797 3.91536 104.712 126.046 126.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1440 0.000512 1024 490 1490 30464 2.3128 1.66912 48.1359 52.4555 104.674 104.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1620 0.001024 1024 390 380 16896 0.697856 5.85334 26.2788 32.8729 32.9317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1670 0.000512 4096 160 270 36864 6.61709 36.0518 209.695 252.409 252.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 0.000128 2048 180 1030 106496 24.8553 14.4097 267.734 440.301 747.433 747.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1820 3.2e-05 4096 390 7320 561152 230.784 137.119 19334.8 4040.4 23743.5 23743.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1320 0.001024 2048 310 410 16256 1.39571 12.1384 52.4503 66.0281 66.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 370 0.000128 1024 140 1170 4608 33.6048 6.79728 8.20413 204.369 253.192 253.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 520 0.000256 512 135 270 36864 4.97936 1.6729 7.18579 51.2441 65.2685 65.4219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 330 0.000256 1024 110 460 2304 13.9487 3.33597 1.97629 102.304 121.744 121.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1440 0.000512 1024 490 1490 30528 2.3128 1.66198 57.1535 52.4156 113.645 113.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1620 0.001024 1024 390 380 16920 0.695104 6.70307 26.318 33.7597 33.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1670 0.000512 4096 160 270 36864 6.6327 41.2353 209.72 257.632 257.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 0.000128 2048 180 1030 106560 24.9029 14.4159 303.889 419.247 762.593 762.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1820 3.2e-05 4096 390 7320 561024 231.265 137.318 22726.3 4052.29 27147.6 27147.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1320 0.001024 2048 310 410 16272 1.39267 13.9638 52.5145 67.9153 67.9629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 370 0.000128 1024 140 1170 5120 33.7288 6.82189 9.38509 206.492 256.644 256.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 520 0.000256 512 135 270 38400 4.95213 1.68378 7.82275 51.7817 66.423 66.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 330 0.000256 1024 110 460 5120 13.7632 3.36691 3.95072 103.367 124.63 124.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1440 0.000512 1024 490 1490 30080 2.30902 1.64806 58.6 52.2219 114.881 114.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1620 0.001024 1024 390 380 16880 0.692064 6.99443 26.2842 34.0146 34.0714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1670 0.000512 4096 160 270 36800 6.61299 43.1358 209.469 259.262 259.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 0.000128 2048 180 1030 106240 24.8905 14.463 317.871 419.545 776.904 777.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1820 3.2e-05 4096 390 7320 561280 230.563 137.214 23611.6 4062.12 28041.9 28042.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1320 0.001024 2048 310 410 16240 1.3991 14.6613 52.458 68.5631 68.6121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 370 0.000128 1024 140 1170 6144 33.5856 6.81229 10.49 206.314 257.42 257.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 520 0.000256 512 135 270 36864 5.03002 1.6855 7.03968 51.7387 65.6768 65.8184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 330 0.000256 1024 110 460 3072 13.9569 3.3633 2.44058 103.292 123.236 123.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1440 0.000512 1024 490 1490 30336 2.30502 1.66045 55.0157 52.2814 111.364 111.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1620 0.001024 1024 390 380 16896 0.692224 6.55187 26.3008 33.5889 33.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1670 0.000512 4096 160 270 36768 6.60838 40.2079 209.285 256.147 256.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 0.000128 2048 180 1030 105984 24.8232 14.3675 294.807 418.498 752.628 752.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1820 3.2e-05 4096 390 7320 560640 230.41 137.204 21985.5 4052.52 26406 26406.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1320 0.001024 2048 310 410 16224 1.39331 13.6108 52.4101 67.456 67.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 370 0.000128 1024 140 1170 6400 33.6652 6.83206 11.0898 206.318 258.124 258.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 520 0.000256 512 135 270 38400 4.96003 1.6855 7.41229 51.7424 65.9848 66.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 330 0.000256 1024 110 460 3200 14.007 3.37306 2.55312 103.296 123.409 123.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1440 0.000512 1024 490 1490 30400 2.32259 1.66032 55.8429 52.3044 112.23 112.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1620 0.001024 1024 390 380 16900 0.69632 6.64518 26.3092 33.6945 33.7507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1670 0.000512 4096 160 270 36800 6.61616 40.9552 209.369 256.983 257.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 0.000128 2048 180 1030 106400 24.9953 14.4507 300.963 418.761 759.3 759.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1820 3.2e-05 4096 390 7320 561600 231.631 137.457 22270.4 4048.77 26688.7 26689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1320 0.001024 2048 310 410 16200 1.39373 13.8425 52.3551 67.6346 67.6808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 10 370 0.000128 1024 140 1170 0 6.76611 0.01616 202.138 209.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 520 0.000256 512 135 270 35840 4.96675 8.41718 7.18982 252.85 273.7 64.8334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 330 0.000256 1024 110 460 3584 13.6527 3.29933 2.91936 101.251 121.301 121.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1440 0.000512 1024 490 1490 30016 2.29213 1.64659 57.03 51.9587 113.028 113.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1620 0.001024 1024 390 380 16800 0.692224 6.81098 26.1922 33.7371 33.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1670 0.000512 4096 160 270 36736 6.61094 42.0209 209.09 257.763 257.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 0.000128 2048 180 1030 105728 24.8965 14.3462 306.295 418.528 764.194 764.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1820 3.2e-05 4096 390 7320 560896 230.683 137.314 22673.8 4053.48 27095.7 27096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1320 0.001024 2048 310 410 16240 1.37738 14.3258 52.4956 68.2396 68.2988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 370 0.000128 1024 140 1170 7680 33.4576 6.82803 13.6431 206.501 260.65 260.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 520 0.000256 512 135 270 38400 4.96051 1.68845 7.66829 51.7924 66.2997 66.4483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 330 0.000256 1024 110 460 3840 13.9354 3.37504 3.10998 103.401 124.005 124.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1440 0.000512 1024 490 1490 30240 2.3215 1.6665 57.6287 52.4841 114.203 114.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1620 0.001024 1024 390 380 16800 0.69584 6.84122 26.2223 33.8009 33.8582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1670 0.000512 4096 160 270 36720 6.60275 41.888 209.209 257.743 257.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 0.000128 2048 180 1030 105600 24.8878 14.5926 307.705 417.83 765.146 765.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1820 3.2e-05 4096 390 7320 560640 231.034 137.316 22871.1 4044.51 27284.4 27284.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1320 0.001024 2048 310 410 16200 1.40083 14.3089 52.4451 68.1966 68.2455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 370 0.000128 1024 140 1170 8192 33.8008 6.84646 14.0223 209.055 263.936 264.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 520 0.000256 512 135 270 36864 5.13622 1.70653 7.1488 52.4345 66.6113 66.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 330 0.000256 1024 110 460 4096 14.0548 3.41389 3.19213 104.688 125.53 125.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1440 0.000512 1024 490 1490 30208 2.32237 1.67181 55.7362 52.4881 112.318 112.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1620 0.001024 1024 390 380 16768 0.690752 6.61558 26.1652 33.5148 33.5704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1670 0.000512 4096 160 270 36736 6.61296 40.4378 209.135 256.23 256.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 0.000128 2048 180 1030 105472 24.8423 14.3524 298.177 417.8 755.298 755.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1820 3.2e-05 4096 390 7320 561152 230.455 137.124 22162.8 4052.35 26583.1 26583.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1320 0.001024 2048 310 410 16128 1.39037 13.7282 52.2263 67.3878 67.4354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 370 0.000128 1024 140 1170 0 6.73565 0.014944 198.253 205.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 520 0.000256 512 135 270 30720 5.11789 8.36176 6.11862 248.024 267.891 62.9432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 330 0.000256 1024 110 460 0 3.24698 0.005184 99.2982 102.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1440 0.000512 1024 490 1490 29952 2.29488 4.89002 55.808 151.228 214.4 111.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1620 0.001024 1024 390 380 16704 0.692224 6.63741 26.1913 33.5614 33.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1670 0.000512 4096 160 270 36672 6.60928 40.9457 209.311 256.909 256.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 0.000128 2048 180 1030 104448 24.8662 14.3468 296.193 416.947 752.499 752.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1820 3.2e-05 4096 390 7320 559104 231.326 137.271 22339 4062.34 26770.4 26770.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1320 0.001024 2048 310 410 16128 1.37626 13.9509 52.4414 67.8111 67.8574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 370 0.000128 1024 140 1170 0 6.82394 0.014336 206.522 213.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 520 0.000256 512 135 270 38400 4.9745 8.51357 8.14531 258.364 280.273 66.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 330 0.000256 1024 110 460 0 3.37731 0.004096 103.439 106.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1440 0.000512 1024 490 1490 29600 2.304 5.01981 59.6219 155.379 222.51 115.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1620 0.001024 1024 390 380 16800 0.693568 7.10864 26.3269 34.169 34.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1670 0.000512 4096 160 270 36600 6.59658 43.7881 208.986 259.413 259.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 0.000128 2048 180 1030 105600 24.8948 14.4855 320.201 417.171 776.902 777.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1820 3.2e-05 4096 390 7320 560000 232.137 137.385 23897.6 4059.37 28326.9 28327.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1320 0.001024 2048 310 410 16000 1.36602 14.9071 52.1232 68.4379 68.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 370 0.000128 1024 140 1170 0 6.73792 0.015872 198.35 205.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 520 0.000256 512 135 270 32768 5.00781 8.36198 8.32378 248.175 270.143 65.0931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 330 0.000256 1024 110 460 0 3.24813 0.00416 99.3884 102.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1440 0.000512 1024 490 1490 28672 2.28944 4.86736 66.8629 150.717 224.916 122.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1620 0.001024 1024 390 380 16640 0.690176 8.32922 26.1848 35.248 35.3014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1670 0.000512 4096 160 270 36608 6.60826 51.845 209.321 267.817 267.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 0.000128 2048 180 1030 104448 24.9517 14.3412 371.95 418.511 829.896 830.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1820 3.2e-05 4096 390 7320 561152 230.338 137.298 27778.4 4038.38 32184.9 32185.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1320 0.001024 2048 310 410 15872 1.35933 17.2792 51.927 70.609 70.6563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 370 0.000128 1024 140 1170 10240 33.3575 6.84218 14.6802 208.937 264.037 264.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 520 0.000256 512 135 270 39936 4.94096 1.70189 12.1077 52.3719 71.3067 71.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 330 0.000256 1024 110 465 4096 14.0276 3.40416 4.31626 104.559 126.486 126.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1440 0.000512 1024 490 1485 30464 2.31053 1.66298 48.0052 52.3588 104.438 104.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1620 0.001024 1024 390 390 16896 0.69376 10.7767 26.301 37.8162 37.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1670 0.000512 4096 160 270 36896 6.62518 66.8255 209.582 283.075 283.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 710 0.000128 2048 180 1035 105984 24.9766 14.3736 497.602 418.933 956.015 956.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1820 3.2e-05 4096 390 7320 561664 230.335 137.089 19413.9 4036.44 23818.1 23818.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1320 0.001024 2048 310 405 16352 1.37763 21.4764 52.4644 75.3604 75.4173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 370 0.000128 1024 140 1170 10240 33.5817 6.85997 14.9344 209.674 265.264 265.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 520 0.000256 512 135 270 39680 4.99974 1.70803 7.28656 52.5609 66.7397 66.8843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 330 0.000256 1024 110 465 5120 14.0396 3.4263 5.37645 104.928 127.954 128.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1440 0.000512 1024 490 1485 30400 2.3143 1.6593 48.5351 52.3359 104.945 105.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1620 0.001024 1024 390 390 16880 0.69456 5.83885 26.2922 32.87 32.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1670 0.000512 4096 160 270 36880 6.6201 35.4074 209.476 251.548 251.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 710 0.000128 2048 180 1035 105920 25.0169 14.3905 271.588 419.021 730.149 730.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1820 3.2e-05 4096 390 7320 561600 231.636 137.333 19555.6 4033.15 23958.1 23958.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1320 0.001024 2048 310 405 16320 1.3744 11.8456 52.4085 65.6722 65.7294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 370 0.000128 1024 140 1170 6144 33.6383 6.82326 9.13203 206.441 256.25 256.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 520 0.000256 512 135 270 38400 4.94854 1.68544 6.84797 51.7574 65.4241 65.5666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 330 0.000256 1024 110 465 3072 13.9644 3.36278 2.24765 103.326 123.083 123.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1440 0.000512 1024 490 1485 30528 2.31629 1.6705 48.6176 52.5252 105.229 105.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1620 0.001024 1024 390 390 16848 0.694752 5.80541 26.2869 32.8301 32.8861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1670 0.000512 4096 160 270 36864 6.61392 34.824 209.636 251.117 251.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 0.000128 2048 180 1035 105600 24.9452 14.5561 260.315 418.762 718.708 718.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1820 3.2e-05 4096 390 7320 561408 230.737 137.244 19526.2 4035.76 23930.4 23930.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1320 0.001024 2048 310 405 16320 1.39059 11.7801 52.482 65.6957 65.7442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 370 0.000128 1024 140 1170 7168 33.6312 6.83344 10.8579 207.146 258.689 258.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 520 0.000256 512 135 270 39424 4.93888 1.69901 6.82358 51.9379 65.5776 65.7186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 330 0.000256 1024 110 465 3584 13.995 3.38534 2.57424 103.682 123.822 123.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1440 0.000512 1024 490 1485 30464 2.32912 1.66954 49.5842 52.5337 106.222 106.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1620 0.001024 1024 390 390 16856 0.694048 6.0041 26.3082 33.0481 33.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1670 0.000512 4096 160 270 36848 6.62275 36.1794 209.594 252.439 252.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 0.000128 2048 180 1035 105728 25.0061 14.4708 268.284 418.781 726.676 726.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1820 3.2e-05 4096 390 7320 561344 231.125 137.318 19853.7 4032.38 24254.9 24255.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1320 0.001024 2048 310 405 16296 1.40525 12.204 52.4433 66.0963 66.1419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 370 0.000128 1024 140 1170 8192 33.7698 6.85453 12.5707 209.049 262.467 262.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 520 0.000256 512 135 270 38912 5.00899 1.70333 6.87098 52.4124 66.1774 66.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 330 0.000256 1024 110 465 4096 14.0362 3.40685 2.97776 104.639 125.242 125.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1440 0.000512 1024 490 1485 30464 2.31152 1.66742 49.9547 52.4219 106.452 106.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1620 0.001024 1024 390 390 16832 0.694304 6.18874 26.263 33.1884 33.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1670 0.000512 4096 160 270 36864 6.62198 37.3962 209.556 253.617 253.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 0.000128 2048 180 1035 105984 24.9085 14.3579 274.847 419.157 733.398 733.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1820 3.2e-05 4096 390 7320 561152 230.57 137.108 19877.5 4033.43 24279 24279.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1320 0.001024 2048 310 405 16320 1.39744 12.5665 52.4805 66.4888 66.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 370 0.000128 1024 140 1170 4608 33.6405 6.79936 8.47261 204.391 253.517 253.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 520 0.000256 512 135 270 36864 4.97197 1.67277 7.47603 51.2503 65.552 65.6957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 330 0.000256 1024 110 465 2304 13.9565 3.33885 2.0936 102.311 121.885 122.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1440 0.000512 1024 490 1485 30240 2.31629 1.66035 57.7825 52.4241 114.281 114.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1620 0.001024 1024 390 390 16848 0.69328 7.04602 26.3127 34.0932 34.1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1670 0.000512 4096 160 270 36864 6.62701 42.5902 209.744 259.005 259.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 0.000128 2048 180 1035 105984 24.936 14.4047 310.851 419.369 769.694 769.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1820 3.2e-05 4096 390 7320 561024 231.153 137.362 22895.2 4052.68 27316.8 27317.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1320 0.001024 2048 310 405 16272 1.39264 14.2727 52.4104 68.1188 68.1677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 370 0.000128 1024 140 1170 5120 33.738 6.82189 9.15888 206.439 256.375 256.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 520 0.000256 512 135 270 38400 4.94851 1.68979 7.60973 51.7632 66.1932 66.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 330 0.000256 1024 110 465 2560 14.0205 3.36717 2.25792 103.343 123.172 123.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1440 0.000512 1024 490 1485 30080 2.30509 1.64864 56.3894 52.2084 112.653 112.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1620 0.001024 1024 390 390 16800 0.692224 6.92083 26.2613 33.9167 33.9747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1670 0.000512 4096 160 270 36800 6.61626 41.3338 209.412 257.405 257.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 0.000128 2048 180 1035 105600 24.9546 14.3947 302.631 419.432 761.541 761.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1820 3.2e-05 4096 390 7320 561280 230.602 137.214 22335.1 4034.62 26738 26738.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1320 0.001024 2048 310 405 16240 1.74762 0 52.7463 54.0922 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 370 0.000128 1024 140 1170 6144 33.5668 6.82803 11.4544 206.3 258.366 258.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 520 0.000256 512 135 270 36864 5.02458 1.68534 7.7959 51.7387 66.4267 66.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 330 0.000256 1024 110 465 3072 13.945 3.36282 2.728 103.285 123.502 123.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1440 0.000512 1024 490 1485 30336 2.30483 1.65866 60.7326 52.2764 117.074 117.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1620 0.001024 1024 390 390 16800 0.693408 7.34714 26.2571 34.3389 34.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1670 0.000512 4096 160 270 36768 6.60262 44.4109 209.286 260.343 260.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 0.000128 2048 180 1035 105216 24.8741 14.3717 321.581 418.457 779.417 779.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1820 3.2e-05 4096 390 7320 560640 230.205 137.2 23712.3 4053.69 28133.8 28134.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1320 0.001024 2048 310 405 16224 1.39264 0 52.2972 53.699 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 370 0.000128 1024 140 1170 6400 33.6652 6.83008 11.9224 206.489 259.13 259.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 520 0.000256 512 135 270 38400 4.96346 1.68915 8.05005 51.7851 66.6725 66.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 330 0.000256 1024 110 465 3200 14.0173 3.3751 2.81482 103.383 123.767 123.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1440 0.000512 1024 490 1485 30400 2.31446 1.66304 60.2018 52.3516 116.634 116.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1620 0.001024 1024 390 390 16800 0.692576 7.31341 26.2867 34.3355 34.3941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1670 0.000512 4096 160 270 36800 6.6215 44.0728 209.55 260.287 260.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 0.000128 2048 180 1035 105600 25.007 14.3954 320.102 419.117 778.756 778.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1820 3.2e-05 4096 390 7320 561600 231.451 137.426 23596.1 4034.47 27999.9 28000.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1320 0.001024 2048 310 405 16200 1.3887 14.8009 52.299 68.5318 68.5776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 370 0.000128 1024 140 1170 0 6.77136 0.015936 202.311 209.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 520 0.000256 512 135 270 35840 4.97117 8.42608 7.65142 253.07 274.392 65.3461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 330 0.000256 1024 110 465 0 3.30048 0.005536 101.274 104.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1440 0.000512 1024 490 1485 30016 2.29674 4.94707 59.8912 153.275 220.598 116.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1620 0.001024 1024 390 390 16800 0.692032 7.36666 26.3022 34.402 34.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1670 0.000512 4096 160 270 36736 6.61206 44.1692 209.273 260.097 260.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 0.000128 2048 180 1035 105728 24.9014 14.3729 322.584 418.96 780.974 781.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1820 3.2e-05 4096 390 7320 560896 230.596 137.34 23790.8 4037.67 28196.8 28197.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1320 0.001024 2048 310 405 16240 1.37216 14.9732 52.4347 68.8241 68.8716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 370 0.000128 1024 140 1170 7680 33.463 6.81779 14.1568 206.518 261.172 261.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 520 0.000256 512 135 270 38400 4.96627 1.68832 8.0448 51.8006 66.6841 66.8264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 330 0.000256 1024 110 465 3840 13.9393 3.37024 3.29773 103.413 124.202 124.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1440 0.000512 1024 490 1485 30240 2.31894 1.66707 59.2015 52.4892 115.774 115.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1620 0.001024 1024 390 390 16800 0.692224 7.20557 26.3153 34.2559 34.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1670 0.000512 4096 160 270 36720 6.60275 43.6224 209.232 259.501 259.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 0.000128 2048 180 1035 104640 24.9687 14.482 313.613 417.877 771.072 771.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1820 3.2e-05 4096 390 7320 560640 230.982 137.353 23542.4 4041.8 27953 27953.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1320 0.001024 2048 310 405 16200 1.39878 0 52.3525 53.7608 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 370 0.000128 1024 140 1170 8192 33.7995 6.84045 14.5112 209.277 264.648 264.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 520 0.000256 512 135 270 36864 5.13264 1.70547 7.38438 52.4897 66.8943 67.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 330 0.000256 1024 110 465 4096 14.0435 3.41091 3.36291 104.796 125.792 125.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1440 0.000512 1024 490 1485 30208 2.32224 1.67322 56.6846 52.5421 113.321 113.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1620 0.001024 1024 390 390 16768 0.695552 6.96122 26.2799 33.9777 34.0342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1670 0.000512 4096 160 270 36736 6.60819 41.8942 209.468 258.013 258.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 0.000128 2048 180 1035 105472 24.8464 14.3544 303.44 418.245 761.017 761.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1820 3.2e-05 4096 390 7320 561152 230.38 137.124 22546.1 4037.3 26951.4 26951.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1320 0.001024 2048 310 405 16256 1.40086 14.1517 52.5215 68.1182 68.1656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 370 0.000128 1024 140 1170 0 6.74579 0.01488 198.087 204.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 520 0.000256 512 135 270 30720 5.11658 8.376 7.47418 247.815 269.058 64.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 330 0.000256 1024 110 465 0 3.24774 0.005728 99.2171 102.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1440 0.000512 1024 490 1485 29952 2.29002 4.8943 66.0229 151.104 224.493 122.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1620 0.001024 1024 390 390 16704 0.693376 8.15715 26.2512 35.1449 35.2011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1670 0.000512 4096 160 270 36672 6.61094 48.6297 209.132 264.415 264.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 0.000128 2048 180 1035 104448 24.8452 14.3466 351.432 416.6 807.37 807.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1820 3.2e-05 4096 390 7320 559104 231.176 137.27 25904.9 4039.32 30313.1 30313.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1320 0.001024 2048 310 405 16128 1.3728 0 52.2906 53.6773 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 370 0.000128 1024 140 1170 0 6.82941 0.014528 206.547 213.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 520 0.000256 512 135 270 38400 4.98032 8.51898 9.16102 258.398 281.329 67.9864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 330 0.000256 1024 110 465 0 3.37667 0.005952 103.455 106.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1440 0.000512 1024 490 1485 29600 2.30598 5.01555 65.9532 155.404 228.858 122.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1620 0.001024 1024 390 390 16600 0.690176 8.03587 26.1494 34.9183 34.9737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1670 0.000512 4096 160 270 36600 6.59453 48.6267 209.013 264.276 264.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 0.000128 2048 180 1035 104000 24.9846 14.4917 350.459 417.241 807.324 807.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1820 3.2e-05 4096 390 7320 560000 231.953 137.384 26439.8 4056.2 30865.8 30866.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1320 0.001024 2048 310 405 16000 1.36576 16.1498 52.024 69.5796 69.6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 370 0.000128 1024 140 1170 0 7.21613 0.014336 198.382 205.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 520 0.000256 512 135 270 32768 5.00954 8.84054 7.25645 248.208 269.591 64.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 330 0.000256 1024 110 465 0 3.24794 0.004192 99.4082 102.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1440 0.000512 1024 490 1485 28672 2.28922 4.86429 57.7456 150.748 215.836 113.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1620 0.001024 1024 390 390 16640 0.696128 7.29936 26.2843 34.3217 34.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1670 0.000512 4096 160 270 36608 6.61043 44.2106 209.353 260.217 260.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 0.000128 2048 180 1035 104448 24.9848 14.3304 321.714 418.585 779.771 779.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1820 3.2e-05 4096 390 7320 561152 230.378 137.266 23981.3 4039.32 28388.7 28389.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1320 0.001024 2048 310 405 16128 1.3783 15.2576 52.5228 69.202 69.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 370 0.000128 1024 140 1180 6144 33.9274 6.8423 8.65536 209.131 258.771 258.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 520 0.000256 512 135 280 36864 5.12243 1.70138 10.9316 52.4199 70.358 70.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 330 0.000256 1024 110 460 3072 14.1212 3.40653 3.10624 104.654 125.468 125.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1440 0.000512 1024 490 1500 30336 2.31184 1.66486 45.6005 52.4058 102.082 102.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1620 0.001024 1024 390 380 16960 0.698528 5.43568 26.3197 32.4961 32.5549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1670 0.000512 4096 160 280 36832 6.61914 66.781 209.754 283.196 283.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 710 0.000128 2048 180 1040 106496 24.9095 14.3761 481.125 419.312 939.852 939.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1820 3.2e-05 4096 390 7320 561408 230.547 137.102 18276.5 4036.75 22681.3 22681.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1320 0.001024 2048 310 420 16224 1.37622 21.6515 52.4818 75.5521 75.6064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 370 0.000128 1024 140 1180 7680 33.9945 6.85808 12.1422 209.801 263.019 263.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 520 0.000256 512 135 280 37120 5.15142 1.71226 7.52986 52.5634 67.1451 67.2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 330 0.000256 1024 110 460 3840 14.1308 3.4263 4.34131 104.947 127.034 127.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1440 0.000512 1024 490 1500 30240 2.31738 1.65933 51.5576 52.3452 107.981 108.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1620 0.001024 1024 390 380 16960 0.694208 6.09117 26.3252 33.156 33.2143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1670 0.000512 4096 160 280 36800 6.61504 38.9108 209.495 255.065 255.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 710 0.000128 2048 180 1040 106560 24.9195 14.3704 288.85 419.079 747.352 747.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1820 3.2e-05 4096 390 7320 561600 231.506 137.342 20540.1 4033.52 24942.9 24943.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1320 0.001024 2048 310 420 16200 1.37549 13.0304 52.4064 66.8568 66.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 370 0.000128 1024 140 1180 3072 34.0498 6.82394 4.89658 206.399 252.383 252.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 520 0.000256 512 135 280 35328 5.13222 1.6879 6.47021 51.742 65.2163 65.3584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 330 0.000256 1024 110 460 1536 14.1277 3.36896 1.4544 103.299 122.436 122.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1440 0.000512 1024 490 1500 30336 2.32128 1.66765 48.2931 52.513 104.897 104.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1620 0.001024 1024 390 380 16944 0.694528 5.67082 26.3208 32.7284 32.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1670 0.000512 4096 160 280 36816 6.61872 36.1732 209.75 252.585 252.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 0.000128 2048 180 1040 106368 24.8657 14.379 260.51 418.667 718.549 718.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1820 3.2e-05 4096 390 7320 561408 230.642 137.234 19066.4 4054.06 23488.8 23489.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1320 0.001024 2048 310 420 16224 1.39757 12.1289 52.5268 66.0962 66.1429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 370 0.000128 1024 140 1180 3584 34.1563 6.82598 5.7153 206.947 253.858 254.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 520 0.000256 512 135 280 35840 5.13507 1.69357 6.35427 51.8856 65.2478 65.3906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 330 0.000256 1024 110 460 1792 14.1794 3.37981 1.64208 103.582 122.96 123.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1440 0.000512 1024 490 1500 30240 2.32832 1.66637 49.2074 52.485 105.788 105.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1620 0.001024 1024 390 380 16912 0.695648 5.85523 26.2743 32.8682 32.9257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1670 0.000512 4096 160 280 36792 6.63142 37.247 209.676 253.598 253.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 0.000128 2048 180 1040 106176 24.9724 14.6247 265.103 418.387 723.216 723.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1820 3.2e-05 4096 390 7320 560896 231.539 137.372 19335.8 4052.71 23757.8 23758.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1320 0.001024 2048 310 420 16184 1.39469 12.4777 52.4 66.3126 66.3609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 370 0.000128 1024 140 1180 4096 34.4047 6.84032 6.43702 208.96 256.862 257.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 520 0.000256 512 135 280 36864 5.1296 1.70518 6.58733 52.3912 65.9955 66.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 330 0.000256 1024 110 460 2048 14.2891 3.40982 1.81171 104.601 124.288 124.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1440 0.000512 1024 490 1500 30208 2.31136 1.66867 48.1588 52.3985 104.636 104.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1620 0.001024 1024 390 380 16896 0.694272 5.88058 26.2525 32.8715 32.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1670 0.000512 4096 160 280 36800 6.61901 37.6239 209.544 253.83 253.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 0.000128 2048 180 1040 106496 24.8553 14.3564 268.646 418.994 726.984 727.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1820 3.2e-05 4096 390 7320 561152 230.496 137.138 19220 4032.08 23620.1 23620.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1320 0.001024 2048 310 420 16192 1.39926 12.6566 52.4306 66.5292 66.5761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 20 370 0.000128 1024 140 1180 0 6.80064 0.014336 204.336 211.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 520 0.000256 512 135 280 34560 5.11888 8.47264 7.67773 255.591 277.136 66.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 20 330 0.000256 1024 110 460 0 3.33648 0.004096 102.261 105.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1440 0.000512 1024 490 1500 30240 2.3169 4.99853 61.7269 154.689 223.913 118.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1620 0.001024 1024 390 380 16920 0.695872 7.28474 26.3225 34.3459 34.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1670 0.000512 4096 160 280 36792 6.62051 46.4854 209.796 262.945 263.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 0.000128 2048 180 1040 106560 24.91 14.3812 329.703 419.336 788.477 788.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1820 3.2e-05 4096 390 7320 561024 231.086 137.369 23939.8 4053.23 28361.9 28362.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1320 0.001024 2048 310 420 16200 1.3783 15.5839 52.5371 69.5424 69.5899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 370 0.000128 1024 140 1180 5120 33.7148 6.82675 9.48166 206.492 256.736 256.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 520 0.000256 512 135 280 35840 5.09936 1.68832 7.62906 51.7779 66.3762 66.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 330 0.000256 1024 110 460 2560 14.0138 3.36842 2.46618 103.368 123.396 123.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1440 0.000512 1024 490 1500 30080 2.30448 1.64998 58.5572 52.2263 114.839 114.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1620 0.001024 1024 390 380 16880 0.693344 6.91405 26.2825 33.93 33.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1670 0.000512 4096 160 280 36720 6.60896 44.2122 209.547 260.413 260.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 0.000128 2048 180 1040 106240 24.8718 14.5265 315.595 419.538 774.661 774.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1820 3.2e-05 4096 390 7320 561280 230.453 137.249 23201.7 4035.85 27605.6 27606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1320 0.001024 2048 310 420 16160 1.39264 15.0192 52.4555 68.9112 68.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 370 0.000128 1024 140 1180 0 6.81165 0.01488 206.353 213.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 520 0.000256 512 135 280 35840 5.10707 8.49715 5.66371 258.141 277.686 64.5573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 330 0.000256 1024 110 460 0 3.36541 0.005408 103.33 106.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1440 0.000512 1024 490 1500 29440 2.29469 5.00586 40.7738 155.189 203.447 96.7525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1620 0.001024 1024 390 380 16800 0.692224 4.97942 26.2653 31.9799 32.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1670 0.000512 4096 160 280 36640 6.6048 31.5389 209.286 247.473 247.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 0.000128 2048 180 1040 104960 24.7332 14.318 219.185 415.975 674.36 674.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1820 3.2e-05 4096 390 7320 560640 230.976 137.176 16156.9 4059.7 20585.1 20585.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1320 0.001024 2048 310 420 16000 1.36608 10.453 52.19 64.0535 64.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 20 370 0.000128 1024 140 1180 0 6.81238 0.014336 206.189 213.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 520 0.000256 512 135 280 33792 5.21728 8.49632 6.77174 257.918 278.676 65.7133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 20 330 0.000256 1024 110 460 0 3.36282 0.005568 103.199 106.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1440 0.000512 1024 490 1500 29952 2.30755 5.02339 54.8931 155.47 217.878 111.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1620 0.001024 1024 390 380 16896 0.69392 6.58822 26.2963 33.6227 33.6778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1670 0.000512 4096 160 280 36768 6.62323 41.5626 209.543 257.773 257.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 0.000128 2048 180 1040 105984 24.8291 14.4503 295.757 418.383 753.568 753.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1820 3.2e-05 4096 390 7320 560640 230.241 137.204 21825.4 4033.71 26226.9 26227.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1320 0.001024 2048 310 420 16128 1.37053 13.9996 52.3449 67.7602 67.8097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 20 370 0.000128 1024 140 1180 0 6.83139 0.016032 206.394 213.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 520 0.000256 512 135 280 35200 5.16502 8.51741 7.3265 258.171 279.451 66.2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 20 330 0.000256 1024 110 460 0 3.37328 0.004576 103.318 106.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1440 0.000512 1024 490 1500 30000 2.32301 5.0304 57.2883 155.661 220.483 113.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1620 0.001024 1024 390 380 16900 0.692352 6.86646 26.3276 33.9301 33.9886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1670 0.000512 4096 160 280 36700 6.61034 43.4194 209.412 259.485 259.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 0.000128 2048 180 1040 106400 24.9719 14.3701 309.148 419.076 767.707 767.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1820 3.2e-05 4096 390 7320 560800 232.321 137.582 22589.3 4042.78 27002.4 27002.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1320 0.001024 2048 310 420 16100 1.37216 14.6575 52.3324 68.4042 68.4524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 370 0.000128 1024 140 1180 0 6.83261 0.016256 206.686 213.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 520 0.000256 512 135 280 32000 5.3471 8.52214 4.93094 258.536 277.607 64.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 330 0.000256 1024 110 460 0 3.3759 0.006144 103.455 106.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1440 0.000512 1024 490 1500 29600 2.30947 5.01546 40.4961 155.399 203.402 96.5765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1620 0.001024 1024 390 380 16800 0.694624 4.90083 26.3315 31.9707 32.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1670 0.000512 4096 160 280 36600 6.6064 30.9602 209.429 247.038 247.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 0.000128 2048 180 1040 105600 24.858 14.3869 217.82 417.238 674.447 674.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1820 3.2e-05 4096 390 7320 560000 231.88 137.378 15803.3 4040.33 20213.3 20213.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1320 0.001024 2048 310 420 16000 1.37011 10.3394 52.417 64.1688 64.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 370 0.000128 1024 140 1180 0 6.77088 0.016384 202.329 209.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 520 0.000256 512 135 280 32256 5.17478 8.42358 8.74579 253.095 275.705 66.6378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 330 0.000256 1024 110 460 0 3.30083 0.004928 101.286 104.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1440 0.000512 1024 490 1500 29568 2.30106 4.94333 72.6281 153.294 233.345 128.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1620 0.001024 1024 390 380 16800 0.6896 8.68352 26.2124 35.6282 35.6823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1670 0.000512 4096 160 280 36736 6.62928 55.7978 209.715 272.183 272.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 0.000128 2048 180 1040 105728 24.8764 14.3466 393.875 418.933 852.177 852.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1820 3.2e-05 4096 390 7320 560896 230.485 137.285 28546.8 4038.44 32953.4 32953.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1320 0.001024 2048 310 420 16128 1.37798 18.6 52.4513 72.4722 72.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 20 370 0.000128 1024 140 1180 0 6.82826 0.016704 206.269 213.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 520 0.000256 512 135 280 34560 5.19318 8.51754 8.94266 258.02 280.948 67.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 20 330 0.000256 1024 110 460 0 3.36771 0.006144 103.259 106.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1440 0.000512 1024 490 1500 30240 2.32269 5.03232 70.8291 155.699 234.068 127.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1620 0.001024 1024 390 380 16800 0.690656 8.36525 26.1957 35.2938 35.3513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1670 0.000512 4096 160 280 36720 6.61341 53.3024 209.469 269.427 269.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 0.000128 2048 180 1040 105600 24.8803 14.3621 375.223 417.526 832.135 832.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1820 3.2e-05 4096 390 7320 560640 230.891 137.327 27513.5 4029.09 31911.2 31911.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1320 0.001024 2048 310 420 16080 1.36726 17.8034 52.2956 71.5097 71.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 370 0.000128 1024 140 1180 0 6.82438 0.01664 206.627 213.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 520 0.000256 512 135 280 30720 5.40886 8.5129 5.64346 258.51 278.348 64.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 330 0.000256 1024 110 460 0 3.37715 0.004608 103.518 106.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1440 0.000512 1024 490 1500 29760 2.30019 5.02227 47.6549 155.525 210.686 103.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1620 0.001024 1024 390 380 16560 0.689888 5.70426 26.0649 32.501 32.5571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1670 0.000512 4096 160 280 36480 6.60035 36.566 209.027 252.236 252.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 0.000128 2048 180 1040 105600 24.8463 14.4322 255.768 418.332 713.533 713.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1820 3.2e-05 4096 390 7320 560640 230.233 137.264 18653.3 4034.61 23055.8 23056.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1320 0.001024 2048 310 420 15840 1.36413 12.1305 52.0172 65.5557 65.6035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 370 0.000128 1024 140 1180 0 7.07398 0.014656 206.356 213.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 520 0.000256 512 135 280 32000 5.34656 8.76358 7.30554 258.159 279.849 66.4599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 330 0.000256 1024 110 460 0 3.3751 0.00512 103.365 106.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1440 0.000512 1024 490 1500 29600 2.30598 5.01443 61.765 155.266 224.533 117.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1620 0.001024 1024 390 380 16800 0.692 7.39123 26.3047 34.4322 34.4876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1670 0.000512 4096 160 280 36600 6.60445 46.6367 209.236 262.521 262.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 0.000128 2048 180 1040 105600 24.8669 14.3831 329.743 416.839 785.983 786.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1820 3.2e-05 4096 390 7320 560000 231.941 137.399 23968 4056.05 28393.8 28394.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1320 0.001024 2048 310 420 16000 1.36806 15.6271 52.2874 69.3256 69.3749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 370 0.000128 1024 140 1180 0 6.82896 0.016384 206.815 213.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 520 0.000256 512 135 280 25600 5.7233 8.52051 4.77501 258.802 278.089 64.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 330 0.000256 1024 110 460 0 3.38534 0.006144 103.722 107.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1440 0.000512 1024 490 1500 28800 2.32816 5.0361 43.753 155.937 207.236 100.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1620 0.001024 1024 390 380 16400 0.687296 5.22099 26.0604 32.0108 32.0685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1670 0.000512 4096 160 280 36400 6.61536 33.0301 209.43 249.118 249.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 0.000128 2048 180 1040 102400 24.7557 14.2952 227.402 413.478 680.06 680.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1820 3.2e-05 4096 390 7320 560000 231.155 137.699 17516.4 4057.22 21942.8 21943.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1320 0.001024 2048 310 420 15600 1.35462 11.2454 51.798 64.442 64.4888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 370 0.000128 1024 140 1176 6144 33.917 6.86198 8.61046 209.123 258.733 258.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 520 0.000256 512 135 264 34816 5.2289 1.70371 9.68986 52.4198 69.2225 69.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 330 0.000256 1024 110 456 5120 13.9702 3.4087 4.7609 104.655 126.977 127.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1440 0.000512 1024 490 1488 30080 2.31546 1.66877 44.6735 52.4063 101.168 101.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1620 0.001024 1024 390 384 16928 0.69632 5.43776 26.3113 32.4898 32.5487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1670 0.000512 4096 160 264 36960 6.6232 62.9631 209.764 279.394 279.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 710 0.000128 2048 180 1032 104960 25.0547 14.3752 460.491 419.307 919.363 919.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1820 3.2e-05 4096 390 7320 561408 230.49 137.096 18036.2 4036.75 22441 22441.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1320 0.001024 2048 310 408 16320 1.37446 20.5461 52.4923 74.457 74.5144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 370 0.000128 1024 140 1176 5120 34.3573 6.85619 7.79805 209.671 258.897 259.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 520 0.000256 512 135 264 35840 5.21597 1.71222 6.41459 52.5604 66.082 66.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 330 0.000256 1024 110 456 5120 14.0487 3.42246 4.96573 104.931 127.554 127.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1440 0.000512 1024 490 1488 30080 2.32282 1.65949 47.4087 52.3376 103.838 103.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1620 0.001024 1024 390 384 16920 0.6944 5.71069 26.2956 32.7438 32.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1670 0.000512 4096 160 264 36920 6.61171 34.2671 209.444 250.369 250.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 710 0.000128 2048 180 1032 104960 25.1097 14.4106 262.936 419.03 721.627 721.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1820 3.2e-05 4096 390 7320 561600 231.533 137.347 18997.7 4032.81 23399.9 23400.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1320 0.001024 2048 310 408 16320 1.37837 11.8486 52.4749 65.7479 65.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 370 0.000128 1024 140 1176 3072 34.0302 6.8279 4.90266 206.398 252.38 252.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 520 0.000256 512 135 264 33792 5.2096 1.68682 5.54858 51.7407 64.3667 64.5062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 330 0.000256 1024 110 456 4608 13.8222 3.36586 3.0616 103.293 123.727 123.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1440 0.000512 1024 490 1488 30144 2.32214 1.66723 47.4993 52.5118 104.103 104.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1620 0.001024 1024 390 384 16896 0.694368 5.67123 26.293 32.7035 32.7649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1670 0.000512 4096 160 264 36912 6.61421 34.0747 209.93 250.665 250.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 0.000128 2048 180 1032 104832 24.9742 14.4056 252.137 418.652 710.312 710.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1820 3.2e-05 4096 390 7320 561408 230.542 137.254 18728 4034.65 23130.9 23131.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1320 0.001024 2048 310 408 16320 1.39706 11.7114 52.5316 65.6857 65.7328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 24 370 0.000128 1024 140 1176 0 6.8137 0.014432 206.436 213.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 520 0.000256 512 135 264 33792 5.21568 8.49702 4.54691 258.222 276.755 63.5433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 330 0.000256 1024 110 456 3072 13.9624 3.36467 3.18406 103.389 124.085 124.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1440 0.000512 1024 490 1488 29952 2.31149 1.66707 30.5447 52.3333 86.9525 87.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1620 0.001024 1024 390 384 16800 0.690176 3.74752 26.2335 30.7151 30.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1670 0.000512 4096 160 264 36864 6.60864 22.1066 209.643 238.401 238.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 710 0.000128 2048 180 1032 104448 24.9545 14.338 170.374 418.911 628.709 628.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1820 3.2e-05 4096 390 7320 560640 230.292 141.935 12109.5 4038.98 16521.2 16521.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1320 0.001024 2048 310 408 16224 1.37226 7.69936 52.4226 61.5375 61.5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 370 0.000128 1024 140 1176 3584 34.1331 6.8352 6.43773 206.942 254.567 254.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 520 0.000256 512 135 264 34048 5.23194 1.69421 6.55072 51.8845 65.5507 65.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 330 0.000256 1024 110 456 3584 13.9935 3.38624 2.86496 103.578 124.008 124.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1440 0.000512 1024 490 1488 30240 2.32864 1.67075 55.041 52.487 111.629 111.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1620 0.001024 1024 390 384 16912 0.694144 6.64371 26.3018 33.6829 33.7403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1670 0.000512 4096 160 264 36904 6.61328 39.6524 209.441 255.752 255.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 0.000128 2048 180 1032 104832 25.0534 14.4425 292.467 418.384 750.483 750.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1820 3.2e-05 4096 390 7320 560896 231.314 137.393 21684.8 4052.74 26106.7 26107.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1320 0.001024 2048 310 408 16296 1.39962 13.6881 52.4554 67.588 67.6376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 370 0.000128 1024 140 1176 0 6.77523 0.016 202.168 209.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 520 0.000256 512 135 264 32256 5.1753 8.42794 4.82592 252.893 271.598 62.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 330 0.000256 1024 110 456 0 3.29936 0.005792 101.206 104.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1440 0.000512 1024 490 1488 29568 2.3031 4.94227 34.4101 153.177 195.018 90.5114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1620 0.001024 1024 390 384 16800 0.692352 4.27322 26.2328 31.2408 31.2952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1670 0.000512 4096 160 264 36848 6.61962 25.5556 209.474 241.692 241.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 0.000128 2048 180 1032 104832 24.9554 14.3831 186.635 418.601 644.708 644.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1820 3.2e-05 4096 390 7320 560896 230.58 137.305 13661.2 4054.18 18083.7 18084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1320 0.001024 2048 310 408 16240 1.37475 8.86694 52.4598 62.764 62.8146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 370 0.000128 1024 140 1176 4096 34.3989 6.84624 6.94374 209.146 257.543 257.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 520 0.000256 512 135 264 34816 5.24365 1.70394 6.34144 52.4343 65.9001 66.0498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 330 0.000256 1024 110 456 4096 14.0414 3.40525 3.12202 104.685 125.433 125.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1440 0.000512 1024 490 1488 29952 2.31648 1.66707 51.762 52.4413 108.287 108.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1620 0.001024 1024 390 384 16896 0.693664 6.46582 26.308 33.5098 33.5647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1670 0.000512 4096 160 264 36928 6.62323 38.602 209.742 255.007 255.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 0.000128 2048 180 1032 104960 24.993 14.3731 284.296 419.451 743.243 743.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1820 3.2e-05 4096 390 7320 561152 230.309 137.119 20550.9 4035.35 24954.1 24954.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1320 0.001024 2048 310 408 16256 1.39264 13.3349 52.4002 67.171 67.2197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 24 370 0.000128 1024 140 1176 0 6.80336 0.014464 204.316 211.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 520 0.000256 512 135 264 32256 5.25334 8.4784 6.53651 255.566 276.103 65.0195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 330 0.000256 1024 110 456 2304 13.9374 3.33824 2.19229 102.313 121.96 122.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1440 0.000512 1024 490 1488 29952 2.32349 1.66285 57.7854 52.4214 114.295 114.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1620 0.001024 1024 390 384 16848 0.688128 6.99885 26.2581 33.9878 34.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1670 0.000512 4096 160 264 36864 6.61837 41.6623 209.488 257.809 257.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 0.000128 2048 180 1032 104832 25.068 14.4065 308.533 419.44 767.579 767.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1820 3.2e-05 4096 390 7320 561024 231.013 137.362 22998.6 4033.6 27401 27401.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1320 0.001024 2048 310 408 16272 1.37373 14.6207 52.4812 68.5193 68.5751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 24 370 0.000128 1024 140 1176 0 6.84442 0.016384 206.41 213.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 520 0.000256 512 135 264 33280 5.25069 8.53197 6.42304 258.191 278.667 65.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 330 0.000256 1024 110 456 2560 14.0143 3.37069 2.32794 103.369 123.267 123.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1440 0.000512 1024 490 1488 29760 2.30778 1.64838 54.3293 52.2225 110.609 110.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1620 0.001024 1024 390 384 16880 0.69104 6.60474 26.3166 33.6548 33.7101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1670 0.000512 4096 160 264 36880 6.60922 39.4855 209.644 255.781 255.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 0.000128 2048 180 1032 104960 25.0172 14.416 293.558 419.522 752.648 752.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1820 3.2e-05 4096 390 7320 561280 230.457 137.227 21908.3 4035.82 26312.2 26312.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1320 0.001024 2048 310 408 16240 1.36947 13.7203 52.4134 67.5484 67.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 370 0.000128 1024 140 1176 0 6.83446 0.016 206.318 213.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 520 0.000256 512 135 264 30720 5.4 8.51773 4.51504 258.096 276.803 63.6883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 330 0.000256 1024 110 456 0 3.36691 0.006144 103.308 106.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1440 0.000512 1024 490 1488 29440 2.30061 5.00947 39.4572 155.158 202.106 95.4325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1620 0.001024 1024 390 384 16800 0.694272 4.82141 26.2903 31.8467 31.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1670 0.000512 4096 160 264 36800 6.61091 28.9929 209.432 245.078 245.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 0.000128 2048 180 1032 103680 24.8188 14.3196 209.308 415.901 664.495 664.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1820 3.2e-05 4096 390 7320 560640 230.933 137.154 15605.4 4080.42 20054.4 20054.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1320 0.001024 2048 310 408 16160 1.37181 10.0447 52.3636 63.822 63.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 24 370 0.000128 1024 140 1176 0 6.81693 0.014112 206.41 213.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 520 0.000256 512 135 264 33792 5.20886 8.50266 8.44275 258.189 280.613 67.4237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 330 0.000256 1024 110 456 3072 13.9446 3.36691 3.28352 103.379 124.156 124.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1440 0.000512 1024 490 1488 29952 2.30902 1.66534 71.2572 52.3248 127.655 127.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1620 0.001024 1024 390 384 16800 0.692064 8.61021 26.2308 35.575 35.6309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1670 0.000512 4096 160 264 36864 6.61354 51.3208 209.616 267.594 267.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 0.000128 2048 180 1032 104448 24.9475 14.3356 376.719 418.843 834.977 835.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1820 3.2e-05 4096 390 7320 560640 230.124 137.222 27629.8 4038.33 32035.8 32036.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1320 0.001024 2048 310 408 16224 1.36925 17.66 52.4127 71.4854 71.5407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 24 370 0.000128 1024 140 1176 0 6.83037 0.015232 206.241 213.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 520 0.000256 512 135 264 32000 5.33549 8.51978 7.87597 257.978 279.981 66.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 330 0.000256 1024 110 456 3200 14.0049 3.37523 3.36227 103.296 124.224 124.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1440 0.000512 1024 490 1488 30000 2.32301 1.65725 69.5963 52.3058 125.981 126.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1620 0.001024 1024 390 384 16800 0.688896 8.37539 26.209 35.3178 35.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1670 0.000512 4096 160 264 36800 6.61306 49.8175 209.119 265.594 265.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 0.000128 2048 180 1032 104800 25.1006 14.5859 369.934 418.754 828.504 828.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1820 3.2e-05 4096 390 7320 560800 232.275 137.59 27335.1 4039.77 31745.2 31745.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1320 0.001024 2048 310 408 16200 1.37542 17.303 52.3146 71.0347 71.0922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 370 0.000128 1024 140 1176 0 6.83827 0.016768 206.552 213.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 520 0.000256 512 135 264 32000 5.34976 8.52803 5.53299 258.401 278.084 64.7317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 330 0.000256 1024 110 456 0 3.37715 0.005376 103.455 106.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1440 0.000512 1024 490 1488 29600 2.30954 5.02045 47.1808 155.404 210.094 103.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1620 0.001024 1024 390 384 16600 0.690208 5.7247 26.0957 32.5542 32.6098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1670 0.000512 4096 160 264 36600 6.57664 34.1606 208.765 249.546 249.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 0.000128 2048 180 1032 104000 24.9852 14.368 250.87 417.243 707.609 707.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1820 3.2e-05 4096 390 7320 560000 231.884 137.406 18504 4040.37 22914.1 22914.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1320 0.001024 2048 310 408 16000 1.36397 11.989 52.0885 65.4826 65.5295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 370 0.000128 1024 140 1176 0 6.77274 0.015648 202.105 208.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 520 0.000256 512 135 264 32256 5.16762 8.4288 7.94589 252.81 274.622 65.7815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 330 0.000256 1024 110 456 0 3.30061 0.004512 101.166 104.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1440 0.000512 1024 490 1488 29568 2.30365 4.94576 67.4482 153.119 227.995 123.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1620 0.001024 1024 390 384 16800 0.691936 8.27286 26.2267 35.2349 35.2905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1670 0.000512 4096 160 264 36848 6.61338 49.3584 209.407 265.42 265.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 0.000128 2048 180 1032 104832 24.9544 14.3667 365.505 418.444 823.413 823.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1820 3.2e-05 4096 390 7320 560896 230.455 137.31 26934.5 4033.71 31336.4 31336.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1320 0.001024 2048 310 408 16240 1.37421 17.1361 52.4417 70.9947 71.0408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 24 370 0.000128 1024 140 1176 0 6.82394 0.016384 206.302 213.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 520 0.000256 512 135 264 34560 5.19018 8.51536 8.20032 258.064 280.243 67.1565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 330 0.000256 1024 110 456 3840 13.9532 3.36896 3.80013 103.339 124.637 124.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1440 0.000512 1024 490 1488 29760 2.33085 1.66707 65.9162 52.4495 122.463 122.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1620 0.001024 1024 390 384 16800 0.69344 7.9143 26.2431 34.8929 34.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1670 0.000512 4096 160 264 36840 6.61504 47.7249 209.469 263.851 263.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 0.000128 2048 180 1032 103680 25.0572 14.4095 349.252 417.589 806.44 806.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1820 3.2e-05 4096 390 7320 560640 230.868 137.341 25921.3 4053.28 30347 30347.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1320 0.001024 2048 310 408 16200 1.37011 16.4168 52.3798 70.2078 70.2647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 370 0.000128 1024 140 1176 0 6.82045 0.015296 206.459 213.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 520 0.000256 512 135 264 30720 5.41491 8.50829 4.89696 258.301 277.394 64.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 330 0.000256 1024 110 456 0 3.37446 0.00464 103.435 106.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1440 0.000512 1024 490 1488 28800 2.31354 5.0175 41.9177 155.401 204.832 98.0203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1620 0.001024 1024 390 384 16560 0.688416 5.29005 26.0772 32.1 32.1539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1670 0.000512 4096 160 264 36720 6.61744 30.9371 209.471 247.067 247.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 0.000128 2048 180 1032 103680 25.0022 14.5797 226.419 417.915 684.058 684.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1820 3.2e-05 4096 390 7320 560640 230.282 137.308 16767.4 4042.54 21178 21178.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1320 0.001024 2048 310 408 16080 1.37021 10.6354 52.3811 64.43 64.4792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 370 0.000128 1024 140 1175 10240 33.3656 6.8431 15.7672 209.168 265.361 265.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 520 0.000256 512 135 275 33792 5.29347 1.70394 11.0177 52.4324 70.6314 70.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 330 0.000256 1024 110 475 2048 14.2487 3.4089 2.31034 104.676 124.83 124.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1440 0.000512 1024 490 1500 30336 2.31056 1.66298 51.2861 52.4178 107.782 107.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1620 0.001024 1024 390 400 16832 0.693952 6.32621 26.3344 33.3976 33.4561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1670 0.000512 4096 160 275 36864 6.62323 72.7171 209.757 289.142 289.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 710 0.000128 2048 180 1025 106240 24.8868 14.3814 516.014 419.401 974.823 974.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1820 3.2e-05 4096 390 7325 561664 230.123 137.094 20309.6 4053.95 24731.2 24731.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1320 0.001024 2048 310 425 16192 1.37626 24.1969 52.5103 78.1255 78.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 370 0.000128 1024 140 1175 10240 33.6 6.8616 14.3122 209.643 264.636 264.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 520 0.000256 512 135 275 33280 5.35898 1.71213 5.98986 52.5523 65.7971 65.9415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 330 0.000256 1024 110 475 2560 14.3007 3.42755 2.7201 104.915 125.544 125.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1440 0.000512 1024 490 1500 30400 2.31962 1.65952 46.3731 52.3318 102.785 102.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1620 0.001024 1024 390 400 16800 0.698528 5.6873 26.2736 32.7065 32.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1670 0.000512 4096 160 275 36840 6.61504 34.224 209.446 250.329 250.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 710 0.000128 2048 180 1025 106240 24.9875 14.4384 253.047 418.976 711.583 711.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1820 3.2e-05 4096 390 7325 561600 231.495 137.365 18274.3 4032.25 22675.8 22676.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1320 0.001024 2048 310 425 16200 1.37405 11.821 52.5 65.737 65.7961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 370 0.000128 1024 140 1175 5120 33.721 6.82618 5.33411 206.438 252.535 252.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 520 0.000256 512 135 275 30720 5.39629 1.68928 4.13837 51.7703 63.1754 63.3188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 25 330 0.000256 1024 110 475 0 3.37306 0.004096 103.283 106.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1440 0.000512 1024 490 1500 30080 2.30621 5.02195 30.0175 155.491 193.018 86.3691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1620 0.001024 1024 390 400 16720 0.690624 3.76582 26.2349 30.7343 30.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1670 0.000512 4096 160 275 36800 6.61654 63.2381 209.622 279.525 279.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 710 0.000128 2048 180 1025 106240 24.9715 14.4575 452.916 419.43 911.909 912.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1820 3.2e-05 4096 390 7325 561280 230.546 137.22 11776 4034.49 16178.7 16179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1320 0.001024 2048 310 425 16160 1.37997 20.7245 52.5455 74.6934 74.7522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 370 0.000128 1024 140 1175 6144 33.6282 6.8255 9.44429 206.25 256.366 256.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 520 0.000256 512 135 275 32256 5.29933 1.6824 5.66832 51.7052 64.5374 64.6802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 330 0.000256 1024 110 475 1536 14.144 3.36486 1.54154 103.225 122.459 122.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1440 0.000512 1024 490 1500 30336 2.32064 1.66522 49.4715 52.4723 106.033 106.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1620 0.001024 1024 390 400 16800 0.692288 6.08698 26.2876 33.1095 33.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1670 0.000512 4096 160 275 36816 6.61987 36.3924 209.387 252.442 252.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 0.000128 2048 180 1025 105984 24.8887 14.3729 261.846 418.364 719.603 719.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1820 3.2e-05 4096 390 7325 561408 230.517 137.251 19497.6 4031.89 23897.7 23898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1320 0.001024 2048 310 425 16176 1.39651 12.5644 52.4631 66.4675 66.5149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 370 0.000128 1024 140 1175 6144 33.5712 6.81542 6.64909 206.507 253.762 253.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 520 0.000256 512 135 275 30720 5.38803 1.68346 4.37203 51.7876 63.4161 63.5586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 12 25 330 0.000256 1024 110 475 0 3.36077 0.004128 103.325 106.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1440 0.000512 1024 490 1500 29952 2.31299 5.02038 31.6952 155.653 194.859 88.1813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1620 0.001024 1024 390 400 16704 0.6936 3.9473 26.2489 30.9321 30.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1670 0.000512 4096 160 275 36768 6.62323 23.4733 209.585 239.721 239.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 710 0.000128 2048 180 1025 105984 24.8151 14.3741 177.068 418.894 635.283 635.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1820 3.2e-05 4096 390 7325 560640 230.314 137.196 12614.6 4057.83 17040.3 17040.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1320 0.001024 2048 310 425 16128 1.37389 8.1631 52.5127 62.0919 62.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 370 0.000128 1024 140 1175 7168 33.6256 6.82989 11.854 206.945 259.472 259.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 520 0.000256 512 135 275 32256 5.33731 1.69162 6.2511 51.8832 65.3478 65.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 330 0.000256 1024 110 475 1792 14.1949 3.38515 1.76083 103.576 123.102 123.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1440 0.000512 1024 490 1500 30464 2.32432 1.66931 53.2967 52.4857 109.87 109.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1620 0.001024 1024 390 400 16800 0.691968 6.6089 26.2926 33.6348 33.6915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1670 0.000512 4096 160 275 36848 6.62525 39.6063 209.607 255.882 255.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 0.000128 2048 180 1025 105728 24.9763 14.3789 280.013 418.392 737.892 738.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1820 3.2e-05 4096 390 7325 561344 230.777 137.292 20851.4 4043.38 25263.3 25263.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1320 0.001024 2048 310 425 16184 1.39923 13.5695 52.5086 67.5209 67.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 370 0.000128 1024 140 1175 0 6.77488 0.01632 202.173 209.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 520 0.000256 512 135 275 28672 5.37757 8.4272 4.26813 252.897 271.239 62.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 330 0.000256 1024 110 475 0 3.29933 0.005792 101.208 104.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1440 0.000512 1024 490 1500 30016 2.29587 4.9449 33.6948 153.175 194.294 89.7904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1620 0.001024 1024 390 400 16688 0.690176 4.28442 26.2255 31.2429 31.2992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1670 0.000512 4096 160 275 36736 6.6129 25.6863 209.341 241.683 241.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 0.000128 2048 180 1025 105728 24.8812 14.4501 179.546 418.595 637.604 637.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1820 3.2e-05 4096 390 7325 560896 230.537 137.303 13144.1 4040.94 17553.3 17553.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1320 0.001024 2048 310 425 16128 1.37619 8.72454 52.5126 62.6767 62.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 370 0.000128 1024 140 1175 8192 33.7658 6.8385 13.8661 209.194 263.881 264.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 520 0.000256 512 135 275 32768 5.35606 1.70118 6.48019 52.4482 66.1676 66.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 330 0.000256 1024 110 475 2048 14.2727 3.40976 2.00858 104.708 124.578 124.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1440 0.000512 1024 490 1500 30208 2.31299 1.66672 54.7249 52.4605 111.266 111.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1620 0.001024 1024 390 400 16768 0.692416 6.8585 26.2854 33.878 33.9333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1670 0.000512 4096 160 275 36800 6.62054 41.4803 209.568 257.711 257.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 0.000128 2048 180 1025 105984 24.8865 14.3593 292.867 419.447 751.695 751.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1820 3.2e-05 4096 390 7325 561152 230.291 137.115 21322.1 4067.52 25757.5 25757.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1320 0.001024 2048 310 425 16128 1.38899 14.0919 52.4193 67.9429 67.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 370 0.000128 1024 140 1175 8192 33.8042 6.85261 9.75526 209.306 259.935 260.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 520 0.000256 512 135 275 32768 5.3665 1.70544 4.5311 52.5002 64.2834 64.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 370 0.000128 1024 140 1175 4608 33.5986 6.80755 8.78851 204.175 253.586 253.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 520 0.000256 512 135 275 29952 5.3697 1.66954 6.36112 51.1942 64.777 64.9193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 25 330 0.000256 1024 110 475 0 3.33811 0.005728 102.138 105.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1440 0.000512 1024 490 1500 30240 2.31728 4.99763 58.6743 154.501 220.674 115.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1620 0.001024 1024 390 400 16776 0.692384 7.19462 26.28 34.2102 34.2661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1670 0.000512 4096 160 275 36792 6.61222 43.1719 209.338 259.164 259.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 0.000128 2048 180 1025 105984 24.9349 14.3584 309.218 418.843 767.489 767.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1820 3.2e-05 4096 390 7325 561024 231.053 137.349 23097.2 4036.86 27502.9 27503.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1320 0.001024 2048 310 425 16128 1.37837 15.1202 52.3846 68.9262 68.9807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 370 0.000128 1024 140 1175 0 6.73107 0.015488 199.964 206.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 520 0.000256 512 135 275 27648 5.28877 8.35517 4.44378 250.155 268.513 61.8519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 370 0.000128 1024 140 1175 5120 33.7267 6.96173 9.47498 206.291 256.666 256.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 520 0.000256 512 135 275 30720 5.39312 1.68861 6.35971 51.7306 65.3532 65.4971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 25 330 0.000256 1024 110 475 0 3.86256 0.006016 103.209 107.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1440 0.000512 1024 490 1500 30080 2.3024 5.50915 56.9685 155.384 220.348 113.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1620 0.001024 1024 390 400 16720 0.690272 7.06989 26.2207 34.0249 34.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1670 0.000512 4096 160 275 36800 6.61725 42.2584 209.473 258.393 258.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 0.000128 2048 180 1025 106240 24.8675 14.4193 301.983 419.135 760.535 760.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1820 3.2e-05 4096 390 7325 561280 230.45 137.244 22346.9 4039.25 26754.3 26754.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1320 0.001024 2048 310 425 16160 1.37818 14.6739 52.5038 68.5979 68.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 370 0.000128 1024 140 1175 0 6.81443 0.015712 206.473 213.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 520 0.000256 512 135 275 30720 5.39827 8.49789 4.70502 258.29 277.163 63.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 330 0.000256 1024 110 475 0 3.36928 0.005472 103.39 106.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1440 0.000512 1024 490 1500 29440 2.3025 5.00973 39.6856 155.277 202.456 95.6952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1620 0.001024 1024 390 400 16640 0.692288 5.02784 26.2384 32.0007 32.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1670 0.000512 4096 160 275 36640 6.6065 30.2158 209.197 246.061 246.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 0.000128 2048 180 1025 104960 24.737 14.3365 210.102 416.206 665.529 665.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1820 3.2e-05 4096 390 7325 560640 230.435 137.283 15640.9 4042.71 20051.7 20052.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1320 0.001024 2048 310 425 16000 1.36909 10.2586 52.3261 63.996 64.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 370 0.000128 1024 140 1175 6144 33.5532 6.81594 13.6775 206.35 260.614 260.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 520 0.000256 512 135 275 30720 5.38493 1.68346 7.81149 51.747 66.8108 66.9529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 25 330 0.000256 1024 110 475 0 3.36675 0.005728 103.245 106.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1440 0.000512 1024 490 1500 29952 2.30982 5.02563 69.352 155.533 232.396 125.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1620 0.001024 1024 390 400 16704 0.691136 8.55347 26.2209 35.5096 35.5667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1670 0.000512 4096 160 275 36768 6.61888 51.9003 209.422 267.983 268.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 0.000128 2048 180 1025 105984 24.8176 14.3484 367.927 418.564 825.785 825.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1820 3.2e-05 4096 390 7325 560640 230.128 137.191 27026.4 4035.34 31429.5 31429.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1320 0.001024 2048 310 425 16128 1.37075 17.8276 52.4664 71.7112 71.7674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 370 0.000128 1024 140 1175 0 7.01011 0.014464 198.298 205.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 520 0.000256 512 135 275 24576 5.47955 8.63606 4.40714 248.082 266.878 61.6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 370 0.000128 1024 140 1175 6400 33.6633 6.83222 14.1748 206.28 261.167 261.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 520 0.000256 512 135 275 32000 5.33408 1.68906 8.10304 51.7313 67.0396 67.1836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 25 330 0.000256 1024 110 475 0 3.3751 0.005376 103.214 106.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1440 0.000512 1024 490 1500 30000 2.32256 5.0337 68.8837 155.512 231.933 125.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1620 0.001024 1024 390 400 16700 0.68976 8.57034 26.2121 35.5143 35.5731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1670 0.000512 4096 160 275 36800 6.62771 51.2111 209.54 267.422 267.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 0.000128 2048 180 1025 105600 25.0147 14.3799 364.838 418.68 823.044 823.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1820 3.2e-05 4096 390 7325 561600 231.333 137.38 27253 4049.78 31671.9 31672.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1320 0.001024 2048 310 425 16100 1.37312 17.8702 52.387 71.6709 71.7278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 370 0.000128 1024 140 1175 0 6.83632 0.015424 206.371 213.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 520 0.000256 512 135 275 32000 5.3535 8.52797 5.65728 258.177 277.987 64.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 330 0.000256 1024 110 475 0 3.38051 0.005664 103.366 106.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1440 0.000512 1024 490 1500 29600 2.3071 5.02298 46.44 155.268 209.222 102.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1620 0.001024 1024 390 400 16600 0.690176 5.87658 26.2181 32.8276 32.8828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1670 0.000512 4096 160 275 36600 6.61354 35.1416 209.037 250.835 250.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 0.000128 2048 180 1025 104000 24.9808 14.3892 243.512 416.869 699.893 699.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1820 3.2e-05 4096 390 7325 560000 231.515 137.533 18228.9 4036.96 22635.4 22635.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1320 0.001024 2048 310 425 16000 1.37216 12.1731 52.3972 65.9853 66.0327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 370 0.000128 1024 140 1175 0 6.76454 0.017408 204.081 210.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 520 0.000256 512 135 275 28672 5.37274 8.41933 7.05869 255.281 276.403 65.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 330 0.000256 1024 110 475 0 3.29962 0.0056 102.16 105.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1440 0.000512 1024 490 1500 30016 2.29581 4.94218 67.5635 154.616 229.6 124.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1620 0.001024 1024 390 400 16688 0.694144 8.43853 26.4704 35.6455 35.7028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1670 0.000512 4096 160 275 36736 6.61136 50.2165 211.311 268.181 268.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 0.000128 2048 180 1025 105728 24.8872 14.42 356.519 422.553 818.524 818.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1820 3.2e-05 4096 390 7325 560896 230.496 137.31 26235.8 4072.93 30677 30677.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1320 0.001024 2048 310 425 16128 1.37885 17.1721 53.0065 71.5988 71.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 370 0.000128 1024 140 1175 7680 33.4512 6.81872 15.9956 206.299 262.779 262.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 520 0.000256 512 135 275 30720 5.40595 1.68755 7.27712 51.7447 66.2991 66.4394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 25 330 0.000256 1024 110 475 0 3.38432 0.006016 103.24 106.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1440 0.000512 1024 490 1500 30240 2.3208 5.04829 65.777 155.672 229.003 122.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1620 0.001024 1024 390 400 16680 0.68912 8.05216 26.2107 34.9935 35.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1670 0.000512 4096 160 275 36720 6.61709 48.4972 209.285 264.442 264.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 0.000128 2048 180 1025 105600 24.8829 14.3632 344.426 417.437 801.237 801.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1820 3.2e-05 4096 390 7325 560640 230.842 137.311 25323.3 4028.14 29720.1 29720.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1320 0.001024 2048 310 425 16080 1.37421 16.682 52.3865 70.4875 70.5474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 370 0.000128 1024 140 1175 0 6.81984 0.016384 206.459 213.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 520 0.000256 512 135 275 30720 5.41238 8.50944 5.09984 258.301 277.591 64.3502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 330 0.000256 1024 110 475 0 3.37571 0.004096 103.437 106.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1440 0.000512 1024 490 1500 29760 2.30141 5.02435 43.2975 155.405 206.209 99.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1620 0.001024 1024 390 400 16560 0.692544 5.46349 26.2226 32.4229 32.4759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1670 0.000512 4096 160 275 36480 6.58022 32.0081 208.645 247.279 247.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 0.000128 2048 180 1025 105600 24.8317 14.3696 228.09 417.898 685.334 685.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1820 3.2e-05 4096 390 7325 560640 230.179 137.321 17001.1 4031.39 21400.4 21400.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1320 0.001024 2048 310 425 15840 1.36758 11.1591 52.0817 64.6508 64.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 370 0.000128 1024 140 1175 8192 33.7922 6.84371 16.5005 209.047 266.401 266.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 520 0.000256 512 135 275 32768 5.36176 1.70429 7.48042 52.4323 67.1563 67.2997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 370 0.000128 1024 140 1175 0 6.80832 0.01584 198.22 205.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 520 0.000256 512 135 275 24576 5.48688 8.43194 4.22192 248.007 266.421 61.4318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 370 0.000128 1024 140 1184 8192 33.7094 6.84704 11.3159 208.953 261.041 261.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 520 0.000256 512 135 288 38912 4.99629 1.70339 6.96019 52.3782 66.2198 66.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 370 0.000128 1024 140 1184 8192 33.776 6.84637 7.78355 209.212 257.837 257.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 520 0.000256 512 135 288 38912 5.00755 1.70394 10.8336 52.4535 70.1808 70.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 370 0.000128 1024 140 1184 7680 33.9674 6.8936 10.9286 209.701 261.714 261.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 520 0.000256 512 135 288 39680 4.99734 1.71213 7.09427 52.5679 66.5545 66.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 370 0.000128 1024 140 1184 5120 33.7243 6.87514 5.27174 206.468 252.556 252.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 520 0.000256 512 135 288 38400 4.94976 1.6896 5.20467 51.77 63.795 63.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 370 0.000128 1024 140 1184 6144 33.6122 6.82189 9.72973 206.25 256.633 256.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 520 0.000256 512 135 288 38400 4.94867 1.68634 7.10902 51.7072 65.6324 65.7756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 370 0.000128 1024 140 1184 6144 33.5694 6.81574 6.63434 206.487 253.722 253.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 520 0.000256 512 135 288 36864 5.03146 1.68739 5.31856 51.7828 64.0017 64.1436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 370 0.000128 1024 140 1184 3584 34.0986 6.82992 5.73174 206.945 253.823 253.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 520 0.000256 512 135 288 37632 5.0224 1.69312 6.78451 51.8939 65.5756 65.7248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 32 370 0.000128 1024 140 1184 0 6.76659 0.016224 202.089 208.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 520 0.000256 512 135 288 35840 4.97517 8.42253 4.4593 252.792 270.917 62.0995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 370 0.000128 1024 140 1184 0 6.76922 0.014336 202.174 209.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 520 0.000256 512 135 288 32256 5.1937 8.42397 4.15296 252.919 270.961 62.0669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 370 0.000128 1024 140 1184 8192 33.767 6.84816 12.7765 209.216 262.826 262.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 520 0.000256 512 135 288 38912 5.01258 1.70394 7.20925 52.4544 66.5573 66.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 370 0.000128 1024 140 1184 8192 33.7846 6.8424 8.84 209.135 258.821 258.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 520 0.000256 512 135 288 36864 5.14096 1.70691 4.91478 52.4538 64.3956 64.5455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 370 0.000128 1024 140 1184 0 6.75341 0.014336 198.279 205.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 520 0.000256 512 135 288 30720 5.1224 8.37629 4.07686 248.057 265.904 60.9186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 370 0.000128 1024 140 1184 4608 33.6107 6.80355 10.4831 204.254 255.363 255.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 520 0.000256 512 135 288 36864 4.97274 1.67555 9.70179 51.2163 67.7487 67.8958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 370 0.000128 1024 140 1184 0 6.7496 0.014816 198.232 205.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 520 0.000256 512 135 288 32256 5.02496 8.36992 5.73613 247.984 267.386 62.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 370 0.000128 1024 140 1184 0 6.80346 0.015648 204.502 211.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 520 0.000256 512 135 288 34560 5.13722 8.47872 5.22 255.849 274.954 63.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 370 0.000128 1024 140 1184 5120 33.6986 6.81981 10.9283 206.291 257.959 258.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 520 0.000256 512 135 288 38400 4.94749 1.68608 9.56602 51.7298 68.112 68.2515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 370 0.000128 1024 140 1184 0 6.80986 0.014944 206.518 213.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 520 0.000256 512 135 288 35840 5.1072 8.49741 6.28406 258.343 278.498 65.2122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 370 0.000128 1024 140 1184 0 6.82106 0.015168 206.387 213.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 520 0.000256 512 135 288 38400 4.97008 8.51082 5.73648 258.209 277.7 64.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 370 0.000128 1024 140 1184 6144 33.5742 6.80982 12.3553 206.467 259.42 259.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 520 0.000256 512 135 288 36864 5.0233 1.68214 8.7657 51.7742 67.4318 67.5738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 370 0.000128 1024 140 1184 0 6.7295 0.0144 198.127 204.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 520 0.000256 512 135 288 30720 5.11706 8.35331 5.06957 247.873 266.682 61.8662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 370 0.000128 1024 140 1184 0 7.33658 0.014432 198.421 205.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 520 0.000256 512 135 288 27648 5.29642 8.96269 4.26829 248.267 267.069 61.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 32 370 0.000128 1024 140 1184 0 6.83094 0.016704 206.41 213.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 520 0.000256 512 135 288 38400 4.97203 8.51722 9.06272 258.193 281.021 67.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 370 0.000128 1024 140 1184 0 6.82595 0.014592 206.411 213.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 520 0.000256 512 135 288 38400 4.97642 8.51658 6.56848 258.224 278.557 65.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 370 0.000128 1024 140 1184 0 6.8367 0.017088 206.51 213.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 520 0.000256 512 135 288 38400 4.99066 8.5321 5.45907 258.381 277.636 64.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 32 370 0.000128 1024 140 1184 0 6.76637 0.016672 202.465 209.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 520 0.000256 512 135 288 35840 4.96602 8.42083 8.15318 253.184 274.999 65.8002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 370 0.000128 1024 140 1184 0 6.78912 0.016384 202.431 209.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 520 0.000256 512 135 288 32256 5.19309 8.45123 4.85142 253.293 272.055 62.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 32 370 0.000128 1024 140 1184 0 6.8311 0.016384 206.294 213.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 520 0.000256 512 135 288 38400 4.97152 8.5248 8.6032 258.05 280.416 67.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 370 0.000128 1024 140 1184 0 6.82326 0.014848 206.607 213.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 520 0.000256 512 135 288 38400 4.97603 8.51405 6.45184 258.485 278.699 65.3095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 370 0.000128 1024 140 1184 8192 33.7813 6.84646 15.4835 209.302 265.633 265.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 520 0.000256 512 135 288 36864 5.13293 1.7065 8.37779 52.4932 67.8936 68.0365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 370 0.000128 1024 140 1184 0 6.74611 0.014752 198.366 205.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 520 0.000256 512 135 288 32768 5.01555 8.37232 5.1751 248.19 267.024 61.9479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 370 0.000128 1024 140 1184 0 6.73792 0.014336 198.418 205.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 520 0.000256 512 135 288 24576 5.48493 8.36413 4.01386 248.298 266.433 61.3134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 370 0.000128 1024 140 1200 4096 34.3401 6.84442 6.26813 208.924 256.592 256.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 520 0.000256 512 135 280 31744 5.4071 1.70224 5.98032 52.366 65.6378 65.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 330 0.000256 1024 110 480 2048 14.2464 3.40752 2.2304 104.55 124.617 124.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1440 0.000512 1024 490 1520 30080 2.31354 1.66349 46.132 52.3546 102.562 102.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1620 0.001024 1024 390 400 16832 0.695584 5.71203 26.302 32.7517 32.8069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1670 0.000512 4096 160 280 36832 6.62342 64.5437 209.544 280.756 280.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 710 0.000128 2048 180 1040 105728 24.932 14.3423 445.629 418.896 903.93 904.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1820 3.2e-05 4096 390 7320 560640 231.262 137.263 17973.8 4060.37 22403.1 22403.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1320 0.001024 2048 310 440 16064 1.36685 20.5531 52.4148 74.3766 74.4346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 370 0.000128 1024 140 1200 4096 34.3927 6.84442 4.46922 209.217 255.138 255.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 520 0.000256 512 135 280 30720 5.46979 1.69984 8.89882 52.4552 68.7018 68.8436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 330 0.000256 1024 110 480 2048 14.2716 3.40438 2.24675 104.724 124.825 124.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1440 0.000512 1024 490 1520 29952 2.31987 1.66912 29.6828 52.4591 86.2288 86.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1620 0.001024 1024 390 400 16768 0.693216 9.8809 26.2878 36.9045 36.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1670 0.000512 4096 160 280 36800 6.62179 64.7412 209.798 281.207 281.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 710 0.000128 2048 180 1040 105472 25.0326 14.3766 446.175 419.492 905.204 905.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1820 3.2e-05 4096 390 7320 560128 231.667 137.292 11613.4 4047.73 16030.5 16030.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1320 0.001024 2048 310 440 16000 1.36634 20.4039 52.3958 74.2086 74.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 370 0.000128 1024 140 1200 2560 34.7767 6.85683 4.69421 209.675 256.225 256.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 520 0.000256 512 135 280 32000 5.4384 1.71098 6.70285 52.5572 66.594 66.7393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 330 0.000256 1024 110 480 2560 14.2803 3.4241 2.3535 104.928 125.17 125.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1440 0.000512 1024 490 1520 30080 2.31766 1.65888 52.8203 52.3371 109.236 109.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1620 0.001024 1024 390 400 16800 0.69216 6.40413 26.2739 33.4138 33.4683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1670 0.000512 4096 160 280 36800 6.61043 39.6452 209.467 255.765 255.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 710 0.000128 2048 180 1040 105600 25.0005 14.3995 290.751 419.025 749.3 749.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1820 3.2e-05 4096 390 7320 560640 232.474 137.568 20695.4 4043.1 25108.9 25109.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1320 0.001024 2048 310 440 16080 1.3736 14.0059 52.4933 67.915 67.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 40 370 0.000128 1024 140 1200 0 6.81578 0.014336 206.206 213.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 520 0.000256 512 135 280 30720 5.40243 8.50387 4.8607 257.929 276.969 63.9837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 40 330 0.000256 1024 110 480 0 3.36896 0.004096 103.203 106.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1440 0.000512 1024 490 1520 29760 2.31328 5.01568 33.8941 155.371 196.771 90.2088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1620 0.001024 1024 390 400 16720 0.690528 4.17997 26.2159 31.1292 31.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1670 0.000512 4096 160 280 36720 6.60858 25.8119 209.248 241.713 241.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 710 0.000128 2048 180 1040 105600 24.9194 14.3572 190.64 419.111 649.161 649.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1820 3.2e-05 4096 390 7320 560000 232.045 137.47 13059.3 4045.75 17475 17475.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1320 0.001024 2048 310 440 16000 1.37232 9.0256 52.3856 62.8278 62.8838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 40 370 0.000128 1024 140 1200 0 6.82077 0.016544 206.256 213.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 520 0.000256 512 135 280 30720 5.41558 8.50928 4.28848 258.005 276.491 63.4511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 40 330 0.000256 1024 110 480 0 3.37267 0.004416 103.252 106.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1440 0.000512 1024 490 1520 29760 2.33267 5.0361 27.9141 155.691 191.153 84.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1620 0.001024 1024 390 400 16680 0.691616 3.51027 26.2164 30.4602 30.5171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1670 0.000512 4096 160 280 36720 6.60912 70.7849 209.454 286.891 286.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 710 0.000128 2048 180 1040 104640 25.028 14.3957 505.404 417.5 962.458 962.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1820 3.2e-05 4096 390 7320 559680 232.131 137.466 10624.2 4038.86 15033.1 15033.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1320 0.001024 2048 310 440 15960 1.37011 22.6364 52.382 76.4299 76.4873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 40 370 0.000128 1024 140 1200 0 6.8239 0.015936 206.37 213.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 520 0.000256 512 135 280 30720 5.39472 8.5111 5.60838 258.123 277.913 64.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 330 0.000256 1024 110 480 1536 14.1304 3.36333 1.69731 103.321 122.697 122.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1440 0.000512 1024 490 1520 30144 2.31693 1.66848 48.7386 52.5222 105.351 105.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1620 0.001024 1024 390 400 16800 0.692224 5.96621 26.3124 33.0157 33.0733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1670 0.000512 4096 160 280 36816 6.62118 36.1904 209.798 252.652 252.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 0.000128 2048 180 1040 105216 24.9153 14.3506 258.751 418.758 716.906 717.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1820 3.2e-05 4096 390 7320 560640 231.453 137.424 18951.1 4063.18 23383.6 23383.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1320 0.001024 2048 310 440 16032 1.37405 12.8156 52.4351 66.6684 66.7249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 40 370 0.000128 1024 140 1200 0 6.81984 0.014368 206.428 213.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 520 0.000256 512 135 280 30720 5.39606 8.50646 4.30502 258.22 276.691 63.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 40 330 0.000256 1024 110 480 0 3.36502 0.008064 103.331 106.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1440 0.000512 1024 490 1520 29952 2.31485 5.02557 32.3408 155.66 195.522 88.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1620 0.001024 1024 390 400 16704 0.69184 3.98109 26.244 30.9576 31.0168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1670 0.000512 4096 160 280 36768 6.62102 24.3592 209.795 240.818 240.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 0.000128 2048 180 1040 105216 24.8608 14.3567 170.912 418.883 629.139 629.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1820 3.2e-05 4096 390 7320 559872 231.079 137.295 12312.3 4046.71 16727.8 16728.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1320 0.001024 2048 310 440 15936 1.3665 8.30595 52.3028 62.0375 62.0831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 40 370 0.000128 1024 140 1200 0 6.83178 0.016128 207.069 214.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 520 0.000256 512 135 280 30464 5.44531 8.52189 7.84234 258.998 281.078 67.2112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 330 0.000256 1024 110 480 1792 14.176 3.37715 2.34992 103.679 123.759 123.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1440 0.000512 1024 490 1520 30240 2.3256 1.66707 71.0116 52.5341 127.642 127.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1620 0.001024 1024 390 400 16800 0.68944 8.73062 26.3221 35.7834 35.8407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1670 0.000512 4096 160 280 36792 6.62432 51.9993 209.704 268.372 268.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 0.000128 2048 180 1040 105280 24.9971 14.3852 372.999 418.779 831.301 831.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1820 3.2e-05 4096 390 7320 560448 231.849 137.511 26859.3 4061.17 31290.2 31290.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1320 0.001024 2048 310 440 16016 1.37216 18.4591 52.4162 72.2942 72.3503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 370 0.000128 1024 140 1200 4096 34.3925 6.84061 8.92061 209.196 259.574 259.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 520 0.000256 512 135 280 30720 5.48118 1.7025 7.62413 52.4597 67.4444 67.5911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 330 0.000256 1024 110 480 2048 14.2725 3.40704 2.54374 104.709 125.112 125.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1440 0.000512 1024 490 1520 29952 2.31888 1.66797 65.0988 52.4565 121.641 121.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1620 0.001024 1024 390 400 16768 0.692224 8.07267 26.2861 35.0921 35.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1670 0.000512 4096 160 280 36800 6.61907 49.0231 209.781 265.467 265.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 0.000128 2048 180 1040 105472 24.9345 14.3992 348.48 419.448 807.397 807.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1820 3.2e-05 4096 390 7320 560128 231.556 137.299 24858.7 4047.28 29275.3 29275.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1320 0.001024 2048 310 440 16000 1.39488 17.0086 52.3915 70.8367 70.8856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 40 370 0.000128 1024 140 1200 0 6.86435 0.016096 204.156 211.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 520 0.000256 512 135 280 29952 5.3784 8.53962 7.66064 255.366 277.223 66.2343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 40 330 0.000256 1024 110 480 0 3.33619 0.005728 102.173 105.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1440 0.000512 1024 490 1520 29952 2.32365 4.99507 67.0463 154.555 229.103 123.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1620 0.001024 1024 390 400 16776 0.694112 8.24851 26.2877 35.2719 35.3287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1670 0.000512 4096 160 280 36792 6.61709 49.503 209.613 265.776 265.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 0.000128 2048 180 1040 105408 24.9832 14.379 354.231 418.96 812.688 812.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1820 3.2e-05 4096 390 7320 559872 232.637 137.595 25654.3 4042.9 30067.8 30068.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1320 0.001024 2048 310 440 15984 1.3697 17.2672 52.3277 71.0055 71.0513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 370 0.000128 1024 140 1200 0 6.8 0.016064 204.596 211.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 520 0.000256 512 135 280 27648 5.53037 8.47626 4.4833 255.898 274.663 63.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 330 0.000256 1024 110 480 0 3.34438 0.005312 102.355 105.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1440 0.000512 1024 490 1520 28512 2.30534 4.95821 36.8219 153.766 198.033 92.3349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1620 0.001024 1024 390 400 16632 0.691072 4.9111 26.2819 31.9286 31.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1670 0.000512 4096 160 280 36504 6.60685 29.2885 208.826 244.763 244.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 0.000128 2048 180 1040 103680 25.0499 14.3994 201.838 417.78 659.201 659.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1820 3.2e-05 4096 390 7320 558144 233.927 137.656 14645.8 4054.03 19071.8 19072.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1320 0.001024 2048 310 440 15768 1.36733 9.8816 52.1301 63.4225 63.4716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 40 370 0.000128 1024 140 1200 0 6.82346 0.014496 206.365 213.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 520 0.000256 512 135 280 30720 5.39946 8.50963 7.49242 258.13 279.805 66.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 40 330 0.000256 1024 110 480 0 3.36691 0.004096 103.282 106.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1440 0.000512 1024 490 1520 29760 2.31162 5.01658 62.7288 155.491 225.728 119.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1620 0.001024 1024 390 400 16720 0.69008 7.70186 26.2375 34.6705 34.7298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1670 0.000512 4096 160 280 36720 6.61299 47.2653 209.404 263.324 263.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 0.000128 2048 180 1040 105600 24.9273 14.3797 334.523 419.432 793.389 793.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1820 3.2e-05 4096 390 7320 560000 232.01 137.429 24043.8 4048.32 28462 28462.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1320 0.001024 2048 310 440 16000 1.37338 16.3576 52.4227 70.1987 70.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 370 0.000128 1024 140 1200 0 6.8649 0.016 206.521 213.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 520 0.000256 512 135 280 30720 5.40182 8.54512 5.46208 258.351 278.035 64.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 330 0.000256 1024 110 480 0 3.36506 0.00448 103.414 106.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1440 0.000512 1024 490 1520 29440 2.30221 5.00406 42.3756 155.315 205.18 98.4039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1620 0.001024 1024 390 400 16640 0.692224 5.35661 26.2449 32.3344 32.3912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1670 0.000512 4096 160 280 36640 6.6128 32.0157 209.453 248.125 248.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 0.000128 2048 180 1040 103680 24.8175 14.3484 223.139 416.314 678.749 678.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1820 3.2e-05 4096 390 7320 559360 232.423 137.366 16632.2 4057.37 21059.8 21060.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1320 0.001024 2048 310 440 15840 1.36794 11.4982 52.2218 65.1305 65.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 370 0.000128 1024 140 1200 0 6.81629 0.016384 206.438 213.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 520 0.000256 512 135 280 30720 5.41213 8.50522 4.71226 258.274 277.175 63.9569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 330 0.000256 1024 110 480 0 3.38275 0.004544 103.424 106.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1440 0.000512 1024 490 1520 28800 2.31875 5.02832 35.1498 155.381 198.058 91.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1620 0.001024 1024 390 400 16560 0.690912 4.63373 26.2196 31.5862 31.6414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1670 0.000512 4096 160 280 36480 6.6041 0 208.83 215.442 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 370 0.000128 1024 140 1200 0 6.81526 0.015424 206.41 213.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 520 0.000256 512 135 280 30720 5.39373 8.49958 6.99123 258.191 279.347 66.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 330 0.000256 1024 110 480 0 3.36282 0.005504 103.315 106.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1440 0.000512 1024 490 1520 29952 2.31011 5.02746 59.144 155.636 222.296 115.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1620 0.001024 1024 390 400 16704 0.690656 7.25475 26.2468 34.2338 34.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1670 0.000512 4096 160 280 36768 6.62006 44.0307 209.775 260.472 260.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 0.000128 2048 180 1040 105216 24.878 14.4555 312.901 418.841 771.206 771.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1820 3.2e-05 4096 390 7320 559872 231.112 137.331 22937.4 4061.87 27368.1 27368.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1320 0.001024 2048 310 440 15936 1.36902 15.2061 52.3027 68.9236 68.9705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 370 0.000128 1024 140 1200 0 6.83475 0.016384 206.442 213.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 520 0.000256 512 135 280 28800 5.52192 8.52694 6.8328 258.233 279.39 66.1443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 330 0.000256 1024 110 480 0 3.37421 0.006144 103.337 106.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1440 0.000512 1024 490 1520 30000 2.32422 5.03104 61.3478 155.694 224.576 117.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1620 0.001024 1024 390 400 16700 0.690176 7.51002 26.2448 34.4862 34.5407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1670 0.000512 4096 160 280 36700 6.6089 45.2381 209.588 261.477 261.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 0.000128 2048 180 1040 105600 25.0218 14.3981 325.396 419.164 784.115 784.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1820 3.2e-05 4096 390 7320 560000 233.334 137.667 23574.1 4052.25 27997.8 27998.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1320 0.001024 2048 310 440 16000 1.37421 15.9394 52.4967 69.8551 69.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 370 0.000128 1024 140 1200 0 6.83357 0.015712 206.527 213.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 520 0.000256 512 135 280 25600 5.71485 8.52262 4.56266 258.369 277.44 64.1074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 330 0.000256 1024 110 480 0 3.37619 0.004288 103.446 106.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1440 0.000512 1024 490 1520 29600 2.30986 5.01706 42.0232 155.388 204.92 98.0958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1620 0.001024 1024 390 400 16600 0.690528 5.37898 26.2368 32.348 32.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1670 0.000512 4096 160 280 36600 6.61149 31.273 209.407 247.338 247.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 0.000128 2048 180 1040 104000 24.9715 14.4464 220.587 417.326 677.461 677.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1820 3.2e-05 4096 390 7320 558400 233.986 137.618 16027.1 4075.02 20474.1 20474.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1320 0.001024 2048 310 440 15800 1.36506 10.8144 52.2087 64.4312 64.4777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 370 0.000128 1024 140 1200 0 6.83408 0.01536 206.657 213.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 520 0.000256 512 135 280 28800 5.55651 8.52973 4.69565 258.569 277.619 64.1671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 330 0.000256 1024 110 480 0 3.38224 0.004096 103.574 107.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1440 0.000512 1024 490 1520 28800 2.33696 5.02739 35.1951 155.647 198.391 91.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1620 0.001024 1024 390 400 16500 0.691776 4.6969 26.235 31.6664 31.7224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1670 0.000512 4096 160 280 36300 6.54883 27.5929 208.326 242.509 242.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 0.000128 2048 180 1040 103200 24.8167 14.3206 189.657 413.141 642.066 642.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1820 3.2e-05 4096 390 7320 559200 233.107 137.632 14396.7 4069.13 18837 18837.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1320 0.001024 2048 310 440 15600 1.35914 9.65722 51.9372 62.9969 63.0432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 370 0.000128 1024 140 1200 0 6.82336 0.014816 206.676 213.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 520 0.000256 512 135 280 25600 5.72266 8.51501 4.16541 258.625 277.307 63.8425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 330 0.000256 1024 110 480 0 3.37946 0.004096 103.652 107.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1440 0.000512 1024 490 1520 28800 2.32624 5.02854 33.4266 155.834 196.794 89.7698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1620 0.001024 1024 390 400 16400 0.690336 4.44454 26.2243 31.4033 31.4595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1670 0.000512 4096 160 280 36400 6.60522 26.2451 209.293 242.187 242.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 0.000128 2048 180 1040 102400 24.7718 14.295 174.188 413.19 626.577 626.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1820 3.2e-05 4096 390 7320 556800 235.005 138.602 12693.6 4079.5 17147.1 17147.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1320 0.001024 2048 310 440 15600 1.36179 9.30656 52.1786 62.9076 62.9551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 370 0.000128 1024 140 1200 2048 34.6079 6.84237 3.7792 209.007 254.455 254.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 520 0.000256 512 135 288 33792 5.29328 1.70323 7.00259 52.3893 66.5707 66.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 48 370 0.000128 1024 140 1200 0 6.812 0.014976 206.416 213.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 520 0.000256 512 135 288 30720 5.38643 8.49706 9.77552 258.199 282.125 68.9377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 370 0.000128 1024 140 1200 2560 34.7561 6.85779 4.51299 209.843 256.189 256.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 520 0.000256 512 135 288 34560 5.2935 1.70848 6.58074 52.6005 66.3677 66.5104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 48 370 0.000128 1024 140 1200 0 6.82214 0.015072 206.392 213.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 520 0.000256 512 135 288 33280 5.25574 8.51075 4.89027 258.163 277.095 63.9107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 48 370 0.000128 1024 140 1200 0 6.8215 0.01568 206.271 213.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 520 0.000256 512 135 288 30720 5.42035 8.50896 3.96243 258.027 276.195 63.1404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 48 370 0.000128 1024 140 1200 0 6.86285 0.016288 206.168 213.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 520 0.000256 512 135 288 32256 5.31117 8.55114 8.0521 257.87 280.053 67.0597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 370 0.000128 1024 140 1200 0 6.81462 0.016384 206.185 213.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 520 0.000256 512 135 288 30720 5.39453 8.50422 6.00413 257.911 278.087 65.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 48 370 0.000128 1024 140 1200 0 6.83213 0.016384 206.901 213.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 520 0.000256 512 135 288 32256 5.33968 8.5256 7.75475 258.791 280.683 66.9852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 48 370 0.000128 1024 140 1200 0 6.8191 0.014752 206.22 213.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 520 0.000256 512 135 288 33280 5.2487 8.50742 7.54358 257.946 279.519 66.5149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 370 0.000128 1024 140 1200 0 6.81776 0.014336 206.499 213.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 520 0.000256 512 135 288 30720 5.39674 8.50067 5.17018 258.322 277.659 64.3832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 370 0.000128 1024 140 1200 0 6.81987 0.016544 206.411 213.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 520 0.000256 512 135 288 30720 5.40909 8.51168 4.67395 258.236 277.105 63.9122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 370 0.000128 1024 140 1200 2048 34.6182 6.84438 3.96509 208.923 254.567 254.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 520 0.000256 512 135 300 31744 5.41194 1.70189 6.99616 52.3665 66.658 66.7981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 50 370 0.000128 1024 140 1200 0 6.8096 0.015296 206.266 213.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 520 0.000256 512 135 300 30720 5.39286 8.49677 10.1988 258.008 282.371 69.3351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 370 0.000128 1024 140 1200 2560 34.7652 6.85875 4.6351 209.676 256.152 256.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 520 0.000256 512 135 300 32000 5.43514 1.71008 6.38509 52.5623 66.276 66.4228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 50 370 0.000128 1024 140 1200 0 6.82307 0.014624 206.373 213.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 520 0.000256 512 135 300 30720 5.40214 8.5097 4.62474 258.14 276.945 63.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 50 370 0.000128 1024 140 1200 0 6.83514 0.015968 206.472 213.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 520 0.000256 512 135 300 30720 5.41699 8.52339 4.13603 258.272 276.618 63.3505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 50 370 0.000128 1024 140 1200 0 6.81955 0.014432 206.309 213.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 520 0.000256 512 135 300 30720 5.39699 8.50506 9.17776 258.085 281.428 68.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 50 370 0.000128 1024 140 1200 0 6.82394 0.015008 206.176 213.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 520 0.000256 512 135 300 30720 5.39702 8.5128 7.95405 257.879 280.016 67.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 50 370 0.000128 1024 140 1200 0 6.84365 0.014848 206.4 213.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 520 0.000256 512 135 300 30720 5.39312 8.5271 6.07968 258.178 278.447 65.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 50 370 0.000128 1024 140 1200 0 6.82803 0.016096 207.067 214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 520 0.000256 512 135 300 30464 5.44128 8.5231 7.18045 258.999 280.416 66.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 50 370 0.000128 1024 140 1200 0 6.81984 0.01456 206.211 213.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 520 0.000256 512 135 300 30720 5.40378 8.50387 7.3256 257.937 279.452 66.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 50 370 0.000128 1024 140 1200 0 6.81574 0.015136 206.329 213.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 520 0.000256 512 135 300 30720 5.40173 8.50099 5.32035 258.111 277.609 64.4991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 370 0.000128 1024 140 1200 0 6.82573 0.01616 206.43 213.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 520 0.000256 512 135 300 30720 5.41373 8.51875 4.89856 258.262 277.369 64.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 370 0.000128 1024 140 1200 0 6.82189 0.014912 208.632 215.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 520 0.000256 512 135 300 25600 5.72458 8.51466 4.02102 261.075 279.612 64.1945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 370 0.000128 1024 140 1200 4096 34.3447 6.848 6.54826 208.966 256.929 257.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 520 0.000256 512 135 300 26624 5.69994 1.70205 5.49357 52.3797 65.4568 65.6024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 370 0.000128 1024 140 1200 4096 34.3941 6.8464 4.71514 209.201 255.371 255.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 520 0.000256 512 135 300 26624 5.70579 1.70394 8.01078 52.4496 68.0481 68.1899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 60 370 0.000128 1024 140 1200 0 6.8137 0.014976 206.236 213.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 520 0.000256 512 135 300 24576 5.74973 8.50074 7.44099 257.972 279.936 66.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 370 0.000128 1024 140 1200 5120 34.3433 6.86134 11.0053 209.849 262.278 262.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 520 0.000256 512 135 300 26880 5.73184 1.71043 7.39021 52.6028 67.6165 67.7625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 60 370 0.000128 1024 140 1200 0 6.81549 0.014848 206.222 213.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 520 0.000256 512 135 300 25600 5.68803 8.50304 5.27594 257.948 277.685 64.6881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 60 370 0.000128 1024 140 1200 0 6.82394 0.016384 206.418 213.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 520 0.000256 512 135 300 23040 5.85427 8.51283 4.19846 258.21 277.04 63.8385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 60 370 0.000128 1024 140 1200 0 6.81155 0.015392 206.498 213.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 520 0.000256 512 135 300 25600 5.68509 8.4991 4.26653 258.322 277.043 63.7686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 60 370 0.000128 1024 140 1200 0 6.82253 0.014368 206.347 213.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 520 0.000256 512 135 300 24576 5.75075 8.5103 5.90394 258.094 278.528 65.3969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 60 370 0.000128 1024 140 1200 0 6.8096 0.014336 206.409 213.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 520 0.000256 512 135 300 24576 5.75558 8.49616 4.02662 258.19 276.743 63.5618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 60 370 0.000128 1024 140 1200 0 6.81984 0.014848 206.4 213.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 520 0.000256 512 135 300 23040 5.85392 8.51142 3.48205 258.225 276.344 63.1612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 60 370 0.000128 1024 140 1200 0 6.82848 0.016384 207.044 213.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 520 0.000256 512 135 300 25088 5.75498 8.52554 5.96186 258.968 279.479 65.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 370 0.000128 1024 140 1200 4096 34.3989 6.9671 7.71424 209.188 258.486 258.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 520 0.000256 512 135 300 26624 5.70998 1.70579 6.23568 52.4468 66.2821 66.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 370 0.000128 1024 140 1216 2048 34.5747 6.84646 3.66112 209.006 254.309 254.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 520 0.000256 512 135 320 22528 5.94186 1.70397 4.89066 52.3909 65.1152 65.2554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 64 370 0.000128 1024 140 1216 0 6.84528 0.014848 206.395 213.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 520 0.000256 512 135 320 21504 5.92429 8.53155 6.77843 258.169 279.681 66.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 370 0.000128 1024 140 1216 2560 34.7625 6.86621 5.76989 209.842 257.456 257.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 520 0.000256 512 135 320 23040 5.95606 1.70998 6.58134 52.603 67.0326 67.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 64 370 0.000128 1024 140 1216 0 6.82019 0.01472 206.179 213.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 520 0.000256 512 135 320 20480 5.99322 8.50992 4.09562 257.897 276.765 63.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 64 370 0.000128 1024 140 1216 0 6.82461 0.015936 206.275 213.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 520 0.000256 512 135 320 19200 6.09094 8.51562 3.55974 258.027 276.466 63.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 64 370 0.000128 1024 140 1216 0 6.81971 0.01536 206.52 213.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 520 0.000256 512 135 320 20480 5.99485 8.50342 3.50067 258.351 276.617 63.3196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 10 64 370 0.000128 1024 140 1216 0 6.8313 0.014528 206.572 213.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 520 0.000256 512 135 320 19200 6.08218 8.52064 8.92902 258.429 282.229 68.8661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 64 370 0.000128 1024 140 1216 0 6.82435 0.015648 206.35 213.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 520 0.000256 512 135 320 21504 5.93293 8.51395 5.43984 258.102 278.266 65.1269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 64 370 0.000128 1024 140 1216 0 6.81318 0.015008 206.273 213.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 520 0.000256 512 135 320 21504 5.92867 8.49869 3.82931 258.02 276.549 63.4987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 370 0.000128 1024 140 1216 0 6.81779 0.015104 206.583 213.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 520 0.000256 512 135 320 15360 6.28368 8.50534 2.27952 258.456 275.8 62.4314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 64 370 0.000128 1024 140 1216 0 6.83338 0.016384 206.903 213.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 520 0.000256 512 135 320 21504 5.96691 8.52858 5.31565 258.792 278.876 65.1752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 370 0.000128 1024 140 1184 8192 33.7754 6.90403 7.24566 209.262 257.407 257.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 520 0.000256 512 135 288 36864 5.13645 1.70749 10.2557 52.4811 69.7659 69.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 370 0.000128 1024 140 1184 0 6.81574 0.015936 206.782 213.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 520 0.000256 512 135 288 30720 5.42106 8.51011 12.1987 258.784 285.184 71.6202
