From 05b774ceb1c40cdcb62059a8e82d8cfafdf3f4db Mon Sep 17 00:00:00 2001
From: Kazuya Hioki <Kazuya.Hioki@sony.com>
Date: Fri, 25 Jan 2019 15:17:06 +0900
Subject: [PATCH 4/4] Reduce shared RAM size for audio buffer

Change memory layout from 2 tiles of 128KB to 1 tile
---
 .../spresense/1.0.0/libraries/Audio/MemoryUtil.cpp |   2 +-
 .../1.0.0/libraries/Audio/memutil/mem_layout.h     | 174 ++++++++++-----------
 .../1.0.0/libraries/Audio/memutil/pool_layout.h    |  40 ++---
 3 files changed, 108 insertions(+), 108 deletions(-)

diff --git a/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/MemoryUtil.cpp b/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/MemoryUtil.cpp
index b5dbb6e..1bd9f73 100644
--- a/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/MemoryUtil.cpp
+++ b/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/MemoryUtil.cpp
@@ -38,7 +38,7 @@ int initMemoryPools(void)
 {
   mpshm_t s_shm;
 
-  int ret = mpshm_init(&s_shm, 1,  RAM_TILE_SIZE * 2); /* Used 2 Tile */
+  int ret = mpshm_init(&s_shm, 1,  RAM_TILE_SIZE * 1); /* Used 1 Tile */
   if (ret < 0)
     {
       printf("mpshm_init() failure. %d\n", ret);
diff --git a/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/memutil/mem_layout.h b/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/memutil/mem_layout.h
index d08d15d..654ee6c 100755
--- a/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/memutil/mem_layout.h
+++ b/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/memutil/mem_layout.h
@@ -39,17 +39,17 @@
 /*
  * Memory devices
  */
-/* AUD_SRAM: type=RAM, use=0x0003ff00, remainder=0x00000100 */
-#define AUD_SRAM_ADDR  0x000c0000
-#define AUD_SRAM_SIZE  0x00040000
+/* AUD_SRAM: type=RAM, use=0x0001ff00, remainder=0x00000100 */
+#define AUD_SRAM_ADDR  0x000e0000
+#define AUD_SRAM_SIZE  0x00020000
 
 /*
  * Fixed areas
  */
 #define AUDIO_WORK_AREA_ALIGN   0x00000008
-#define AUDIO_WORK_AREA_ADDR    0x000c0000
-#define AUDIO_WORK_AREA_DRM     0x000c0000 /* _DRM is obsolete macro. to use _ADDR */
-#define AUDIO_WORK_AREA_SIZE    0x0003d000
+#define AUDIO_WORK_AREA_ADDR    0x000e0000
+#define AUDIO_WORK_AREA_DRM     0x000e0000 /* _DRM is obsolete macro. to use _ADDR */
+#define AUDIO_WORK_AREA_SIZE    0x0001d000
 
 #define MSG_QUE_AREA_ALIGN   0x00000008
 #define MSG_QUE_AREA_ADDR    0x000fd000
@@ -107,179 +107,179 @@
 
 /* Skip 0x0004 bytes for alignment. */
 #define L0_DEC_ES_MAIN_BUF_POOL_ALIGN    0x00000008
-#define L0_DEC_ES_MAIN_BUF_POOL_L_FENCE  0x000c0004
-#define L0_DEC_ES_MAIN_BUF_POOL_ADDR     0x000c0008
-#define L0_DEC_ES_MAIN_BUF_POOL_SIZE     0x00006000
-#define L0_DEC_ES_MAIN_BUF_POOL_U_FENCE  0x000c6008
+#define L0_DEC_ES_MAIN_BUF_POOL_L_FENCE  0x000e0004
+#define L0_DEC_ES_MAIN_BUF_POOL_ADDR     0x000e0008
+#define L0_DEC_ES_MAIN_BUF_POOL_SIZE     0x00002000
+#define L0_DEC_ES_MAIN_BUF_POOL_U_FENCE  0x000e2008
 #define L0_DEC_ES_MAIN_BUF_POOL_NUM_SEG  0x00000004
-#define L0_DEC_ES_MAIN_BUF_POOL_SEG_SIZE 0x00001800
+#define L0_DEC_ES_MAIN_BUF_POOL_SEG_SIZE 0x00000800
 
 #define L0_REND_PCM_BUF_POOL_ALIGN    0x00000008
-#define L0_REND_PCM_BUF_POOL_L_FENCE  0x000c600c
-#define L0_REND_PCM_BUF_POOL_ADDR     0x000c6010
-#define L0_REND_PCM_BUF_POOL_SIZE     0x00015f90
-#define L0_REND_PCM_BUF_POOL_U_FENCE  0x000dbfa0
+#define L0_REND_PCM_BUF_POOL_L_FENCE  0x000e200c
+#define L0_REND_PCM_BUF_POOL_ADDR     0x000e2010
+#define L0_REND_PCM_BUF_POOL_SIZE     0x0000a028
+#define L0_REND_PCM_BUF_POOL_U_FENCE  0x000ec038
 #define L0_REND_PCM_BUF_POOL_NUM_SEG  0x00000005
-#define L0_REND_PCM_BUF_POOL_SEG_SIZE 0x00004650
+#define L0_REND_PCM_BUF_POOL_SEG_SIZE 0x00002008
 
 #define L0_SRC_WORK_MAIN_BUF_POOL_ALIGN    0x00000008
-#define L0_SRC_WORK_MAIN_BUF_POOL_L_FENCE  0x000dbfa4
-#define L0_SRC_WORK_MAIN_BUF_POOL_ADDR     0x000dbfa8
-#define L0_SRC_WORK_MAIN_BUF_POOL_SIZE     0x00002000
-#define L0_SRC_WORK_MAIN_BUF_POOL_U_FENCE  0x000ddfa8
+#define L0_SRC_WORK_MAIN_BUF_POOL_L_FENCE  0x000ec03c
+#define L0_SRC_WORK_MAIN_BUF_POOL_ADDR     0x000ec040
+#define L0_SRC_WORK_MAIN_BUF_POOL_SIZE     0x00000080
+#define L0_SRC_WORK_MAIN_BUF_POOL_U_FENCE  0x000ec0c0
 #define L0_SRC_WORK_MAIN_BUF_POOL_NUM_SEG  0x00000001
-#define L0_SRC_WORK_MAIN_BUF_POOL_SEG_SIZE 0x00002000
+#define L0_SRC_WORK_MAIN_BUF_POOL_SEG_SIZE 0x00000080
 
 #define L0_DEC_ES_SUB_BUF_POOL_ALIGN    0x00000008
-#define L0_DEC_ES_SUB_BUF_POOL_L_FENCE  0x000ddfac
-#define L0_DEC_ES_SUB_BUF_POOL_ADDR     0x000ddfb0
-#define L0_DEC_ES_SUB_BUF_POOL_SIZE     0x00006000
-#define L0_DEC_ES_SUB_BUF_POOL_U_FENCE  0x000e3fb0
+#define L0_DEC_ES_SUB_BUF_POOL_L_FENCE  0x000ec0c4
+#define L0_DEC_ES_SUB_BUF_POOL_ADDR     0x000ec0c8
+#define L0_DEC_ES_SUB_BUF_POOL_SIZE     0x00002000
+#define L0_DEC_ES_SUB_BUF_POOL_U_FENCE  0x000ee0c8
 #define L0_DEC_ES_SUB_BUF_POOL_NUM_SEG  0x00000004
-#define L0_DEC_ES_SUB_BUF_POOL_SEG_SIZE 0x00001800
+#define L0_DEC_ES_SUB_BUF_POOL_SEG_SIZE 0x00000800
 
 #define L0_REND_PCM_SUB_BUF_POOL_ALIGN    0x00000008
-#define L0_REND_PCM_SUB_BUF_POOL_L_FENCE  0x000e3fb4
-#define L0_REND_PCM_SUB_BUF_POOL_ADDR     0x000e3fb8
+#define L0_REND_PCM_SUB_BUF_POOL_L_FENCE  0x000ee0cc
+#define L0_REND_PCM_SUB_BUF_POOL_ADDR     0x000ee0d0
 #define L0_REND_PCM_SUB_BUF_POOL_SIZE     0x0000a028
-#define L0_REND_PCM_SUB_BUF_POOL_U_FENCE  0x000edfe0
+#define L0_REND_PCM_SUB_BUF_POOL_U_FENCE  0x000f80f8
 #define L0_REND_PCM_SUB_BUF_POOL_NUM_SEG  0x00000005
 #define L0_REND_PCM_SUB_BUF_POOL_SEG_SIZE 0x00002008
 
 #define L0_SRC_WORK_SUB_BUF_POOL_ALIGN    0x00000008
-#define L0_SRC_WORK_SUB_BUF_POOL_L_FENCE  0x000edfe4
-#define L0_SRC_WORK_SUB_BUF_POOL_ADDR     0x000edfe8
-#define L0_SRC_WORK_SUB_BUF_POOL_SIZE     0x00002000
-#define L0_SRC_WORK_SUB_BUF_POOL_U_FENCE  0x000effe8
+#define L0_SRC_WORK_SUB_BUF_POOL_L_FENCE  0x000f80fc
+#define L0_SRC_WORK_SUB_BUF_POOL_ADDR     0x000f8100
+#define L0_SRC_WORK_SUB_BUF_POOL_SIZE     0x00000080
+#define L0_SRC_WORK_SUB_BUF_POOL_U_FENCE  0x000f8180
 #define L0_SRC_WORK_SUB_BUF_POOL_NUM_SEG  0x00000001
-#define L0_SRC_WORK_SUB_BUF_POOL_SEG_SIZE 0x00002000
+#define L0_SRC_WORK_SUB_BUF_POOL_SEG_SIZE 0x00000080
 
 #define L0_DEC_APU_CMD_POOL_ALIGN    0x00000008
-#define L0_DEC_APU_CMD_POOL_L_FENCE  0x000effec
-#define L0_DEC_APU_CMD_POOL_ADDR     0x000efff0
+#define L0_DEC_APU_CMD_POOL_L_FENCE  0x000f8184
+#define L0_DEC_APU_CMD_POOL_ADDR     0x000f8188
 #define L0_DEC_APU_CMD_POOL_SIZE     0x00000398
-#define L0_DEC_APU_CMD_POOL_U_FENCE  0x000f0388
+#define L0_DEC_APU_CMD_POOL_U_FENCE  0x000f8520
 #define L0_DEC_APU_CMD_POOL_NUM_SEG  0x0000000a
 #define L0_DEC_APU_CMD_POOL_SEG_SIZE 0x0000005c
 
 #define L0_PF0_PCM_BUF_POOL_ALIGN    0x00000008
-#define L0_PF0_PCM_BUF_POOL_L_FENCE  0x000f038c
-#define L0_PF0_PCM_BUF_POOL_ADDR     0x000f0390
-#define L0_PF0_PCM_BUF_POOL_SIZE     0x00004650
-#define L0_PF0_PCM_BUF_POOL_U_FENCE  0x000f49e0
+#define L0_PF0_PCM_BUF_POOL_L_FENCE  0x000f8524
+#define L0_PF0_PCM_BUF_POOL_ADDR     0x000f8528
+#define L0_PF0_PCM_BUF_POOL_SIZE     0x00002008
+#define L0_PF0_PCM_BUF_POOL_U_FENCE  0x000fa530
 #define L0_PF0_PCM_BUF_POOL_NUM_SEG  0x00000001
-#define L0_PF0_PCM_BUF_POOL_SEG_SIZE 0x00004650
+#define L0_PF0_PCM_BUF_POOL_SEG_SIZE 0x00002008
 
 #define L0_PF1_PCM_BUF_POOL_ALIGN    0x00000008
-#define L0_PF1_PCM_BUF_POOL_L_FENCE  0x000f49e4
-#define L0_PF1_PCM_BUF_POOL_ADDR     0x000f49e8
-#define L0_PF1_PCM_BUF_POOL_SIZE     0x00004650
-#define L0_PF1_PCM_BUF_POOL_U_FENCE  0x000f9038
+#define L0_PF1_PCM_BUF_POOL_L_FENCE  0x000fa534
+#define L0_PF1_PCM_BUF_POOL_ADDR     0x000fa538
+#define L0_PF1_PCM_BUF_POOL_SIZE     0x00002008
+#define L0_PF1_PCM_BUF_POOL_U_FENCE  0x000fc540
 #define L0_PF1_PCM_BUF_POOL_NUM_SEG  0x00000001
-#define L0_PF1_PCM_BUF_POOL_SEG_SIZE 0x00004650
+#define L0_PF1_PCM_BUF_POOL_SEG_SIZE 0x00002008
 
 #define L0_PF0_APU_CMD_POOL_ALIGN    0x00000008
-#define L0_PF0_APU_CMD_POOL_L_FENCE  0x000f903c
-#define L0_PF0_APU_CMD_POOL_ADDR     0x000f9040
+#define L0_PF0_APU_CMD_POOL_L_FENCE  0x000fc544
+#define L0_PF0_APU_CMD_POOL_ADDR     0x000fc548
 #define L0_PF0_APU_CMD_POOL_SIZE     0x00000398
-#define L0_PF0_APU_CMD_POOL_U_FENCE  0x000f93d8
+#define L0_PF0_APU_CMD_POOL_U_FENCE  0x000fc8e0
 #define L0_PF0_APU_CMD_POOL_NUM_SEG  0x0000000a
 #define L0_PF0_APU_CMD_POOL_SEG_SIZE 0x0000005c
 
 #define L0_PF1_APU_CMD_POOL_ALIGN    0x00000008
-#define L0_PF1_APU_CMD_POOL_L_FENCE  0x000f93dc
-#define L0_PF1_APU_CMD_POOL_ADDR     0x000f93e0
+#define L0_PF1_APU_CMD_POOL_L_FENCE  0x000fc8e4
+#define L0_PF1_APU_CMD_POOL_ADDR     0x000fc8e8
 #define L0_PF1_APU_CMD_POOL_SIZE     0x00000398
-#define L0_PF1_APU_CMD_POOL_U_FENCE  0x000f9778
+#define L0_PF1_APU_CMD_POOL_U_FENCE  0x000fcc80
 #define L0_PF1_APU_CMD_POOL_NUM_SEG  0x0000000a
 #define L0_PF1_APU_CMD_POOL_SEG_SIZE 0x0000005c
 
-/* Remainder AUDIO_WORK_AREA=0x00003884 */
+/* Remainder AUDIO_WORK_AREA=0x0000037c */
 
 /* Layout1: */
-#define MEMMGR_L1_WORK_SIZE   0x00000068
+#define MEMMGR_L1_WORK_SIZE   0x00000060
 
 /* Skip 0x0004 bytes for alignment. */
 #define L1_OUTPUT_BUF_POOL_ALIGN    0x00000008
-#define L1_OUTPUT_BUF_POOL_L_FENCE  0x000c0004
-#define L1_OUTPUT_BUF_POOL_ADDR     0x000c0008
-#define L1_OUTPUT_BUF_POOL_SIZE     0x0000f000
-#define L1_OUTPUT_BUF_POOL_U_FENCE  0x000cf008
-#define L1_OUTPUT_BUF_POOL_NUM_SEG  0x00000005
-#define L1_OUTPUT_BUF_POOL_SEG_SIZE 0x00003000
+#define L1_OUTPUT_BUF_POOL_L_FENCE  0x000e0004
+#define L1_OUTPUT_BUF_POOL_ADDR     0x000e0008
+#define L1_OUTPUT_BUF_POOL_SIZE     0x00003000
+#define L1_OUTPUT_BUF_POOL_U_FENCE  0x000e3008
+#define L1_OUTPUT_BUF_POOL_NUM_SEG  0x00000002
+#define L1_OUTPUT_BUF_POOL_SEG_SIZE 0x00001800
 
 #define L1_MIC_IN_BUF_POOL_ALIGN    0x00000008
-#define L1_MIC_IN_BUF_POOL_L_FENCE  0x000cf00c
-#define L1_MIC_IN_BUF_POOL_ADDR     0x000cf010
+#define L1_MIC_IN_BUF_POOL_L_FENCE  0x000e300c
+#define L1_MIC_IN_BUF_POOL_ADDR     0x000e3010
 #define L1_MIC_IN_BUF_POOL_SIZE     0x00014000
-#define L1_MIC_IN_BUF_POOL_U_FENCE  0x000e3010
+#define L1_MIC_IN_BUF_POOL_U_FENCE  0x000f7010
 #define L1_MIC_IN_BUF_POOL_NUM_SEG  0x00000005
 #define L1_MIC_IN_BUF_POOL_SEG_SIZE 0x00004000
 
 #define L1_ENC_APU_CMD_POOL_ALIGN    0x00000008
-#define L1_ENC_APU_CMD_POOL_L_FENCE  0x000e3014
-#define L1_ENC_APU_CMD_POOL_ADDR     0x000e3018
+#define L1_ENC_APU_CMD_POOL_L_FENCE  0x000f7014
+#define L1_ENC_APU_CMD_POOL_ADDR     0x000f7018
 #define L1_ENC_APU_CMD_POOL_SIZE     0x00000114
-#define L1_ENC_APU_CMD_POOL_U_FENCE  0x000e312c
+#define L1_ENC_APU_CMD_POOL_U_FENCE  0x000f712c
 #define L1_ENC_APU_CMD_POOL_NUM_SEG  0x00000003
 #define L1_ENC_APU_CMD_POOL_SEG_SIZE 0x0000005c
 
 /* Skip 0x0004 bytes for alignment. */
 #define L1_SRC_APU_CMD_POOL_ALIGN    0x00000008
-#define L1_SRC_APU_CMD_POOL_L_FENCE  0x000e3134
-#define L1_SRC_APU_CMD_POOL_ADDR     0x000e3138
+#define L1_SRC_APU_CMD_POOL_L_FENCE  0x000f7134
+#define L1_SRC_APU_CMD_POOL_ADDR     0x000f7138
 #define L1_SRC_APU_CMD_POOL_SIZE     0x00000114
-#define L1_SRC_APU_CMD_POOL_U_FENCE  0x000e324c
+#define L1_SRC_APU_CMD_POOL_U_FENCE  0x000f724c
 #define L1_SRC_APU_CMD_POOL_NUM_SEG  0x00000003
 #define L1_SRC_APU_CMD_POOL_SEG_SIZE 0x0000005c
 
-/* Remainder AUDIO_WORK_AREA=0x00019db0 */
+/* Remainder AUDIO_WORK_AREA=0x00005db0 */
 
 /* Layout2: */
 #define MEMMGR_L2_WORK_SIZE   0x00000090
 
 /* Skip 0x0004 bytes for alignment. */
 #define L2_MIC_IN_BUF_POOL_ALIGN    0x00000008
-#define L2_MIC_IN_BUF_POOL_L_FENCE  0x000c0004
-#define L2_MIC_IN_BUF_POOL_ADDR     0x000c0008
+#define L2_MIC_IN_BUF_POOL_L_FENCE  0x000e0004
+#define L2_MIC_IN_BUF_POOL_ADDR     0x000e0008
 #define L2_MIC_IN_BUF_POOL_SIZE     0x00000960
-#define L2_MIC_IN_BUF_POOL_U_FENCE  0x000c0968
+#define L2_MIC_IN_BUF_POOL_U_FENCE  0x000e0968
 #define L2_MIC_IN_BUF_POOL_NUM_SEG  0x00000005
 #define L2_MIC_IN_BUF_POOL_SEG_SIZE 0x000001e0
 
 #define L2_I2S_IN_BUF_POOL_ALIGN    0x00000008
-#define L2_I2S_IN_BUF_POOL_L_FENCE  0x000c096c
-#define L2_I2S_IN_BUF_POOL_ADDR     0x000c0970
+#define L2_I2S_IN_BUF_POOL_L_FENCE  0x000e096c
+#define L2_I2S_IN_BUF_POOL_ADDR     0x000e0970
 #define L2_I2S_IN_BUF_POOL_SIZE     0x000012c0
-#define L2_I2S_IN_BUF_POOL_U_FENCE  0x000c1c30
+#define L2_I2S_IN_BUF_POOL_U_FENCE  0x000e1c30
 #define L2_I2S_IN_BUF_POOL_NUM_SEG  0x00000005
 #define L2_I2S_IN_BUF_POOL_SEG_SIZE 0x000003c0
 
 #define L2_HP_OUT_BUF_POOL_ALIGN    0x00000008
-#define L2_HP_OUT_BUF_POOL_L_FENCE  0x000c1c34
-#define L2_HP_OUT_BUF_POOL_ADDR     0x000c1c38
+#define L2_HP_OUT_BUF_POOL_L_FENCE  0x000e1c34
+#define L2_HP_OUT_BUF_POOL_ADDR     0x000e1c38
 #define L2_HP_OUT_BUF_POOL_SIZE     0x000012c0
-#define L2_HP_OUT_BUF_POOL_U_FENCE  0x000c2ef8
+#define L2_HP_OUT_BUF_POOL_U_FENCE  0x000e2ef8
 #define L2_HP_OUT_BUF_POOL_NUM_SEG  0x00000005
 #define L2_HP_OUT_BUF_POOL_SEG_SIZE 0x000003c0
 
 #define L2_I2S_OUT_BUF_POOL_ALIGN    0x00000008
-#define L2_I2S_OUT_BUF_POOL_L_FENCE  0x000c2efc
-#define L2_I2S_OUT_BUF_POOL_ADDR     0x000c2f00
+#define L2_I2S_OUT_BUF_POOL_L_FENCE  0x000e2efc
+#define L2_I2S_OUT_BUF_POOL_ADDR     0x000e2f00
 #define L2_I2S_OUT_BUF_POOL_SIZE     0x000012c0
-#define L2_I2S_OUT_BUF_POOL_U_FENCE  0x000c41c0
+#define L2_I2S_OUT_BUF_POOL_U_FENCE  0x000e41c0
 #define L2_I2S_OUT_BUF_POOL_NUM_SEG  0x00000005
 #define L2_I2S_OUT_BUF_POOL_SEG_SIZE 0x000003c0
 
 #define L2_MFE_OUT_BUF_POOL_ALIGN    0x00000008
-#define L2_MFE_OUT_BUF_POOL_L_FENCE  0x000c41c4
-#define L2_MFE_OUT_BUF_POOL_ADDR     0x000c41c8
+#define L2_MFE_OUT_BUF_POOL_L_FENCE  0x000e41c4
+#define L2_MFE_OUT_BUF_POOL_ADDR     0x000e41c8
 #define L2_MFE_OUT_BUF_POOL_SIZE     0x00000500
-#define L2_MFE_OUT_BUF_POOL_U_FENCE  0x000c46c8
+#define L2_MFE_OUT_BUF_POOL_U_FENCE  0x000e46c8
 #define L2_MFE_OUT_BUF_POOL_NUM_SEG  0x00000008
 #define L2_MFE_OUT_BUF_POOL_SEG_SIZE 0x000000a0
 
-/* Remainder AUDIO_WORK_AREA=0x00038934 */
+/* Remainder AUDIO_WORK_AREA=0x00018934 */
 
 /* Layout3: */
 #define MEMMGR_L3_WORK_SIZE   0x00000184
diff --git a/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/memutil/pool_layout.h b/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/memutil/pool_layout.h
index 72f969e..8a3e7b5 100755
--- a/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/memutil/pool_layout.h
+++ b/Arduino15/packages/SPRESENSE/hardware/spresense/1.0.0/libraries/Audio/memutil/pool_layout.h
@@ -45,32 +45,32 @@ MemPool* static_pools[NUM_MEM_POOLS];
 extern const PoolAttr MemoryPoolLayouts[NUM_MEM_LAYOUTS][NUM_MEM_POOLS] = {
  {/* Layout:0 */
   /* pool_ID          type       seg fence  addr        size         */
-  { DEC_ES_MAIN_BUF_POOL, BasicType,   4, true, 0x000c0008, 0x00006000 },  /* AUDIO_WORK_AREA */
-  { REND_PCM_BUF_POOL, BasicType,   5, true, 0x000c6010, 0x00015f90 },  /* AUDIO_WORK_AREA */
-  { SRC_WORK_MAIN_BUF_POOL, BasicType,   1, true, 0x000dbfa8, 0x00002000 },  /* AUDIO_WORK_AREA */
-  { DEC_ES_SUB_BUF_POOL, BasicType,   4, true, 0x000ddfb0, 0x00006000 },  /* AUDIO_WORK_AREA */
-  { REND_PCM_SUB_BUF_POOL, BasicType,   5, true, 0x000e3fb8, 0x0000a028 },  /* AUDIO_WORK_AREA */
-  { SRC_WORK_SUB_BUF_POOL, BasicType,   1, true, 0x000edfe8, 0x00002000 },  /* AUDIO_WORK_AREA */
-  { DEC_APU_CMD_POOL, BasicType,  10, true, 0x000efff0, 0x00000398 },  /* AUDIO_WORK_AREA */
-  { PF0_PCM_BUF_POOL, BasicType,   1, true, 0x000f0390, 0x00004650 },  /* AUDIO_WORK_AREA */
-  { PF1_PCM_BUF_POOL, BasicType,   1, true, 0x000f49e8, 0x00004650 },  /* AUDIO_WORK_AREA */
-  { PF0_APU_CMD_POOL, BasicType,  10, true, 0x000f9040, 0x00000398 },  /* AUDIO_WORK_AREA */
-  { PF1_APU_CMD_POOL, BasicType,  10, true, 0x000f93e0, 0x00000398 },  /* AUDIO_WORK_AREA */
+  { DEC_ES_MAIN_BUF_POOL, BasicType,   4, true, 0x000e0008, 0x00002000 },  /* AUDIO_WORK_AREA */
+  { REND_PCM_BUF_POOL, BasicType,   5, true, 0x000e2010, 0x0000a028 },  /* AUDIO_WORK_AREA */
+  { SRC_WORK_MAIN_BUF_POOL, BasicType,   1, true, 0x000ec040, 0x00000080 },  /* AUDIO_WORK_AREA */
+  { DEC_ES_SUB_BUF_POOL, BasicType,   4, true, 0x000ec0c8, 0x00002000 },  /* AUDIO_WORK_AREA */
+  { REND_PCM_SUB_BUF_POOL, BasicType,   5, true, 0x000ee0d0, 0x0000a028 },  /* AUDIO_WORK_AREA */
+  { SRC_WORK_SUB_BUF_POOL, BasicType,   1, true, 0x000f8100, 0x00000080 },  /* AUDIO_WORK_AREA */
+  { DEC_APU_CMD_POOL, BasicType,  10, true, 0x000f8188, 0x00000398 },  /* AUDIO_WORK_AREA */
+  { PF0_PCM_BUF_POOL, BasicType,   1, true, 0x000f8528, 0x00002008 },  /* AUDIO_WORK_AREA */
+  { PF1_PCM_BUF_POOL, BasicType,   1, true, 0x000fa538, 0x00002008 },  /* AUDIO_WORK_AREA */
+  { PF0_APU_CMD_POOL, BasicType,  10, true, 0x000fc548, 0x00000398 },  /* AUDIO_WORK_AREA */
+  { PF1_APU_CMD_POOL, BasicType,  10, true, 0x000fc8e8, 0x00000398 },  /* AUDIO_WORK_AREA */
  },
  {/* Layout:1 */
   /* pool_ID          type       seg fence  addr        size         */
-  { OUTPUT_BUF_POOL , BasicType,   5, true, 0x000c0008, 0x0000f000 },  /* AUDIO_WORK_AREA */
-  { MIC_IN_BUF_POOL , BasicType,   5, true, 0x000cf010, 0x00014000 },  /* AUDIO_WORK_AREA */
-  { ENC_APU_CMD_POOL, BasicType,   3, true, 0x000e3018, 0x00000114 },  /* AUDIO_WORK_AREA */
-  { SRC_APU_CMD_POOL, BasicType,   3, true, 0x000e3138, 0x00000114 },  /* AUDIO_WORK_AREA */
+  { OUTPUT_BUF_POOL , BasicType,   2, true, 0x000e0008, 0x00003000 },  /* AUDIO_WORK_AREA */
+  { MIC_IN_BUF_POOL , BasicType,   5, true, 0x000e3010, 0x00014000 },  /* AUDIO_WORK_AREA */
+  { ENC_APU_CMD_POOL, BasicType,   3, true, 0x000f7018, 0x00000114 },  /* AUDIO_WORK_AREA */
+  { SRC_APU_CMD_POOL, BasicType,   3, true, 0x000f7138, 0x00000114 },  /* AUDIO_WORK_AREA */
  },
  {/* Layout:2 */
   /* pool_ID          type       seg fence  addr        size         */
-  { MIC_IN_BUF_POOL , BasicType,   5, true, 0x000c0008, 0x00000960 },  /* AUDIO_WORK_AREA */
-  { I2S_IN_BUF_POOL , BasicType,   5, true, 0x000c0970, 0x000012c0 },  /* AUDIO_WORK_AREA */
-  { HP_OUT_BUF_POOL , BasicType,   5, true, 0x000c1c38, 0x000012c0 },  /* AUDIO_WORK_AREA */
-  { I2S_OUT_BUF_POOL, BasicType,   5, true, 0x000c2f00, 0x000012c0 },  /* AUDIO_WORK_AREA */
-  { MFE_OUT_BUF_POOL, BasicType,   8, true, 0x000c41c8, 0x00000500 },  /* AUDIO_WORK_AREA */
+  { MIC_IN_BUF_POOL , BasicType,   5, true, 0x000e0008, 0x00000960 },  /* AUDIO_WORK_AREA */
+  { I2S_IN_BUF_POOL , BasicType,   5, true, 0x000e0970, 0x000012c0 },  /* AUDIO_WORK_AREA */
+  { HP_OUT_BUF_POOL , BasicType,   5, true, 0x000e1c38, 0x000012c0 },  /* AUDIO_WORK_AREA */
+  { I2S_OUT_BUF_POOL, BasicType,   5, true, 0x000e2f00, 0x000012c0 },  /* AUDIO_WORK_AREA */
+  { MFE_OUT_BUF_POOL, BasicType,   8, true, 0x000e41c8, 0x00000500 },  /* AUDIO_WORK_AREA */
  },
  {/* Layout:3 */
   /* pool_ID          type       seg fence  addr        size         */
-- 
2.7.4

