verilog work "XOR_32bit.v"
verilog work "SHIFTER.v"
verilog work "MUX_4to1.v"
verilog work "MUX_2to1.v"
verilog work "DIFF_32bit.v"
verilog work "AND_32bit.v"
verilog work "ADDR_32bit.v"
verilog work "SIGN_EXTND.v"
verilog work "Register.v"
verilog work "RegFile.v"
verilog work "JumpDecider.v"
verilog work "ipcore_dir/READ_WRITE_MEM.v"
verilog work "ipcore_dir/READ_ONLY_MEM.v"
verilog work "BranchDecider.v"
verilog work "ALU_32bit.v"
verilog work "CPU_TOP_MODULE.v"
verilog work "lw_sw_test.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
