Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: G9Processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "G9Processor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "G9Processor"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : G9Processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "SignExtend.v" in library work
Compiling verilog file "RegisterFile.v" in library work
Module <SignExtend> compiled
Compiling verilog file "ProgramCounter.v" in library work
Module <RegisterFile> compiled
Compiling verilog file "ipcore_dir/InstructionMemory.v" in library work
Module <ProgramCounter> compiled
Compiling verilog file "DataMemory.v" in library work
Module <InstructionMemory> compiled
Compiling verilog file "ControlUnit.v" in library work
Module <DataMemory> compiled
Compiling verilog file "ArithmeticLogicUnit.v" in library work
Module <ControlUnit> compiled
Compiling verilog file "G9Processor.v" in library work
Module <ArithmeticLogicUnit> compiled
Module <G9Processor> compiled
No errors in compilation
Analysis of file <"G9Processor.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <G9Processor> in library <work> with parameters.
	MemSize = "00000000000000000000001000000000"
	RegFileSize = "00000000000000000000000000000101"
	hsize = "00000000000000000000000000010000"
	opsize = "00000000000000000000000000000110"
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <ProgramCounter> in library <work> with parameters.
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <SignExtend> in library <work>.

Analyzing hierarchy for module <ControlUnit> in library <work>.

Analyzing hierarchy for module <RegisterFile> in library <work> with parameters.
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <ArithmeticLogicUnit> in library <work> with parameters.
	aluCSize = "00000000000000000000000000000011"
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <DataMemory> in library <work> with parameters.
	MemSize = "00000000000000000000000000100000"
	size = "00000000000000000000000000100000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <G9Processor>.
	MemSize = 32'sb00000000000000000000001000000000
	RegFileSize = 32'sb00000000000000000000000000000101
	hsize = 32'sb00000000000000000000000000010000
	opsize = 32'sb00000000000000000000000000000110
	size = 32'sb00000000000000000000000000100000
WARNING:Xst:2211 - "ipcore_dir/InstructionMemory.v" line 77: Instantiating black box module <InstructionMemory>.
Module <G9Processor> is correct for synthesis.
 
Analyzing module <ProgramCounter> in library <work>.
	size = 32'sb00000000000000000000000000100000
Module <ProgramCounter> is correct for synthesis.
 
Analyzing module <SignExtend> in library <work>.
Module <SignExtend> is correct for synthesis.
 
Analyzing module <ControlUnit> in library <work>.
Module <ControlUnit> is correct for synthesis.
 
Analyzing module <RegisterFile> in library <work>.
	size = 32'sb00000000000000000000000000100000
WARNING:Xst:2319 - "RegisterFile.v" line 46: Signal RF in initial block is partially initialized. The initialization will be ignored.
INFO:Xst:1607 - Contents of array <RF> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <RF> may be accessed with an index that does not cover the full array size.
INFO:Xst:1607 - Contents of array <RF> may be accessed with an index that does not cover the full array size.
Module <RegisterFile> is correct for synthesis.
 
Analyzing module <ArithmeticLogicUnit> in library <work>.
	aluCSize = 32'sb00000000000000000000000000000011
	size = 32'sb00000000000000000000000000100000
Module <ArithmeticLogicUnit> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
	MemSize = 32'sb00000000000000000000000000100000
	size = 32'sb00000000000000000000000000100000
WARNING:Xst:2319 - "DataMemory.v" line 37: Signal DMem in initial block is partially initialized. The initialization will be ignored.
INFO:Xst:1607 - Contents of array <DMem> may be accessed with an index that does not cover the full array size.
WARNING:Xst:905 - "DataMemory.v" line 41: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem_write>, <address>, <write_data>
INFO:Xst:1607 - Contents of array <DMem> may be accessed with an index that does not cover the full array size.
Module <DataMemory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ProgramCounter>.
    Related source file is "ProgramCounter.v".
    Found 32-bit register for signal <pc>.
    Found 32-bit adder for signal <pc$addsub0000> created at line 43.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ProgramCounter> synthesized.


Synthesizing Unit <SignExtend>.
    Related source file is "SignExtend.v".
Unit <SignExtend> synthesized.


Synthesizing Unit <ControlUnit>.
    Related source file is "ControlUnit.v".
    Found 32x3-bit ROM for signal <alu_op$mux0000>.
    Summary:
	inferred   1 ROM(s).
Unit <ControlUnit> synthesized.


Synthesizing Unit <RegisterFile>.
    Related source file is "RegisterFile.v".
WARNING:Xst:1872 - Variable <j> is used but never assigned.
    Found 32x32-bit dual-port RAM <Mram_RF> for signal <RF>.
    Found 32x32-bit dual-port RAM <Mram_RF_ren> for signal <RF>.
    Summary:
	inferred   2 RAM(s).
Unit <RegisterFile> synthesized.


Synthesizing Unit <ArithmeticLogicUnit>.
    Related source file is "ArithmeticLogicUnit.v".
    Found 1-bit 8-to-1 multiplexer for signal <overflowflag>.
    Found 1-bit 8-to-1 multiplexer for signal <zflag>.
    Found 32-bit 8-to-1 multiplexer for signal <ALUResult>.
    Found 1-bit 8-to-1 multiplexer for signal <carryflag>.
    Found 32-bit adder carry out for signal <AUX_3$addsub0000>.
    Found 32-bit shifter logical left for signal <old_ALUResult_7$shift0000>.
    Found 32-bit shifter logical right for signal <old_ALUResult_8$shift0000>.
    Found 32-bit comparator greatequal for signal <overflowflag$cmp_ge0000> created at line 50.
    Found 32-bit comparator greatequal for signal <overflowflag$cmp_ge0001> created at line 50.
    Found 32-bit comparator greatequal for signal <overflowflag$cmp_ge0002> created at line 50.
    Found 32-bit comparator greater for signal <signflag$cmp_gt0000> created at line 118.
    Found 32-bit comparator greater for signal <signflag$cmp_gt0001> created at line 118.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  35 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ArithmeticLogicUnit> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address<31:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mem_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <DMem_32>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 33-to-1 multiplexer for signal <read_data>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <G9Processor>.
    Related source file is "G9Processor.v".
WARNING:Xst:1780 - Signal <temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <address> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RA_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <pc_4>.
    Found 32-bit adder for signal <pc_branch>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <G9Processor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# ROMs                                                 : 1
 32x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit adder carry out                                : 1
 33-bit adder                                          : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Latches                                              : 33
 32-bit latch                                          : 33
# Comparators                                          : 5
 32-bit comparator greatequal                          : 3
 32-bit comparator greater                             : 2
# Multiplexers                                         : 5
 1-bit 8-to-1 multiplexer                              : 3
 32-bit 33-to-1 multiplexer                            : 1
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <InstructionMemory.ngc>.
WARNING:Xst:1474 - Core <InstructionMemory> was not loaded for <IMem> as one or more ports did not line up with component declaration.  Declared input port <wea<0>> was not found in the core.  Please make sure that component declaration ports are consistent with the core ports including direction and bus-naming conventions.

Synthesizing (advanced) Unit <RegisterFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RF> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <reg_write>     | high     |
    |     addrA          | connected to signal <write_register> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_reg_2>    |          |
    |     doB            | connected to signal <read_data_2>   |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RF_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <reg_write>     | high     |
    |     addrA          | connected to signal <write_register> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_reg_1>    |          |
    |     doB            | connected to signal <read_data_1>   |          |
    -----------------------------------------------------------------------
Unit <RegisterFile> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# ROMs                                                 : 1
 32x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 4
 32-bit adder carry out                                : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Latches                                              : 33
 32-bit latch                                          : 33
# Multiplexers                                         : 5
 1-bit 8-to-1 multiplexer                              : 3
 32-bit 33-to-1 multiplexer                            : 1
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <G9Processor> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <ArithmeticLogicUnit> ...

Optimizing unit <DataMemory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block G9Processor, actual ratio is 39.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : G9Processor.ngr
Top Level Output File Name         : G9Processor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 1

Cell Usage :
# BELS                             : 2672
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 62
#      LUT2                        : 48
#      LUT3                        : 880
#      LUT3_D                      : 8
#      LUT3_L                      : 14
#      LUT4                        : 545
#      LUT4_D                      : 32
#      LUT4_L                      : 88
#      MUXCY                       : 195
#      MUXF5                       : 412
#      MUXF6                       : 128
#      MUXF7                       : 64
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 160
# FlipFlops/Latches                : 1088
#      FDS                         : 32
#      LDE                         : 1024
#      LDE_1                       : 32
# RAMS                             : 128
#      RAM16X1D                    : 128
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# Others                           : 1
#      InstructionMemory           : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                     1394  out of   3584    38%  
 Number of Slice Flip Flops:           1088  out of   7168    15%  
 Number of 4 input LUTs:               1935  out of   7168    26%  
    Number used as logic:              1679
    Number used as RAMs:                256
 Number of IOs:                           1
 Number of bonded IOBs:                   1  out of    141     0%  
 Number of GCLKs:                         8  out of      8   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+-------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)   | Load  |
---------------------------------------------------+-------------------------+-------+
clk                                                | BUFGP                   | 160   |
DMem/DMem_0_not00011(DMem/DMem_0_not0001:O)        | BUFG(*)(DMem/DMem_0_31) | 32    |
DMem/DMem_1_cmp_eq00001(DMem/DMem_1_cmp_eq00001:O) | BUFG(*)(DMem/DMem_1_31) | 32    |
DMem/DMem_2_cmp_eq00001(DMem/DMem_2_cmp_eq00001:O) | BUFG(*)(DMem/DMem_2_31) | 32    |
DMem/DMem_3_cmp_eq00001(DMem/DMem_3_cmp_eq00001:O) | BUFG(*)(DMem/DMem_3_31) | 32    |
DMem/DMem_4_cmp_eq00001(DMem/DMem_4_cmp_eq00001:O) | BUFG(*)(DMem/DMem_4_31) | 32    |
DMem/DMem_5_cmp_eq00001(DMem/DMem_5_cmp_eq00001:O) | BUFG(*)(DMem/DMem_5_31) | 32    |
DMem/DMem_6_cmp_eq00001(DMem/DMem_6_cmp_eq00001:O) | BUFG(*)(DMem/DMem_6_31) | 32    |
DMem/DMem_7_cmp_eq0000(DMem/DMem_7_cmp_eq00001:O)  | NONE(*)(DMem/DMem_7_31) | 32    |
DMem/DMem_8_cmp_eq0000(DMem/DMem_8_cmp_eq00001:O)  | NONE(*)(DMem/DMem_8_31) | 32    |
DMem/DMem_9_cmp_eq0000(DMem/DMem_9_cmp_eq00001:O)  | NONE(*)(DMem/DMem_9_31) | 32    |
DMem/DMem_10_cmp_eq0000(DMem/DMem_10_cmp_eq00001:O)| NONE(*)(DMem/DMem_10_31)| 32    |
DMem/DMem_11_cmp_eq0000(DMem/DMem_11_cmp_eq00001:O)| NONE(*)(DMem/DMem_11_31)| 32    |
DMem/DMem_12_cmp_eq0000(DMem/DMem_12_cmp_eq00001:O)| NONE(*)(DMem/DMem_12_31)| 32    |
DMem/DMem_13_cmp_eq0000(DMem/DMem_13_cmp_eq00001:O)| NONE(*)(DMem/DMem_13_31)| 32    |
DMem/DMem_14_cmp_eq0000(DMem/DMem_14_cmp_eq00001:O)| NONE(*)(DMem/DMem_14_31)| 32    |
DMem/DMem_15_cmp_eq0000(DMem/DMem_15_cmp_eq00001:O)| NONE(*)(DMem/DMem_15_31)| 32    |
DMem/DMem_16_cmp_eq0000(DMem/DMem_16_cmp_eq00002:O)| NONE(*)(DMem/DMem_16_31)| 32    |
DMem/DMem_17_cmp_eq0000(DMem/DMem_17_cmp_eq00002:O)| NONE(*)(DMem/DMem_17_31)| 32    |
DMem/DMem_18_cmp_eq0000(DMem/DMem_18_cmp_eq00002:O)| NONE(*)(DMem/DMem_18_31)| 32    |
DMem/DMem_19_cmp_eq0000(DMem/DMem_19_cmp_eq00002:O)| NONE(*)(DMem/DMem_19_31)| 32    |
DMem/DMem_20_cmp_eq0000(DMem/DMem_20_cmp_eq00001:O)| NONE(*)(DMem/DMem_20_31)| 32    |
DMem/DMem_21_cmp_eq0000(DMem/DMem_21_cmp_eq00001:O)| NONE(*)(DMem/DMem_21_31)| 32    |
DMem/DMem_22_cmp_eq0000(DMem/DMem_22_cmp_eq00001:O)| NONE(*)(DMem/DMem_22_31)| 32    |
DMem/DMem_23_cmp_eq0000(DMem/DMem_23_cmp_eq00001:O)| NONE(*)(DMem/DMem_23_31)| 32    |
DMem/DMem_24_cmp_eq0000(DMem/DMem_24_cmp_eq00001:O)| NONE(*)(DMem/DMem_24_31)| 32    |
DMem/DMem_25_cmp_eq0000(DMem/DMem_25_cmp_eq00001:O)| NONE(*)(DMem/DMem_25_31)| 32    |
DMem/DMem_26_cmp_eq0000(DMem/DMem_26_cmp_eq00001:O)| NONE(*)(DMem/DMem_26_31)| 32    |
DMem/DMem_27_cmp_eq0000(DMem/DMem_27_cmp_eq00001:O)| NONE(*)(DMem/DMem_27_31)| 32    |
DMem/DMem_28_cmp_eq0000(DMem/DMem_28_cmp_eq00001:O)| NONE(*)(DMem/DMem_28_31)| 32    |
DMem/DMem_29_cmp_eq0000(DMem/DMem_29_cmp_eq00001:O)| NONE(*)(DMem/DMem_29_31)| 32    |
DMem/DMem_30_cmp_eq0000(DMem/DMem_30_cmp_eq00001:O)| NONE(*)(DMem/DMem_30_31)| 32    |
DMem/DMem_31_cmp_eq0000(DMem/DMem_31_cmp_eq00001:O)| NONE(*)(DMem/DMem_31_31)| 32    |
DMem/DMem_32_cmp_eq0000(DMem/DMem_32_cmp_eq0000:O) | NONE(*)(DMem/DMem_32_31)| 32    |
---------------------------------------------------+-------------------------+-------+
(*) These 33 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.819ns (Maximum Frequency: 56.119MHz)
   Minimum input arrival time before clock: 23.335ns
   Maximum output required time after clock: 1.371ns
   Maximum combinational path delay: 2.555ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.819ns (frequency: 56.119MHz)
  Total number of paths / destination ports: 2596092 / 192
-------------------------------------------------------------------------
Delay:               17.819ns (Levels of Logic = 14)
  Source:            RF/Mram_RF13 (RAM)
  Destination:       PC/pc_30 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RF/Mram_RF13 to PC/pc_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    1   1.552   0.851  RF/Mram_RF13 (N159)
     LUT3:I1->O           37   0.479   1.658  inst_LPM_MUX3811 (reg_read_data_2<6>)
     LUT3:I2->O            1   0.479   0.704  read_data_2<6>1 (read_data_2<6>)
     LUT4:I3->O            1   0.479   0.000  ALU/old_ALUResult_7_or0000_wg_lut<5> (ALU/old_ALUResult_7_or0000_wg_lut<5>)
     MUXCY:S->O            1   0.435   0.000  ALU/old_ALUResult_7_or0000_wg_cy<5> (ALU/old_ALUResult_7_or0000_wg_cy<5>)
     MUXCY:CI->O          79   0.264   1.974  ALU/old_ALUResult_7_or0000_wg_cy<6> (ALU/old_ALUResult_7_or0000)
     LUT4:I1->O            2   0.479   1.040  ALU/_old_ALUResult_7<19>86 (ALU/_old_ALUResult_7<19>)
     LUT4:I0->O            1   0.479   0.704  ALU/alu_control<2>432 (ALU/alu_control<2>432)
     LUT4_L:I3->LO         1   0.479   0.123  ALU/alu_control<2>519_SW0 (N220)
     LUT4:I3->O            3   0.479   0.794  ALU/alu_control<2>519 (ALU/alu_control<2>519)
     LUT4:I3->O            1   0.479   0.000  ALU/alu_control<2>560_SW0_F (N530)
     MUXF5:I0->O           2   0.314   0.804  ALU/alu_control<2>560_SW0 (N304)
     LUT4_D:I2->O         15   0.479   1.033  pc_next<0>3101 (N4)
     LUT4_L:I3->LO         1   0.479   0.123  PC/pc_mux0000<14>3 (PC/pc_mux0000<14>3)
     LUT4:I3->O            1   0.479   0.000  PC/pc_mux0000<14>221 (PC/pc_mux0000<14>22)
     FDS:D                     0.176          PC/pc_14
    ----------------------------------------
    Total                     17.819ns (8.011ns logic, 9.809ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 43540580 / 1344
-------------------------------------------------------------------------
Offset:              23.335ns (Levels of Logic = 17)
  Source:            IMem:douta<30> (PAD)
  Destination:       PC/pc_30 (FF)
  Destination Clock: clk rising

  Data Path: IMem:douta<30> to PC/pc_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<30>   46   0.000   1.813  IMem (instruction<30>)
     LUT3:I1->O            5   0.479   1.078  branch21 (N52)
     LUT4:I0->O           70   0.479   2.055  CU/Ret1 (Ret)
     LUT2:I0->O           64   0.479   1.731  read_reg_1<3>1 (read_reg_1<3>)
     RAM16X1D:DPRA3->DPO    2   0.479   0.804  RF/Mram_RF_ren41 (N85)
     LUT4:I2->O           13   0.479   1.290  inst_LPM_MUX2011 (reg_read_data_1<20>)
     LUT3:I0->O            1   0.479   0.000  ALU/Sh114_G (N483)
     MUXF5:I1->O           4   0.314   0.949  ALU/Sh114 (ALU/Sh114)
     LUT3:I1->O            1   0.479   0.000  ALU/_old_ALUResult_8<14>44_G (N373)
     MUXF5:I1->O           1   0.314   0.704  ALU/_old_ALUResult_8<14>44 (ALU/_old_ALUResult_8<14>44)
     LUT4:I3->O            2   0.479   0.915  ALU/_old_ALUResult_8<14>87 (ALU/_old_ALUResult_8<14>)
     LUT4:I1->O            1   0.479   0.851  ALU/alu_control<2>174 (ALU/alu_control<2>174)
     LUT4_L:I1->LO         1   0.479   0.123  ALU/alu_control<2>261_SW0_SW0 (N296)
     LUT4:I3->O            3   0.479   0.794  ALU/alu_control<2>261 (ALU/alu_control<2>261)
     LUT4:I3->O            1   0.479   0.000  ALU/alu_control<2>560_SW1_F (N532)
     MUXF5:I0->O           2   0.314   0.768  ALU/alu_control<2>560_SW1 (N305)
     LUT4_D:I3->O         15   0.479   1.033  pc_next<0>3101 (N4)
     LUT4_L:I3->LO         1   0.479   0.123  PC/pc_mux0000<14>3 (PC/pc_mux0000<14>3)
     LUT4:I3->O            1   0.479   0.000  PC/pc_mux0000<14>221 (PC/pc_mux0000<14>22)
     FDS:D                     0.176          PC/pc_14
    ----------------------------------------
    Total                     23.335ns (8.303ns logic, 15.032ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_32_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_32_31 (LATCH)
  Destination Clock: DMem/DMem_32_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_32_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_32_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_31_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_31_31 (LATCH)
  Destination Clock: DMem/DMem_31_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_31_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_31_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_30_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_30_31 (LATCH)
  Destination Clock: DMem/DMem_30_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_30_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_30_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_29_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_29_31 (LATCH)
  Destination Clock: DMem/DMem_29_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_29_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_29_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_28_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_28_31 (LATCH)
  Destination Clock: DMem/DMem_28_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_28_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_28_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_27_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_27_31 (LATCH)
  Destination Clock: DMem/DMem_27_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_27_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_27_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_26_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_26_31 (LATCH)
  Destination Clock: DMem/DMem_26_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_26_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_26_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_25_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_25_31 (LATCH)
  Destination Clock: DMem/DMem_25_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_25_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_25_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_24_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_24_31 (LATCH)
  Destination Clock: DMem/DMem_24_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_24_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_24_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_23_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_23_31 (LATCH)
  Destination Clock: DMem/DMem_23_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_23_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_23_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_22_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_22_31 (LATCH)
  Destination Clock: DMem/DMem_22_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_22_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_22_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_21_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_21_31 (LATCH)
  Destination Clock: DMem/DMem_21_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_21_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_21_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_20_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_20_31 (LATCH)
  Destination Clock: DMem/DMem_20_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_20_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_20_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_19_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_19_31 (LATCH)
  Destination Clock: DMem/DMem_19_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_19_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_19_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_18_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_18_31 (LATCH)
  Destination Clock: DMem/DMem_18_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_18_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_18_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_17_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_17_31 (LATCH)
  Destination Clock: DMem/DMem_17_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_17_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_17_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_16_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_16_31 (LATCH)
  Destination Clock: DMem/DMem_16_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_16_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_16_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_15_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_15_31 (LATCH)
  Destination Clock: DMem/DMem_15_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_15_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_15_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_14_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_14_31 (LATCH)
  Destination Clock: DMem/DMem_14_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_14_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_14_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_13_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_13_31 (LATCH)
  Destination Clock: DMem/DMem_13_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_13_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_13_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_12_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_12_31 (LATCH)
  Destination Clock: DMem/DMem_12_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_12_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_12_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_11_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_11_31 (LATCH)
  Destination Clock: DMem/DMem_11_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_11_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_11_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_10_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_10_31 (LATCH)
  Destination Clock: DMem/DMem_10_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_10_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_10_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_9_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_9_31 (LATCH)
  Destination Clock: DMem/DMem_9_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_9_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_9_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_8_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_8_31 (LATCH)
  Destination Clock: DMem/DMem_8_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_8_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_8_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_7_cmp_eq0000'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_7_31 (LATCH)
  Destination Clock: DMem/DMem_7_cmp_eq0000 falling

  Data Path: IMem:douta<26> to DMem/DMem_7_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_7_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_6_cmp_eq00001'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_6_31 (LATCH)
  Destination Clock: DMem/DMem_6_cmp_eq00001 falling

  Data Path: IMem:douta<26> to DMem/DMem_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_6_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_5_cmp_eq00001'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_5_31 (LATCH)
  Destination Clock: DMem/DMem_5_cmp_eq00001 falling

  Data Path: IMem:douta<26> to DMem/DMem_5_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_5_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_4_cmp_eq00001'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_4_31 (LATCH)
  Destination Clock: DMem/DMem_4_cmp_eq00001 falling

  Data Path: IMem:douta<26> to DMem/DMem_4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_4_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_3_cmp_eq00001'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_3_31 (LATCH)
  Destination Clock: DMem/DMem_3_cmp_eq00001 falling

  Data Path: IMem:douta<26> to DMem/DMem_3_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_3_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_2_cmp_eq00001'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_2_31 (LATCH)
  Destination Clock: DMem/DMem_2_cmp_eq00001 falling

  Data Path: IMem:douta<26> to DMem/DMem_2_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_2_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_1_cmp_eq00001'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_1_31 (LATCH)
  Destination Clock: DMem/DMem_1_cmp_eq00001 falling

  Data Path: IMem:douta<26> to DMem/DMem_1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE:GE                    0.524          DMem/DMem_1_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DMem/DMem_0_not00011'
  Total number of paths / destination ports: 480 / 64
-------------------------------------------------------------------------
Offset:              7.696ns (Levels of Logic = 2)
  Source:            IMem:douta<26> (PAD)
  Destination:       DMem/DMem_0_31 (LATCH)
  Destination Clock: DMem/DMem_0_not00011 rising

  Data Path: IMem:douta<26> to DMem/DMem_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    InstructionMemory:douta<26>   22   0.000   1.530  IMem (instruction<26>)
     LUT3:I1->O            3   0.479   0.830  CU/Mrom_alu_op_mux0000211 (N6)
     LUT4:I2->O         1056   0.479   3.854  CU/mem_write1 (mem_write)
     LDE_1:GE                  0.524          DMem/DMem_0_31
    ----------------------------------------
    Total                      7.696ns (1.482ns logic, 6.214ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.371ns (Levels of Logic = 0)
  Source:            PC/pc_9 (FF)
  Destination:       IMem:addra<9> (PAD)
  Source Clock:      clk rising

  Data Path: PC/pc_9 to IMem:addra<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.626   0.745  PC/pc_9 (PC/pc_9)
    InstructionMemory:addra<9>        0.000          IMem
    ----------------------------------------
    Total                      1.371ns (0.626ns logic, 0.745ns route)
                                       (45.6% logic, 54.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.555ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       IMem:clka (PAD)

  Data Path: clk to IMem:clka
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          160   0.357   2.198  clk_BUFGP (clk_BUFGP)
    InstructionMemory:clka        0.000          IMem
    ----------------------------------------
    Total                      2.555ns (0.357ns logic, 2.198ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 29.75 secs
 
--> 


Total memory usage is 568324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :    8 (   0 filtered)

