==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
WARNING: [HLS 200-40] Skipped source file 'forAl.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'correlator.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'UNROLL' cannot be applied: Function 'correlator' does not exist in any synthesis source file.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 348.160 ; gain = 12.586 ; free physical = 6087 ; free virtual = 12028
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 348.160 ; gain = 12.586 ; free physical = 6078 ; free virtual = 12028
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 348.641 ; gain = 13.066 ; free physical = 6060 ; free virtual = 12016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 476.156 ; gain = 140.582 ; free physical = 6051 ; free virtual = 12009
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'o_data.data.V' (correlator.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'i_data.data.V' (correlator.cpp:8).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'correlate::shiftPhaseClass' (correlator.cpp:84:3).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'correlate::correlator' (correlator.cpp:207:41).
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA0' (correlator.cpp:86) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA1' (correlator.cpp:95) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA2' (correlator.cpp:102) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA3' (correlator.cpp:109) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA4' (correlator.cpp:116) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA5' (correlator.cpp:123) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA6' (correlator.cpp:130) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA7' (correlator.cpp:137) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA8' (correlator.cpp:144) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA9' (correlator.cpp:151) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA10' (correlator.cpp:158) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA11' (correlator.cpp:165) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA12' (correlator.cpp:172) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA13' (correlator.cpp:179) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA14' (correlator.cpp:186) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA15' (correlator.cpp:193) in function 'correlate::shiftPhaseClass' completely.
INFO: [XFORM 203-501] Unrolling loop 'correlateData0' (correlator.cpp:209) in function 'correlate::correlator' completely.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass9.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass8.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass7.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass6.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass5.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass4.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass3.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass2.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass15.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass14.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass13.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass12.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass11.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass10.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'cor.phaseClass1.V' automatically.
INFO: [XFORM 203-101] Partitioning array 'cor.phaseClass0.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'corrSeq.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'correlate::correlator' into 'correlateTop' (correlator.cpp:64) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (correlator.cpp:78:2) in function 'correlateTop'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'correlateTop' (correlator.cpp:8)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 476.605 ; gain = 141.031 ; free physical = 6016 ; free virtual = 11983
WARNING: [XFORM 203-631] Renaming function 'correlate::shiftPhaseClass' (correlator.cpp:84:3) into shiftPhaseClass.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 476.605 ; gain = 141.031 ; free physical = 5993 ; free virtual = 11961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'correlateTop' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'shiftPhaseClass' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shiftPhaseClass'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.67 seconds; current allocated memory: 114.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 115.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'correlateTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'correlateTop'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'load' operation ('cor_phaseClass0_V_15', correlator.cpp:214->correlator.cpp:64) on static variable 'cor_phaseClass0_V_15' and 'call' operation (correlator.cpp:63) to 'shiftPhaseClass'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 116.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 116.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shiftPhaseClass' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shiftPhaseClass'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 117.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'correlateTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/i_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/i_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/o_data_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/o_data_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/start_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'correlateTop/phaseClass_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'correlateTop' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'correlateTop_mul_mul_16s_16s_21_1' to 'correlateTop_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'correlateTop_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'correlateTop'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 123.343 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 540.156 ; gain = 204.582 ; free physical = 5967 ; free virtual = 11947
INFO: [SYSC 207-301] Generating SystemC RTL for correlateTop.
INFO: [VHDL 208-304] Generating VHDL RTL for correlateTop.
INFO: [VLOG 209-307] Generating Verilog RTL for correlateTop.
INFO: [HLS 200-112] Total elapsed time: 10.51 seconds; peak allocated memory: 123.343 MB.
