Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/PcieDma/ip/ep_g3x8_avmm256/ep_g3x8_avmm256_clk_0 --family="Arria 10" --part=10AT115S2F45E2SG
Info: ep_g3x8_avmm256_clk_0: "Transforming system: ep_g3x8_avmm256_clk_0"
Info: ep_g3x8_avmm256_clk_0: Running transform generation_view_transform
Info: ep_g3x8_avmm256_clk_0: Running transform generation_view_transform took 0.001s
Info: ep_g3x8_avmm256_clk_0: Running transform interconnect_transform_chooser
Info: ep_g3x8_avmm256_clk_0: Running transform interconnect_transform_chooser took 0.063s
Info: ep_g3x8_avmm256_clk_0: "Naming system components in system: ep_g3x8_avmm256_clk_0"
Info: ep_g3x8_avmm256_clk_0: "Processing generation queue"
Info: ep_g3x8_avmm256_clk_0: "Generating: ep_g3x8_avmm256_clk_0"
Info: ep_g3x8_avmm256_clk_0: Done "ep_g3x8_avmm256_clk_0" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
