#include <stdbool.h>
#include <stdint.h>
#include <stdlib.h>
#include <string.h>

#include "platform.h"
#include "common/utils.h"
#include "common/atomic.h"
#include "callback.h"
#include "system.h"
#include "nvic.h"

#include "timer.h"
#include "timer_output.h"

#if defined(STM32F10X)
# include "timer_stm32f10x.h"
#elif defined(STM32F303xC)
# include "timer_stm32f30x.h"
#endif

// check buffer length assumption
#if TIMEROUT_QUEUE_LEN & (TIMEROUT_QUEUE_LEN - 1)
# error "TIMEROUT_QUEUE_LEN must be power of 2"
#endif

void timerOut_timerCompareEvent(timerCCHandlerRec_t *self_, uint16_t compare);

void timerOut_Config(timerOutputRec_t* self, const timerChDef_t* timChDef, resourceOwner_t owner, int priority, callbackRec_t *callback, uint16_t flags)
{
    timerChRec_t *timChRec = timerChInit(timChDef, owner, RESOURCE_OUTPUT | RESOURCE_TIMER, priority, 0, 1000000);
    self->timChRec = timChRec;
    self->tim = timerChTIM(timChRec);
    self->timCCR = timerChCCR(timChRec);
    self->callback = callback;
    self->flags = flags;
    timerCCHandlerInit(&self->compareCb, timerOut_timerCompareEvent);
    // Enable PWM for advanced timers here, it is not cleared during release
#warning "TODO - enable in timer code"
    //if (timChDef->timerDef->outputsNeedEnable)
    //        TIM_CtrlPWMOutputs(self->timChDef->tim, ENABLE);
    timerOut_Restart(self);
}

void timerOut_Release(timerOutputRec_t* self)
{
    timerChConfigCallbacks(self->timChRec, NULL, NULL);
    ATOMIC_AND(&self->flags, ~(TIMEROUT_RUNNING | TIMEROUT_RESTART));
    if(self->flags & TIMEROUT_RELEASEMODE_INPUT) {
        timerChConfigGPIO(self->timChRec, (self->flags & TIMEROUT_IDLE_HI) ? IOCFG_IPU : IOCFG_IPD);
    } else {
        timerChIOWrite(self->timChRec, self->flags & TIMEROUT_IDLE_HI);
        timerChConfigGPIO(self->timChRec, Mode_Out_PP);
    }
}

void timerOut_Restart(timerOutputRec_t* self)
{
    self->qhead = self->qheadUnc = self->qtail = 0;
    self->qtailWake = ~0;

    timerChConfigOC(self->timChRec, true, !(self->flags & TIMEROUT_IDLE_HI));
    timerChConfigGPIO(self->timChRec, IOCFG_AF_PP);
    timerChConfigCallbacks(self->timChRec, &self->compareCb, NULL);
}

#include "timer_impl.h" // TODO

// this handler can't be interrupted by any timer code
void timerOut_timerCompareEvent(timerCCHandlerRec_t *self_, uint16_t compare)
{
    UNUSED(compare);
    timerOutputRec_t *self = container_of(self_, timerOutputRec_t, compareCb);

    if(self->flags & TIMEROUT_RUNNING) {
        if(self->flags & TIMEROUT_RESTART) {   // data was added too late, start new pulse train
            self->flags &= ~TIMEROUT_RESTART;
            TIM_SelectOCxM_NoDisable(self->tim, self->timChRec->channel, TIM_OCMode_Toggle);
            *self->timCCR = self->tim->CNT + 2;   // not sure what happens when CNT is written into CCR. This should work fine (we have at least 72 ticks to spare)
        } else if(self->qtail != self->qhead) {   // got something to send
            *self->timCCR += self->queue[self->qtail];
            self->qtail = (self->qtail + 1) % TIMEROUT_QUEUE_LEN;
            if(self->qtail == self->qhead) { // last interval, disable polarity change
                TIM_SelectOCxM_NoDisable(self->tim, self->timChRec->channel, TIM_OCMode_Timing);
            }
            if(self->qtail == self->qtailWake)  // user wants to be woken up
                callbackTrigger(self->callback);
        } else {
            self->flags &= ~TIMEROUT_RUNNING;
            if(self->flags & TIMEROUT_WAKEONEMPTY)
                callbackTrigger(self->callback);
            // TODO - we may disable channel irq here
        }
    }
}

bool timerOut_IsIdle(timerOutputRec_t *self)
{
    return !(self->flags & TIMEROUT_RUNNING);
}

short timerOut_QLen(timerOutputRec_t *self)
{
    // this code may fail:
    // qhead is read
    // ISR - edge is pushed into queue (qhead++)
    // ISR - edge is transmitted (qtail++)
    // qtail is read
    // in current code only caller can modify qhead, so this can't happen. But take care
    // ATOMIC penalty will be quite high, don't fix it untill it is a problem
    // (exclusive monitor on dummy variable is way to go)
    return (self->qhead - self->qtail) & (TIMEROUT_QUEUE_LEN - 1);
}

short timerOut_QSpace(timerOutputRec_t *self)
{
    return TIMEROUT_QUEUE_LEN - 1 - timerOut_QLen(self);   // one entry is always empty
}

bool timerOut_QPush(timerOutputRec_t *self, uint16_t delta, uint16_t flags)
{
    UNUSED(flags);
    uint8_t nxt = (self->qheadUnc + 1) % TIMEROUT_QUEUE_LEN;
    if(nxt == self->qtail) {       // caller should check for this!
        return false;
    }
    self->queue[self->qheadUnc] = delta;
    self->qheadUnc = nxt;

    return true;
}

void timerOut_QCommit(timerOutputRec_t *self)
{
    if(self->qheadUnc == self->qhead)   // no uncommited data
        return;
    // we need to to be atomic here
    ATOMIC_BLOCK_NB(NVIC_PRIO_TIMER) {
        ATOMIC_BARRIER(*self);

        if(self->flags & TIMEROUT_RUNNING) {
            if(self->qhead == self->qtail) { // last interval in progress
                self->flags |= TIMEROUT_RESTART;
            }
            self->qhead = self->qheadUnc;  // commit prepared data
        } else {
            *self->timCCR = self->tim->CNT - 1;   // make sure there is no compare event soon
            timerChClearCCFlag(self->timChRec);      // clear timer ISR flag if there was compare match before updating CCR
            self->flags |= TIMEROUT_RUNNING;
            TIM_SelectOCxM_NoDisable(self->tim, self->timChRec->channel, TIM_OCMode_Toggle);  // TODO - wrap in timer code
            *self->timCCR = self->tim->CNT + 2;     // not sure what happens when CNT is written into CCR. This should work fine (we have at least 72 ticks to spare)
            // this will work fine as long as timer interrupt priority is highest in system
            // but we can miss compare if higher priority IRQ is served between reading CNT and writing CCR
            // we should probably disable all interrupts around CCR=CNT+2, but __disable_irq creates memory barrier, killing compiller optimizations. Inline asm is an option
            // [same assumption is in IRQ handler]
            // failing to setup CCR correctly will generate ~65ms of idle state on line and then resume correctly. It's IMO OK to take the risk now
            self->qhead = self->qheadUnc;
        }
        if(self->flags & TIMEROUT_WAKEONLOW)
            self->qtailWake = (self->qhead - TIMEROUT_QUEUE_LOW) & (TIMEROUT_QUEUE_LEN - 1);
    }
}
