#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Sep 30 19:45:47 2018
# Process ID: 10764
# Current directory: C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.runs/synth_1
# Command line: vivado.exe -log RippleCarryAdder_t.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RippleCarryAdder_t.tcl
# Log file: C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.runs/synth_1/RippleCarryAdder_t.vds
# Journal file: C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RippleCarryAdder_t.tcl -notrace
Command: synth_design -top RippleCarryAdder_t -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 357.816 ; gain = 100.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RippleCarryAdder_t' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder_t.v:3]
INFO: [Synth 8-6157] synthesizing module 'Carry_Look_Ahead_Adder' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Carry_Look_Ahead_Adder_Cout_Module' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Look_Ahead_Adder_Cout_Module' (1#1) [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v:49]
INFO: [Synth 8-6157] synthesizing module 'Carry_Look_Ahead_Adder_Single_Adder' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v:35]
INFO: [Synth 8-6157] synthesizing module 'XOR' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v:82]
INFO: [Synth 8-6155] done synthesizing module 'XOR' (2#1) [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v:82]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Look_Ahead_Adder_Single_Adder' (3#1) [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Carry_Look_Ahead_Adder' (4#1) [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Segment_7_bit_display' [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source File/7-segement-module.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Segment_7_bit_display' (5#1) [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source File/7-segement-module.v:1]
WARNING: [Synth 8-3848] Net cin in module/entity RippleCarryAdder_t does not have driver. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder_t.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RippleCarryAdder_t' (6#1) [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder_t.v:3]
WARNING: [Synth 8-3917] design RippleCarryAdder_t has port control[3] driven by constant 1
WARNING: [Synth 8-3917] design RippleCarryAdder_t has port control[2] driven by constant 1
WARNING: [Synth 8-3917] design RippleCarryAdder_t has port control[1] driven by constant 1
WARNING: [Synth 8-3917] design RippleCarryAdder_t has port control[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 412.633 ; gain = 154.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fa:cin to constant 0 [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Source Code/Lab2_TeamX_Carry_Look_Ahead_Adder_t.v:13]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 412.633 ; gain = 154.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 412.633 ; gain = 154.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[3]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[2]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[1]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sum[0]'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cin'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cout'. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.srcs/constrs_1/new/CarryLookAheadAdder_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RippleCarryAdder_t_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RippleCarryAdder_t_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 736.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design RippleCarryAdder_t has port control[3] driven by constant 1
WARNING: [Synth 8-3917] design RippleCarryAdder_t has port control[2] driven by constant 1
WARNING: [Synth 8-3917] design RippleCarryAdder_t has port control[1] driven by constant 1
WARNING: [Synth 8-3917] design RippleCarryAdder_t has port control[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |LUT4 |     1|
|4     |LUT6 |     9|
|5     |IBUF |     8|
|6     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 736.344 ; gain = 478.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 736.344 ; gain = 154.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 736.344 ; gain = 478.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 17 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 752.816 ; gain = 507.930
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Carry_Look_Ahead_Adder/Carry_Look_Ahead_Adder.runs/synth_1/RippleCarryAdder_t.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RippleCarryAdder_t_utilization_synth.rpt -pb RippleCarryAdder_t_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 752.816 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep 30 19:46:27 2018...
