/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG  						*/
/*# Memory Type    : TSMC 16nm FFC High Density Single Port Single-Bank SRAM Compiler with d0734 bit cell	 				*/
/*# Library Name   : ts1n16ffcllsblvtc512x16m8s (user specify : ts1n16ffcllsblvtc512x16m8s)			*/
/*# Library Version: 130a												*/
/*# Generated Time : 2018/04/16, 00:55:04										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsblvtc512x16m8s_ffgnp0p88v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2018/04/16, 00:55:04" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.880000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 0.880000 ;
    operating_conditions ( "ffgnp0p88v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 0.880000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p88v125c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_8_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_15_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 16 ;
        bit_from : 15 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( sram_512x16m4s ) {
    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 16 ;
    }
    functional_peak_current : 33150.700000;
    area : 1824.429360 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003398 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.483601, 0.490805, 0.500171, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.483601, 0.490805, 0.500171, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.435241, 0.441724, 0.450154, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.435241, 0.441724, 0.450154, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.014089" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016342" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.003398 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.483601, 0.490805, 0.500171, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.483601, 0.490805, 0.500171, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.435241, 0.441724, 0.450154, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.435241, 0.441724, 0.450154, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.014089" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016342" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_15_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[15:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.005324, 0.005324, 0.005324, 0.005324, 0.005324" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005324, 0.005324, 0.005324, 0.005324, 0.005324" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.263063, 0.279149, 0.292686, 0.319620, 0.371439",\
              "0.269195, 0.285282, 0.298818, 0.325752, 0.377571",\
              "0.273977, 0.290064, 0.303600, 0.330534, 0.382353",\
              "0.280293, 0.296379, 0.309916, 0.336850, 0.388669",\
              "0.289223, 0.305309, 0.318846, 0.345780, 0.397599"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.263063, 0.279149, 0.292686, 0.319620, 0.371439",\
              "0.269195, 0.285282, 0.298818, 0.325752, 0.377571",\
              "0.273977, 0.290064, 0.303600, 0.330534, 0.382353",\
              "0.280293, 0.296379, 0.309916, 0.336850, 0.388669",\
              "0.289223, 0.305309, 0.318846, 0.345780, 0.397599"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.016119, 0.042112, 0.062750, 0.119723, 0.232702",\
              "0.016119, 0.042112, 0.062750, 0.119723, 0.232702",\
              "0.016119, 0.042112, 0.062750, 0.119723, 0.232702",\
              "0.016119, 0.042112, 0.062750, 0.119723, 0.232702",\
              "0.016119, 0.042112, 0.062750, 0.119723, 0.232702"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.016119, 0.042112, 0.062750, 0.119723, 0.232702",\
              "0.016119, 0.042112, 0.062750, 0.119723, 0.232702",\
              "0.016119, 0.042112, 0.062750, 0.119723, 0.232702",\
              "0.016119, 0.042112, 0.062750, 0.119723, 0.232702",\
              "0.016119, 0.042112, 0.062750, 0.119723, 0.232702"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.307059, 0.322433, 0.338248, 0.367573, 0.423781",\
              "0.314101, 0.329475, 0.345290, 0.374615, 0.430823",\
              "0.319665, 0.335039, 0.350854, 0.380179, 0.436387",\
              "0.326724, 0.342098, 0.357913, 0.387238, 0.443447",\
              "0.336966, 0.352340, 0.368155, 0.397480, 0.453688"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.011600, 0.042172, 0.071824, 0.130668, 0.252350",\
              "0.011600, 0.042172, 0.071824, 0.130668, 0.252350",\
              "0.011600, 0.042172, 0.071824, 0.130668, 0.252350",\
              "0.011600, 0.042172, 0.071824, 0.130668, 0.252350",\
              "0.011600, 0.042172, 0.071824, 0.130668, 0.252350"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.307059, 0.322433, 0.338248, 0.367573, 0.423781",\
              "0.314101, 0.329475, 0.345290, 0.374615, 0.430823",\
              "0.319665, 0.335039, 0.350854, 0.380179, 0.436387",\
              "0.326724, 0.342098, 0.357913, 0.387238, 0.443447",\
              "0.336966, 0.352340, 0.368155, 0.397480, 0.453688"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.011600, 0.042172, 0.071824, 0.130668, 0.252350",\
              "0.011600, 0.042172, 0.071824, 0.130668, 0.252350",\
              "0.011600, 0.042172, 0.071824, 0.130668, 0.252350",\
              "0.011600, 0.042172, 0.071824, 0.130668, 0.252350",\
              "0.011600, 0.042172, 0.071824, 0.130668, 0.252350"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.003031 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.117037, 0.124019, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.186958, 0.194278, 0.200069, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.483601, 0.490805, 0.500171, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.483601, 0.490805, 0.500171, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "2.159142" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.086601" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB  " ;
            rise_power ( "scalar" ) {
                values ( "2.784945" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.087346" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.080177" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001642 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.030862" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.025274" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081371, 0.087940, 0.094858, 0.105567, 0.123125",\
              "0.074768, 0.081337, 0.088255, 0.098964, 0.116522",\
              "0.069460, 0.076029, 0.082947, 0.093656, 0.111214",\
              "0.062617, 0.069186, 0.076104, 0.086813, 0.104371",\
              "0.052818, 0.059387, 0.066305, 0.077014, 0.094572"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081371, 0.087940, 0.094858, 0.105567, 0.123125",\
              "0.074768, 0.081337, 0.088255, 0.098964, 0.116522",\
              "0.069460, 0.076029, 0.082947, 0.093656, 0.111214",\
              "0.062617, 0.069186, 0.076104, 0.086813, 0.104371",\
              "0.052818, 0.059387, 0.066305, 0.077014, 0.094572"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089788, 0.085301, 0.082421, 0.079125, 0.074256",\
              "0.097610, 0.093123, 0.090243, 0.086947, 0.082078",\
              "0.103610, 0.099123, 0.096243, 0.092947, 0.088078",\
              "0.111626, 0.107139, 0.104259, 0.100963, 0.096094",\
              "0.120579, 0.116092, 0.113212, 0.109916, 0.105047"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089788, 0.085301, 0.082421, 0.079125, 0.074256",\
              "0.097610, 0.093123, 0.090243, 0.086947, 0.082078",\
              "0.103610, 0.099123, 0.096243, 0.092947, 0.088078",\
              "0.111626, 0.107139, 0.104259, 0.100963, 0.096094",\
              "0.120579, 0.116092, 0.113212, 0.109916, 0.105047"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001399 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.014089" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.016342" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.047309, 0.053023, 0.059428, 0.067088, 0.078658",\
              "0.040497, 0.046211, 0.052616, 0.060276, 0.071846",\
              "0.035188, 0.040903, 0.047308, 0.054968, 0.066538",\
              "0.028399, 0.034114, 0.040518, 0.048179, 0.059749",\
              "0.018527, 0.024241, 0.030646, 0.038306, 0.049876"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.047309, 0.053023, 0.059428, 0.067088, 0.078658",\
              "0.040497, 0.046211, 0.052616, 0.060276, 0.071846",\
              "0.035188, 0.040903, 0.047308, 0.054968, 0.066538",\
              "0.028399, 0.034114, 0.040518, 0.048179, 0.059749",\
              "0.018527, 0.024241, 0.030646, 0.038306, 0.049876"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094303, 0.090033, 0.086772, 0.082476, 0.076731",\
              "0.101761, 0.097491, 0.094230, 0.089934, 0.084189",\
              "0.107392, 0.103122, 0.099861, 0.095565, 0.089820",\
              "0.115255, 0.110985, 0.107724, 0.103428, 0.097683",\
              "0.125170, 0.120900, 0.117639, 0.113343, 0.107598"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094303, 0.090033, 0.086772, 0.082476, 0.076731",\
              "0.101761, 0.097491, 0.094230, 0.089934, 0.084189",\
              "0.107392, 0.103122, 0.099861, 0.095565, 0.089820",\
              "0.115255, 0.110985, 0.107724, 0.103428, 0.097683",\
              "0.125170, 0.120900, 0.117639, 0.113343, 0.107598"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_8_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001424 ;
        pin (A[8:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.008017" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008193" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.050018, 0.055549, 0.061904, 0.072125, 0.089339",\
              "0.043127, 0.048658, 0.055013, 0.065234, 0.082448",\
              "0.037866, 0.043396, 0.049752, 0.059973, 0.077187",\
              "0.031010, 0.036541, 0.042896, 0.053117, 0.070331",\
              "0.021237, 0.026768, 0.033123, 0.043344, 0.060559"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.050018, 0.055549, 0.061904, 0.072125, 0.089339",\
              "0.043127, 0.048658, 0.055013, 0.065234, 0.082448",\
              "0.037866, 0.043396, 0.049752, 0.059973, 0.077187",\
              "0.031010, 0.036541, 0.042896, 0.053117, 0.070331",\
              "0.021237, 0.026768, 0.033123, 0.043344, 0.060559"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103837, 0.099835, 0.096839, 0.093865, 0.090971",\
              "0.111449, 0.107447, 0.104451, 0.101477, 0.098583",\
              "0.117098, 0.113096, 0.110100, 0.107126, 0.104232",\
              "0.124921, 0.120919, 0.117923, 0.114949, 0.112055",\
              "0.136423, 0.132421, 0.129425, 0.126451, 0.123557"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.103837, 0.099835, 0.096839, 0.093865, 0.090971",\
              "0.111449, 0.107447, 0.104451, 0.101477, 0.098583",\
              "0.117098, 0.113096, 0.110100, 0.107126, 0.104232",\
              "0.124921, 0.120919, 0.117923, 0.114949, 0.112055",\
              "0.136423, 0.132421, 0.129425, 0.126451, 0.123557"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_15_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.001166 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[15:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003978" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005148" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.020742, 0.039071",\
              "0.010000, 0.010000, 0.010000, 0.013956, 0.032285",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.026807",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020113",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010329"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.020742, 0.039071",\
              "0.010000, 0.010000, 0.010000, 0.013956, 0.032285",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.026807",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020113",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010329"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.122191, 0.128179, 0.138038, 0.161071, 0.210002",\
              "0.141034, 0.147022, 0.156881, 0.179914, 0.228845",\
              "0.162035, 0.168023, 0.177882, 0.200915, 0.249846",\
              "0.199767, 0.205755, 0.215614, 0.238647, 0.287578",\
              "0.271182, 0.277170, 0.287029, 0.310062, 0.358993"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.122191, 0.128179, 0.138038, 0.161071, 0.210002",\
              "0.141034, 0.147022, 0.156881, 0.179914, 0.228845",\
              "0.162035, 0.168023, 0.177882, 0.200915, 0.249846",\
              "0.199767, 0.205755, 0.215614, 0.238647, 0.287578",\
              "0.271182, 0.277170, 0.287029, 0.310062, 0.358993"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 67.259456 ;
    }
}
}
