Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto ba91283fb1a246cf81a6cbd18d02e4c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb3_2_behav xil_defaultlib.tb3_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab3_2
Compiling module xil_defaultlib.tb3_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb3_2_behav
