// Seed: 2885025311
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_6;
  logic id_7;
  assign module_1.id_3 = 0;
  wire id_8;
  logic [7:0][1  ==  -1] id_9;
  assign id_9 = 1;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output supply0 id_2#(1),
    output wire id_3,
    output wor id_4,
    output wire id_5,
    output wor id_6
    , id_20,
    output tri id_7,
    input tri0 id_8,
    output logic id_9
    , id_21 = 1,
    input tri id_10,
    input wor id_11,
    input tri1 id_12,
    output tri0 id_13,
    input tri id_14,
    input supply0 id_15,
    output supply0 id_16,
    output supply1 id_17,
    input supply1 id_18
);
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_20,
      id_20
  );
  id_22 :
  assert property (@(posedge 'b0) (id_20)) id_9 <= id_0 && -1'b0;
endmodule
