<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.05.05.23:34:13"
 outputDirectory="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115S2F45I1SG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TRANSMIT_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TRANSMIT_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_TRANSMIT_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECEIVE_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECEIVE_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECEIVE_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="transmit_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ff_tx_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="receive_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ff_rx_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="receive" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="receive_clock_connection" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="2" />
   <property name="symbolsPerBeat" value="4" />
   <port name="ff_rx_data" direction="output" role="data" width="32" />
   <port name="ff_rx_eop" direction="output" role="endofpacket" width="1" />
   <port name="rx_err" direction="output" role="error" width="6" />
   <port name="ff_rx_mod" direction="output" role="empty" width="2" />
   <port name="ff_rx_rdy" direction="input" role="ready" width="1" />
   <port name="ff_rx_sop" direction="output" role="startofpacket" width="1" />
   <port name="ff_rx_dval" direction="output" role="valid" width="1" />
  </interface>
  <interface name="transmit" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="transmit_clock_connection" />
   <property name="associatedReset" value="reset_connection" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="4" />
   <port name="ff_tx_data" direction="input" role="data" width="32" />
   <port name="ff_tx_eop" direction="input" role="endofpacket" width="1" />
   <port name="ff_tx_err" direction="input" role="error" width="1" />
   <port name="ff_tx_mod" direction="input" role="empty" width="2" />
   <port name="ff_tx_rdy" direction="output" role="ready" width="1" />
   <port name="ff_tx_sop" direction="input" role="startofpacket" width="1" />
   <port name="ff_tx_wren" direction="input" role="valid" width="1" />
  </interface>
  <interface name="mac_misc_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="xon_gen" direction="input" role="xon_gen" width="1" />
   <port name="xoff_gen" direction="input" role="xoff_gen" width="1" />
   <port name="ff_tx_crc_fwd" direction="input" role="ff_tx_crc_fwd" width="1" />
   <port name="ff_tx_septy" direction="output" role="ff_tx_septy" width="1" />
   <port name="tx_ff_uflow" direction="output" role="tx_ff_uflow" width="1" />
   <port name="ff_tx_a_full" direction="output" role="ff_tx_a_full" width="1" />
   <port
       name="ff_tx_a_empty"
       direction="output"
       role="ff_tx_a_empty"
       width="1" />
   <port name="rx_err_stat" direction="output" role="rx_err_stat" width="18" />
   <port name="rx_frm_type" direction="output" role="rx_frm_type" width="4" />
   <port name="ff_rx_dsav" direction="output" role="ff_rx_dsav" width="1" />
   <port name="ff_rx_a_full" direction="output" role="ff_rx_a_full" width="1" />
   <port
       name="ff_rx_a_empty"
       direction="output"
       role="ff_rx_a_empty"
       width="1" />
  </interface>
  <interface name="control_port_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset_connection" kind="reset" start="0">
   <property name="associatedClock" value="control_port_clock_connection" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="control_port" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="1024" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="control_port_clock_connection" />
   <property name="associatedReset" value="reset_connection" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="1" />
   <property name="writeWaitTime" value="1" />
   <port name="reg_data_out" direction="output" role="readdata" width="32" />
   <port name="reg_rd" direction="input" role="read" width="1" />
   <port name="reg_data_in" direction="input" role="writedata" width="32" />
   <port name="reg_wr" direction="input" role="write" width="1" />
   <port name="reg_busy" direction="output" role="waitrequest" width="1" />
   <port name="reg_addr" direction="input" role="address" width="8" />
  </interface>
  <interface name="pcs_ref_clk_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="ref_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="status_led_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="led_crs" direction="output" role="crs" width="1" />
   <port name="led_link" direction="output" role="link" width="1" />
   <port name="led_panel_link" direction="output" role="panel_link" width="1" />
   <port name="led_col" direction="output" role="col" width="1" />
   <port name="led_an" direction="output" role="an" width="1" />
   <port name="led_char_err" direction="output" role="char_err" width="1" />
   <port name="led_disp_err" direction="output" role="disp_err" width="1" />
  </interface>
  <interface name="serdes_control_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rx_recovclkout" direction="output" role="export" width="1" />
  </interface>
  <interface name="serial_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="rxp" direction="input" role="rxp_0" width="1" />
   <port name="txp" direction="output" role="txp_0" width="1" />
  </interface>
 </perimeter>
 <entity kind="my_eth_eth_tse_0" version="1.0" name="my_eth_eth_tse_0">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_TRANSMIT_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_RECEIVE_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CONTROL_PORT_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="AUTO_RECEIVE_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RECEIVE_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PCS_REF_CLK_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_TRANSMIT_CLOCK_CONNECTION_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_TRANSMIT_CLOCK_CONNECTION_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/synth/my_eth_eth_tse_0.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/synth/my_eth_eth_tse_0.vhd"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/altera_eth_tse_nf_lvds_terminator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_mac"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_avalon_arbiter"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_nf_lvds_terminator"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_1930_ikiykci"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_core20_191_a2sc7yy"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_1930_ti62qla"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_core20_191_mt4ib2q"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse"
   version="19.3.0"
   name="my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba">
  <parameter name="rf_p1_min_b" value="999" />
  <parameter name="rf_p1_min_a" value="999" />
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_adpt_multi_recipe" value="1" />
  <parameter name="mdio_clk_div" value="50" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="true" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="false" />
  <parameter name="XCVR_TILE" value="htile" />
  <parameter name="rf_b1_ada_b" value="adaptable" />
  <parameter name="rf_b1_ada_a" value="adaptable" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ND_XCVR_SET_USER_IDENTIFIER" value="0" />
  <parameter name="adpt_param_vals4_b" value="" />
  <parameter name="adpt_param_vals4_a" value="" />
  <parameter name="rf_b0t_b" value="999" />
  <parameter name="rf_b0t_a" value="999" />
  <parameter name="reduced_interface_ena" value="false" />
  <parameter name="isUsePCS_2xTBI" value="false" />
  <parameter name="rf_a_a" value="999" />
  <parameter name="deviceFamily" value="ARRIA10" />
  <parameter name="rf_a_b" value="999" />
  <parameter name="deviceDieList" value="" />
  <parameter name="core_version" value="4867" />
  <parameter name="useMDIO" value="false" />
  <parameter name="mbit_only" value="true" />
  <parameter name="adpt_param_vals0_b" value="" />
  <parameter name="adpt_param_vals0_a" value="" />
  <parameter name="adpt_param_vals7" value="" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="adpt_param_vals6" value="" />
  <parameter name="adpt_param_vals5" value="" />
  <parameter name="adpt_param_vals4" value="" />
  <parameter name="enable_hidden_features" value="false" />
  <parameter name="ctle_hf_val_a" value="999" />
  <parameter
     name="adpt_params"
     value="ctle_lf_val_a,ctle_lf_val_ada_a,ctle_lf_min_a,ctle_lf_max_a,ctle_hf_val_a,ctle_hf_val_ada_a,ctle_hf_min_a,ctle_hf_max_a,rf_p2_val_a,rf_p2_val_ada_a,rf_p2_min_a,rf_p2_max_a,rf_p1_val_a,rf_p1_val_ada_a,rf_p1_min_a,rf_p1_max_a,rf_reserved0_a,rf_p0_val_a,rf_p0_val_ada_a,rf_reserved1_a,rf_b0t_a,ctle_gs1_val_a,ctle_gs2_val_a,rf_b1_a,rf_b1_ada_a,rf_b0_a,rf_b0_ada_a,rf_a_a,ctle_lf_val_b,ctle_lf_val_ada_b,ctle_lf_min_b,ctle_lf_max_b,ctle_hf_val_b,ctle_hf_val_ada_b,ctle_hf_min_b,ctle_hf_max_b,rf_p2_val_b,rf_p2_val_ada_b,rf_p2_min_b,rf_p2_max_b,rf_p1_val_b,rf_p1_val_ada_b,rf_p1_min_b,rf_p1_max_b,rf_reserved0_b,rf_p0_val_b,rf_p0_val_ada_b,rf_reserved1_b,rf_b0t_b,ctle_gs1_val_b,ctle_gs2_val_b,rf_b1_b,rf_b1_ada_b,rf_b0_b,rf_b0_ada_b,rf_a_b" />
  <parameter name="AUTO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="core_variation" value="MAC_PCS" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="ctle_lf_val_a" value="999" />
  <parameter name="ctle_hf_val_b" value="999" />
  <parameter name="ctle_lf_val_b" value="999" />
  <parameter name="adpt_param_vals3" value="" />
  <parameter name="adpt_param_vals2" value="" />
  <parameter name="ctle_lf_val_ada_a" value="adaptable" />
  <parameter name="ctle_hf_max_a" value="999" />
  <parameter name="ctle_lf_max_b" value="999" />
  <parameter name="adpt_param_vals1" value="" />
  <parameter name="ctle_lf_max_a" value="999" />
  <parameter name="ctle_lf_val_ada_b" value="adaptable" />
  <parameter name="ctle_hf_max_b" value="999" />
  <parameter name="adpt_param_vals0" value="" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="true" />
  <parameter name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="eg_fifo" value="2048" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter
     name="adpt_params_b"
     value="ctle_lf_val_b,ctle_lf_val_ada_b,ctle_lf_min_b,ctle_lf_max_b,ctle_hf_val_b,ctle_hf_val_ada_b,ctle_hf_min_b,ctle_hf_max_b,rf_p2_val_b,rf_p2_val_ada_b,rf_p2_min_b,rf_p2_max_b,rf_p1_val_b,rf_p1_val_ada_b,rf_p1_min_b,rf_p1_max_b,rf_reserved0_b,rf_p0_val_b,rf_p0_val_ada_b,rf_reserved1_b,rf_b0t_b,ctle_gs1_val_b,ctle_gs2_val_b,rf_b1_b,rf_b1_ada_b,rf_b0_b,rf_b0_ada_b,rf_a_b" />
  <parameter
     name="adpt_params_a"
     value="ctle_lf_val_a,ctle_lf_val_ada_a,ctle_lf_min_a,ctle_lf_max_a,ctle_hf_val_a,ctle_hf_val_ada_a,ctle_hf_min_a,ctle_hf_max_a,rf_p2_val_a,rf_p2_val_ada_a,rf_p2_min_a,rf_p2_max_a,rf_p1_val_a,rf_p1_val_ada_a,rf_p1_min_a,rf_p1_max_a,rf_reserved0_a,rf_p0_val_a,rf_p0_val_ada_a,rf_reserved1_a,rf_b0t_a,ctle_gs1_val_a,ctle_gs2_val_a,rf_b1_a,rf_b1_ada_a,rf_b0_a,rf_b0_ada_a,rf_a_a" />
  <parameter name="ing_addr" value="11" />
  <parameter name="rf_b0_b" value="999" />
  <parameter name="adpt_param_vals1_b" value="" />
  <parameter name="adpt_param_vals5_a" value="" />
  <parameter name="XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="adpt_param_vals5_b" value="" />
  <parameter name="rf_b0_a" value="999" />
  <parameter name="l_rf_frz_b" value="999" />
  <parameter name="l_rf_frz_a" value="999" />
  <parameter name="enable_sgmii" value="true" />
  <parameter name="eg_addr" value="11" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="ctle_gs1_val_b" value="999" />
  <parameter name="adpt_param_vals1_a" value="" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="ctle_gs1_val_a" value="999" />
  <parameter name="rf_p2_max_b" value="999" />
  <parameter name="enable_padding" value="true" />
  <parameter name="rf_p2_max_a" value="999" />
  <parameter name="ctle_hf_val_ada_b" value="adaptable" />
  <parameter name="ctle_hf_val_ada_a" value="adaptable" />
  <parameter name="rf_p2_val_a" value="999" />
  <parameter name="cal_recipe_sel" value="NRZ_28Gbps_VSR" />
  <parameter name="rf_p2_val_b" value="999" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="ing_fifo" value="2048" />
  <parameter name="XCVR_SET_USER_IDENTIFIER" value="0" />
  <parameter name="rf_p1_val_ada_b" value="adaptable" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="rf_reserved0_b" value="999" />
  <parameter name="gbit_only" value="true" />
  <parameter name="l_ctle_frz_a" value="999" />
  <parameter name="l_ctle_frz_b" value="999" />
  <parameter name="adpt_recipe_cnt" value="1" />
  <parameter name="adpt_recipe_select" value="0" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="ND_XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="rf_p1_val_ada_a" value="adaptable" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="ctle_hf_min_a" value="999" />
  <parameter name="rf_b1_a" value="999" />
  <parameter name="adpt_param_vals2_b" value="" />
  <parameter name="ctle_hf_min_b" value="999" />
  <parameter name="rf_b1_b" value="999" />
  <parameter name="adpt_param_vals2_a" value="" />
  <parameter name="nf_phyip_rcfg_enable" value="false" />
  <parameter name="adpt_param_vals6_b" value="" />
  <parameter name="adpt_param_vals6_a" value="" />
  <parameter name="rf_p2_val_ada_b" value="adaptable" />
  <parameter name="rf_p2_val_ada_a" value="adaptable" />
  <parameter name="ctle_lf_min_b" value="999" />
  <parameter name="ctle_lf_min_a" value="999" />
  <parameter name="rf_p1_max_b" value="999" />
  <parameter name="rf_p1_max_a" value="999" />
  <parameter name="rf_p1_val_b" value="999" />
  <parameter name="rf_p1_val_a" value="999" />
  <parameter name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="ctle_gs2_val_a" value="999" />
  <parameter name="rf_reserved0_a" value="999" />
  <parameter name="ctle_gs2_val_b" value="999" />
  <parameter name="rf_b0_ada_a" value="adaptable" />
  <parameter name="rf_b0_ada_b" value="adaptable" />
  <parameter name="enable_ena" value="32" />
  <parameter name="rf_p0_val_b" value="999" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="s10_xcvr_ip_name" value="" />
  <parameter name="adpt_recipe_data2" value="" />
  <parameter name="adpt_recipe_data1" value="" />
  <parameter name="max_channels" value="1" />
  <parameter name="rf_reserved1_a" value="999" />
  <parameter name="adpt_recipe_data0" value="" />
  <parameter name="nd_phyip_rcfg_enable" value="false" />
  <parameter name="rf_reserved1_b" value="999" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ND_XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="adpt_recipe_data7" value="" />
  <parameter name="adpt_recipe_data6" value="" />
  <parameter name="adpt_recipe_data5" value="" />
  <parameter name="adpt_recipe_data4" value="" />
  <parameter name="adpt_recipe_data3" value="" />
  <parameter name="rf_p0_val_a" value="999" />
  <parameter name="deviceFamilyName" value="Arria 10" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter
     name="adpt_param_labels_b"
     value="GAINLF,GAINLF Fix/Adaptable,CTLE LF Min,CTLE LF Max,GAINHF,GAINHF Fix/Adaptable,CTLE HF Min,CTLE HF Max,RF_P2,RF_P2 Fix/Adaptable,RF_P2_MIN,RF_P2_MAX,RF_P1,RF_P1 Fix/Adaptable,RF_P1_MIN,RF_P1_MAX,Reserved 0,RF_P0,RF_P0 Fix/Adaptable,Reserved 1,RF_B0T,GS1,GS2,RF_B1,RF_B1 Fix/Adaptable,RF_B0,RF_B0 Fix/Adaptable,RF_A" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="adpt_multi_enable" value="1" />
  <parameter name="reduced_control" value="false" />
  <parameter name="enable_pma_adpt_disp" value="0" />
  <parameter
     name="adpt_param_labels_a"
     value="GAINLF,GAINLF Fix/Adaptable,CTLE LF Min,CTLE LF Max,GAINHF,GAINHF Fix/Adaptable,CTLE HF Min,CTLE HF Max,RF_P2,RF_P2 Fix/Adaptable,RF_P2_MIN,RF_P2_MAX,RF_P1,RF_P1 Fix/Adaptable,RF_P1_MIN,RF_P1_MAX,Reserved 0,RF_P0,RF_P0 Fix/Adaptable,Reserved 1,RF_B0T,GS1,GS2,RF_B1,RF_B1 Fix/Adaptable,RF_B0,RF_B0 Fix/Adaptable,RF_A" />
  <parameter name="rf_p0_val_ada_a" value="adaptable" />
  <parameter name="adpt_param_vals3_a" value="" />
  <parameter name="rf_p0_val_ada_b" value="adaptable" />
  <parameter name="adpt_param_vals3_b" value="" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="adpt_param_vals7_a" value="" />
  <parameter name="part_trait_bd" value="NIGHTFURY5" />
  <parameter name="adpt_param_vals7_b" value="" />
  <parameter name="rcp_load_enable" value="0" />
  <parameter name="rf_p2_min_a" value="999" />
  <parameter name="rf_p2_min_b" value="999" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="dev_version" value="4867" />
  <parameter name="transceiver_type" value="LVDS_IO" />
  <parameter name="isUsePCS" value="true" />
  <parameter name="enable_lgth_check" value="true" />
  <parameter name="ND_XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_1930/synth/my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_1930/synth/my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/altera_eth_tse_nf_lvds_terminator_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="my_eth_eth_tse_0" as="eth_tse_0" />
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_mac"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_avalon_arbiter"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_nf_lvds_terminator"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_1930_ikiykci"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_core20_191_a2sc7yy"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_1930_ti62qla"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_core20_191_mt4ib2q"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity kind="altera_eth_tse_mac" version="19.3.0" name="altera_eth_tse_mac">
  <parameter name="CORE_VERSION" value="4867" />
  <parameter name="CRC32GENDELAY" value="6" />
  <parameter name="ENABLE_GMII_LOOPBACK" value="false" />
  <parameter name="connect_to_pcs" value="true" />
  <parameter name="ENABLE_MAC_RX_VLAN" value="false" />
  <parameter name="DEVICE_FAMILY" value="ARRIA10" />
  <parameter name="RAM_TYPE" value="AUTO" />
  <parameter name="ifGMII" value="MII_GMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="ENABLE_LGTH_CHECK" value="true" />
  <parameter name="MBIT_ONLY" value="true" />
  <parameter name="CUST_VERSION" value="0" />
  <parameter name="REDUCED_INTERFACE_ENA" value="false" />
  <parameter name="ENABLE_MDIO" value="false" />
  <parameter name="CRC32CHECK16BIT" value="0" />
  <parameter name="ING_ADDR" value="11" />
  <parameter name="CRC32S1L2_EXTERN" value="false" />
  <parameter name="ENABLE_MAC_TXADDR_SET" value="true" />
  <parameter name="connect_to_pcs2xtbi" value="false" />
  <parameter name="EG_FIFO" value="2048" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="INSERT_TA" value="false" />
  <parameter name="EG_ADDR" value="11" />
  <parameter name="STAT_CNT_ENA" value="true" />
  <parameter name="REDUCED_CONTROL" value="false" />
  <parameter name="GBIT_ONLY" value="true" />
  <parameter name="CRC32DWIDTH" value="8" />
  <parameter name="ENABLE_ENA" value="32" />
  <parameter name="ENA_HASH" value="false" />
  <parameter name="ENABLE_SUP_ADDR" value="false" />
  <parameter name="ENABLE_SHIFT16" value="true" />
  <parameter name="RESET_LEVEL" value="1" />
  <parameter name="ENABLE_MAGIC_DETECT" value="false" />
  <parameter name="USE_SYNC_RESET" value="true" />
  <parameter name="ING_FIFO" value="2048" />
  <parameter name="ENABLE_MAC_TX_VLAN" value="false" />
  <parameter name="ENABLE_EXTENDED_STAT_REG" value="false" />
  <parameter name="ENABLE_MAC_FLOW_CTRL" value="true" />
  <parameter name="ENABLE_PADDING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_HD_LOGIC" value="false" />
  <parameter name="MDIO_CLK_DIV" value="50" />
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_eth_tse_mac.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_clk_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_crc328checker.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_crc328generator.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_crc32ctl8.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_crc32galois8.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_gmii_io.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_lb_read_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_lb_wrt_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_hashing.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_host_control.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_host_control_small.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mac_control.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_register_map.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_register_map_small.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_counter_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_shared_mac_control.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_shared_register_map.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_counter_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_lfsr_10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_loopback_ff.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_altshifttaps.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_fifoless_mac_rx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mac_rx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_fifoless_mac_tx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mac_tx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_magic_detection.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mdio.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mdio_clk_gen.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mdio_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_mdio.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mii_rx_if.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mii_tx_if.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_pipeline_base.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_pipeline_stage.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_dpram_16x32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_dpram_8x32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_dpram_ecc_16x32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_fifoless_retransmit_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_retransmit_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rgmii_in1.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rgmii_in4.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_nf_rgmii_module.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rgmii_module.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rgmii_out1.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rgmii_out4.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_ff.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_min_ff.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_ff_cntrl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_ff_length.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_stat_extract.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_timing_adapter32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_timing_adapter8.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_timing_adapter_fifo32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_timing_adapter_fifo8.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_1geth.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_fifoless_1geth.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_w_fifo.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_w_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_wo_fifo.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_wo_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_gen_host.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_min_ff.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff_cntrl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff_length.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff_read_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_stat_extract.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_wo_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_w_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_eth_tse_mac.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_eth_tse_mac.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_clk_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_crc328checker.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_crc328generator.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_crc32ctl8.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_crc32galois8.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_gmii_io.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_lb_read_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_lb_wrt_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_hashing.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_host_control.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_host_control_small.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mac_control.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_register_map.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_register_map_small.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_counter_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_shared_mac_control.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_shared_register_map.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_counter_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_lfsr_10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_loopback_ff.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_altshifttaps.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_fifoless_mac_rx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mac_rx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_fifoless_mac_tx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mac_tx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_magic_detection.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mdio.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mdio_clk_gen.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mdio_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_mdio.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mii_rx_if.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_mii_tx_if.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_pipeline_base.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_pipeline_stage.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_dpram_16x32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_dpram_8x32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_dpram_ecc_16x32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_fifoless_retransmit_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_retransmit_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rgmii_in1.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rgmii_in4.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_nf_rgmii_module.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rgmii_module.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rgmii_out1.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rgmii_out4.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_ff.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_min_ff.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_ff_cntrl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_ff_length.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_rx_stat_extract.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_timing_adapter32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_timing_adapter8.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_timing_adapter_fifo32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_timing_adapter_fifo8.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_1geth.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_fifoless_1geth.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_w_fifo.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_w_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_wo_fifo.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_wo_fifo_10_100_1000.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_gen_host.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_min_ff.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff_cntrl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff_cntrl_32.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff_cntrl_32_shift16.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff_length.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_ff_read_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_tx_stat_extract.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_wo_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_tse_top_w_fifo_10_100_1000.ocp"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_mac_1930/synth/altera_eth_tse_mac.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba"
     as="i_tse_mac" />
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_mac"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_avalon_arbiter"
   version="19.3.0"
   name="altera_eth_tse_avalon_arbiter">
  <parameter name="MAX_CHANNELS" value="1" />
  <parameter name="MAC_ONLY" value="false" />
  <parameter name="SLAVE_ADDR_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_avalon_arbiter_1930/synth/altera_eth_tse_avalon_arbiter.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_avalon_arbiter_1930/synth/altera_eth_tse_avalon_arbiter.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_avalon_arbiter/altera_eth_tse_avalon_arbiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba"
     as="avalon_arbiter" />
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_avalon_arbiter"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_pcs_pma_nf_lvds"
   version="19.3.0"
   name="altera_eth_tse_pcs_pma_nf_lvds">
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="ENABLE_TIMESTAMPING" value="false" />
  <parameter name="connect_to_mac" value="true" />
  <parameter name="DEV_VERSION" value="4867" />
  <parameter name="DEVICE_FAMILY" value="ARRIA10" />
  <parameter name="ENABLE_CLK_SHARING" value="false" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="PHY_IDENTIFIER" value="0" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_SGMII" value="true" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="ENABLE_REV_LOOPBACK" value="false" />
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_eth_tse_pcs_pma_nf_lvds.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_align_sync.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_dec10b8b.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_dec_func.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_enc8b10b.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_autoneg.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_carrier_sense.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_sgmii_clk_div.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_sgmii_clk_enable.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_rx_encapsulation.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_tx_encapsulation.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_rx_encapsulation_strx_gx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_pcs_control.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_pcs_host_control.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_mdio_reg.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_mii_rx_if_pcs.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_mii_tx_if_pcs.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_rx_sync.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_sgmii_clk_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_colision_detect.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_rx_converter.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_rx_fifo_rd.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_rx_converter.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_sgmii.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_sgmii_strx_gx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_tx_converter.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_tx_converter.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_1000_base_x.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_1000_base_x_strx_gx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_pcs.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_pcs_strx_gx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_rx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_tx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_lvds_reset_sequencer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_lvds_reverse_loopback.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_pma_lvds_rx_av.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_pma_lvds_rx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_pma_lvds_tx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_1000_base_x.ocp"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_1000_base_x_strx_gx.ocp"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_eth_tse_pcs_pma_nf_lvds.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_eth_tse_pcs_pma_nf_lvds.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_align_sync.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_dec10b8b.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_dec_func.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_enc8b10b.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_autoneg.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_carrier_sense.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_sgmii_clk_div.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_sgmii_clk_enable.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_rx_encapsulation.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_tx_encapsulation.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_rx_encapsulation_strx_gx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_pcs_control.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_pcs_host_control.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_mdio_reg.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_mii_rx_if_pcs.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_mii_tx_if_pcs.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_rx_sync.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_sgmii_clk_cntl.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_colision_detect.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_rx_converter.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_rx_fifo_rd.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_rx_converter.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_sgmii.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_sgmii_strx_gx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_tx_converter.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_tx_converter.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_1000_base_x.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_1000_base_x_strx_gx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_pcs.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_pcs_strx_gx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_rx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_tx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_lvds_reset_sequencer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_lvds_reverse_loopback.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_pma_lvds_rx_av.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_pma_lvds_rx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_pma_lvds_tx.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_eth_tse_std_synchronizer_bundle.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_eth_tse_ptp_std_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_false_path_marker.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_clock_crosser.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_13.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_24.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_34.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_opt_1246.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_opt_14_44.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_a_fifo_opt_36_10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_gray_cnt.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_sdpm_altsyncram.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_altsyncram_dpm_fifo.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_bin_cnt.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ph_calculator.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_sdpm_gen.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x10.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x10_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x14.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x14.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x14_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x2.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x2.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x2_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x23.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x23.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x23_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x36.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x36.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x36_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x40.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x40.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x40_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_dec_x30.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x30.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_enc_x30_wrapper.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_ecc_status_crosser.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_1000_base_x.ocp"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_tse_top_1000_base_x_strx_gx.ocp"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_pcs_pma_nf_lvds_1930/synth/altera_eth_tse_pcs_pma_nf_lvds.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_pcs_pma_nf_lvds/altera_eth_tse_pcs_pma_nf_lvds_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba"
     as="i_tse_pcs_0" />
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_pcs_pma_nf_lvds"</message>
  </messages>
 </entity>
 <entity
   kind="altera_eth_tse_nf_lvds_terminator"
   version="19.3.0"
   name="altera_eth_tse_nf_lvds_terminator">
  <parameter name="DEVICE_FAMILY" value="ARRIA10" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="NUM_CHANNELS" value="1" />
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_eth_tse_nf_lvds_terminator.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_tse_nf_lvds_channel_reset_sequencer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_tse_nf_lvds_common_reset_sequencer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_eth_tse_std_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_eth_tse_nf_lvds_terminator.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_tse_reset_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_tse_nf_lvds_channel_reset_sequencer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_tse_nf_lvds_common_reset_sequencer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_eth_tse_nf_lvds_terminator_1930/synth/altera_std_synchronizer_nocut.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/ethernet/tse_ucores/altera_eth_tse_nf_lvds_terminator/altera_eth_tse_nf_lvds_terminator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba"
     as="i_lvdsio_terminator_0" />
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_eth_tse_nf_lvds_terminator"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds"
   version="19.3.0"
   name="my_eth_eth_tse_0_altera_lvds_1930_ikiykci">
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="mapped_sys_info_device" value="10AX115S2F45I1SG" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="DUPLEX_ENABLED" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="true" />
  <parameter name="DUPLEX_MODE" value="RX_Non-DPA" />
  <parameter name="RX_DPA_LOCKED_USED" value="true" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_rx.csv" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="mapped_sys_info_device_speedgrade" value="1" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="altera_eth_tse_i_lvdsio_rx_0" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="true" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="NUM_CHANNELS_TX" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="ENABLE_CPA_RECONFIG" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="REAL_MODE" value="RX_Soft-CDR" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="MODE" value="RX_Soft-CDR" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="CPA_ENABLED_SHADOW" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="tx_coreclock" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="REFCLK_FROM_CORE" value="false" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="31.250000 MHz" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_1930/synth/my_eth_eth_tse_0_altera_lvds_1930_ikiykci.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_1930/synth/my_eth_eth_tse_0_altera_lvds_1930_ikiykci.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
  </childSourceFiles>
  <instantiator
     instantiator="my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba"
     as="i_lvdsio_rx_0" />
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_1930_ikiykci"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_core20_191_a2sc7yy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds"
   version="19.3.0"
   name="my_eth_eth_tse_0_altera_lvds_1930_ti62qla">
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="mapped_sys_info_device" value="10AX115S2F45I1SG" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="DUPLEX_ENABLED" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="false" />
  <parameter name="DUPLEX_MODE" value="RX_Non-DPA" />
  <parameter name="RX_DPA_LOCKED_USED" value="false" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_tx.csv" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="mapped_sys_info_device_speedgrade" value="1" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="altera_eth_tse_i_lvdsio_tx_0" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="NUM_CHANNELS_TX" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="ENABLE_CPA_RECONFIG" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="REAL_MODE" value="TX" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="MODE" value="TX" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="CPA_ENABLED_SHADOW" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="inclock" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="REFCLK_FROM_CORE" value="false" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="31.250000 MHz" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_1930/synth/my_eth_eth_tse_0_altera_lvds_1930_ti62qla.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_1930/synth/my_eth_eth_tse_0_altera_lvds_1930_ti62qla.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/top/altera_lvds_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
  </childSourceFiles>
  <instantiator
     instantiator="my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba"
     as="i_lvdsio_tx_0" />
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_1930_ti62qla"</message>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_core20_191_mt4ib2q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_reset_controller"
   version="19.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_reset_controller_191/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_reset_controller_191/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_reset_controller_191/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_reset_controller_191/synth/altera_reset_controller.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_reset_controller_191/synth/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_reset_controller_191/synth/altera_reset_controller.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="my_eth_eth_tse_0_altera_eth_tse_1930_3dm6xba"
     as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: altera_reset_controller"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds_core20"
   version="19.1"
   name="my_eth_eth_tse_0_altera_lvds_core20_191_a2sc7yy">
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="pll_output_phase_shift_2" value="0 ps" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="pll_output_phase_shift_3" value="0 ps" />
  <parameter name="pll_ripplecap_setting" value="" />
  <parameter name="pll_output_phase_shift_0" value="400 ps" />
  <parameter name="pll_output_phase_shift_1" value="7200 ps" />
  <parameter name="pll_output_phase_shift_6" value="0 ps" />
  <parameter name="pll_output_phase_shift_7" value="0 ps" />
  <parameter name="pll_output_phase_shift_4" value="0 ps" />
  <parameter name="pll_output_phase_shift_5" value="0 ps" />
  <parameter name="pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="pll_output_phase_shift_8" value="0 ps" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="DUPLEX_MODE" value="RX_Non-DPA" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="pll_output_clock_frequency_1" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="pll_output_clock_frequency_2" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="pll_output_clock_frequency_0" value="1250.0 MHz" />
  <parameter name="mapped_sys_info_device_speedgrade" value="1" />
  <parameter name="TX_OUTCLOCK_BYPASS_SERIALIZER" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="pll_output_clock_frequency_7" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_8" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_5" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_6" value="0.0 MHz" />
  <parameter name="SILICON_REV" value="20nm5" />
  <parameter name="pll_output_clock_frequency_3" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_4" value="0.0 MHz" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="pll_input_clock_frequency" value="125.0 MHz" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="altera_eth_tse_i_lvdsio_rx_0" />
  <parameter name="ENABLE_CPA_RECONFIG" value="false" />
  <parameter name="LOOPBACK_MODE" value="0" />
  <parameter name="REAL_MODE" value="RX_Soft-CDR" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="CPA_ENABLED_SHADOW" value="false" />
  <parameter name="SERDES_DPA_MODE" value="dpa_mode_cdr" />
  <parameter name="pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="pll_vco_clock_frequency" value="1250.0 MHz" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_hi_div0" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="c_cnt_prst1" value="10" />
  <parameter name="c_cnt_hi_div2" value="5" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="c_cnt_hi_div3" value="256" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="c_cnt_hi_div4" value="256" />
  <parameter name="pll_clk_out_en_0" value="true" />
  <parameter name="pll_clk_out_en_1" value="true" />
  <parameter name="pll_clk_out_en_2" value="true" />
  <parameter name="EXTERNAL_PLL" value="false" />
  <parameter name="pll_clk_out_en_3" value="false" />
  <parameter name="pll_clk_out_en_4" value="false" />
  <parameter name="pll_clk_out_en_5" value="false" />
  <parameter name="pll_clk_out_en_6" value="false" />
  <parameter name="pll_clk_out_en_7" value="false" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="m_cnt_hi_div" value="5" />
  <parameter name="pll_clk_out_en_8" value="false" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="c_cnt_hi_div5" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="c_cnt_hi_div6" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="c_cnt_hi_div7" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="256" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst0" value="4" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="mapped_sys_info_device" value="10AX115S2F45I1SG" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="m_cnt_lo_div" value="5" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="DUPLEX_ENABLED" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="true" />
  <parameter name="TX_OUTCLOCK_DIV_WORD" value="0" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="RX_DPA_LOCKED_USED" value="true" />
  <parameter name="VCO_FREQUENCY" value="1250" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_rx.csv" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="pll_cp_setting" value="pll_cp_setting28" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="c_cnt_lo_div7" value="256" />
  <parameter name="c_cnt_lo_div8" value="256" />
  <parameter name="c_cnt_lo_div5" value="256" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="c_cnt_lo_div6" value="256" />
  <parameter name="c_cnt_lo_div3" value="256" />
  <parameter name="c_cnt_lo_div4" value="256" />
  <parameter name="c_cnt_lo_div1" value="9" />
  <parameter name="c_cnt_lo_div2" value="5" />
  <parameter name="VCO_DIV_EXPONENT" value="0" />
  <parameter name="c_cnt_lo_div0" value="256" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="USE_DIV_RECONFIG" value="false" />
  <parameter name="TX_OUTCLOCK_USE_FALLING_CLOCK_EDGE" value="false" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="true" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="NUM_CHANNELS_TX" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="MODE" value="RX_Soft-CDR" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="USE_BITSLIP" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="tx_coreclock" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="TX_OUTCLOCK_ENABLED" value="false" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="pll_output_duty_cycle_6" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="pll_output_duty_cycle_5" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="pll_output_duty_cycle_4" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="pll_bw_ctrl" value="pll_bw_res_setting3" />
  <parameter name="pll_output_duty_cycle_3" value="50" />
  <parameter name="pll_output_duty_cycle_8" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="pll_output_duty_cycle_7" value="50" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="REFCLK_FROM_CORE" value="false" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="pll_output_duty_cycle_2" value="50" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="pll_output_duty_cycle_1" value="10" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="pll_output_duty_cycle_0" value="50" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="31.250000 MHz" />
  <parameter name="c_cnt_bypass_en0" value="true" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="pll_bw_sel" value="high" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/altera_lvds_core20.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/my_eth_eth_tse_0_altera_lvds_core20_191_a2sc7yy.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/my_eth_eth_tse_0_altera_lvds_core20_191_a2sc7yy.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/sdc_util.tcl"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/altera_lvds_core20.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/my_eth_eth_tse_0_altera_lvds_core20_191_a2sc7yy.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/my_eth_eth_tse_0_altera_lvds_core20_191_a2sc7yy.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/sdc_util.tcl"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="my_eth_eth_tse_0_altera_lvds_1930_ikiykci" as="core" />
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_core20_191_a2sc7yy"</message>
  </messages>
 </entity>
 <entity
   kind="altera_lvds_core20"
   version="19.1"
   name="my_eth_eth_tse_0_altera_lvds_core20_191_mt4ib2q">
  <parameter name="pll_loaden_frequency" value="125.000000 MHz" />
  <parameter name="pll_tx_outclock_loaden_frequency" value="0 ps" />
  <parameter name="pll_output_phase_shift_2" value="0 ps" />
  <parameter name="pll_fclk_frequency" value="1250.000000 MHz" />
  <parameter name="pll_output_phase_shift_3" value="0 ps" />
  <parameter name="pll_ripplecap_setting" value="" />
  <parameter name="pll_output_phase_shift_0" value="400 ps" />
  <parameter name="pll_output_phase_shift_1" value="7200 ps" />
  <parameter name="pll_output_phase_shift_6" value="0 ps" />
  <parameter name="pll_output_phase_shift_7" value="0 ps" />
  <parameter name="pll_output_phase_shift_4" value="0 ps" />
  <parameter name="pll_output_phase_shift_5" value="0 ps" />
  <parameter name="pll_fbclk_mux_2" value="pll_fbclk_mux_2_m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="pll_fbclk_mux_1_glb" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="pll_output_phase_shift_8" value="0 ps" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="RX_USE_BITSLIP" value="false" />
  <parameter name="RX_BITSLIP_USE_RESET" value="false" />
  <parameter name="ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="mapped_vco_frequency" value="1250.0 MHz" />
  <parameter name="gui_enable_advanced_mode" value="0" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="DUPLEX_MODE" value="RX_Non-DPA" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="pll_inclock_frequency" value="125.0 MHz" />
  <parameter name="TX_EXPORT_CORECLOCK" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_6" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_7" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_8" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_2" value="0.0" />
  <parameter name="pll_output_clock_frequency_1" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_3" value="0.0" />
  <parameter name="pll_output_clock_frequency_2" value="125.0 MHz" />
  <parameter name="hp_outclk_actual_phase_shift_4" value="0.0" />
  <parameter name="hp_outclk_actual_phase_shift_5" value="0.0" />
  <parameter name="pll_output_clock_frequency_0" value="1250.0 MHz" />
  <parameter name="mapped_sys_info_device_speedgrade" value="1" />
  <parameter name="TX_OUTCLOCK_BYPASS_SERIALIZER" value="false" />
  <parameter name="hp_outclk_actual_phase_shift_0" value="400.0" />
  <parameter name="hp_outclk_actual_phase_shift_1" value="7200.0" />
  <parameter name="RX_BITSLIP_ROLLOVER" value="10" />
  <parameter name="GUI_CLOCK_PARAM_NAMES" value="" />
  <parameter name="pll_output_clock_frequency_7" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_8" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_5" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_6" value="0.0 MHz" />
  <parameter name="SILICON_REV" value="20nm5" />
  <parameter name="pll_output_clock_frequency_3" value="0.0 MHz" />
  <parameter name="pll_output_clock_frequency_4" value="0.0 MHz" />
  <parameter name="ENABLE_DIV_RECONFIG" value="false" />
  <parameter name="pll_input_clock_frequency" value="125.0 MHz" />
  <parameter name="DATA_RATE" value="1250.0" />
  <parameter name="SYS_INFO_UNIQUE_ID" value="altera_eth_tse_i_lvdsio_tx_0" />
  <parameter name="ENABLE_CPA_RECONFIG" value="false" />
  <parameter name="LOOPBACK_MODE" value="0" />
  <parameter name="REAL_MODE" value="TX" />
  <parameter name="pll_tx_outclock_fclk_phase_shift" value="0 ps" />
  <parameter name="CPA_ENABLED_SHADOW" value="false" />
  <parameter name="SERDES_DPA_MODE" value="tx_mode" />
  <parameter name="pll_m_cnt_in_src" value="c_m_cnt_in_src_ph_mux_clk" />
  <parameter name="PLL_CORECLOCK_RESOURCE" value="Auto" />
  <parameter name="RX_RCCS_VAL" value="0.0" />
  <parameter name="gui_compensation_mode" value="direct" />
  <parameter name="pll_vco_clock_frequency" value="1250.0 MHz" />
  <parameter name="pll_tx_outclock_frequency" value="0 MHz" />
  <parameter name="pll_loaden_duty_cycle" value="10" />
  <parameter name="pll_vco_frequency" value="1250.000000 MHz" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_hi_div0" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_1" value="10" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_0" value="50" />
  <parameter name="c_cnt_prst1" value="10" />
  <parameter name="c_cnt_hi_div2" value="5" />
  <parameter name="gui_actual_outclk_duty_cycle_3" value="N/A" />
  <parameter name="c_cnt_hi_div3" value="256" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_outclk_duty_cycle_2" value="50" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="c_cnt_hi_div4" value="256" />
  <parameter name="pll_clk_out_en_0" value="true" />
  <parameter name="pll_clk_out_en_1" value="true" />
  <parameter name="pll_clk_out_en_2" value="true" />
  <parameter name="EXTERNAL_PLL" value="false" />
  <parameter name="pll_clk_out_en_3" value="false" />
  <parameter name="pll_clk_out_en_4" value="false" />
  <parameter name="pll_clk_out_en_5" value="false" />
  <parameter name="pll_clk_out_en_6" value="false" />
  <parameter name="pll_clk_out_en_7" value="false" />
  <parameter name="CPA_ENABLED" value="false" />
  <parameter name="m_cnt_hi_div" value="5" />
  <parameter name="pll_clk_out_en_8" value="false" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="c_cnt_hi_div5" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_4" value="N/A" />
  <parameter name="c_cnt_hi_div6" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="c_cnt_hi_div7" value="256" />
  <parameter name="gui_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="256" />
  <parameter name="pll_loaden_phase_shift" value="7200 ps" />
  <parameter name="RX_DPA_ALIGN_TO_RISING_EDGE_ONLY" value="false" />
  <parameter name="gui_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="RX_DPA_USE_HOLD" value="false" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="pll_sclk_phase_shift" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst0" value="4" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="pll_tx_outclock_fclk_frequency" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="RX_DPA_LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="PLL_USE_RESET" value="true" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="RX_INCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="TX_OUTCLOCK_DIVISION" value="2" />
  <parameter name="gui_actual_outclk_frequency_0" value="1250.000000" />
  <parameter name="gui_actual_outclk_frequency_7" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_8" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_5" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_6" value="100.0" />
  <parameter name="gui_actual_outclk_frequency_3" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_4" value="N/A" />
  <parameter name="gui_actual_outclk_frequency_1" value="125.000000" />
  <parameter name="gui_actual_outclk_frequency_2" value="125.000000" />
  <parameter name="LOSE_LOCK_ON_ONE_CHANGE" value="false" />
  <parameter name="mapped_sys_info_device" value="10AX115S2F45I1SG" />
  <parameter name="NUM_CHANNELS" value="1" />
  <parameter name="RX_CDR_SIMULATION_PPM_DRIFT" value="0" />
  <parameter name="hp_actual_outclk_frequency_0" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_1" value="125.0" />
  <parameter name="m_cnt_lo_div" value="5" />
  <parameter name="hp_actual_outclk_frequency_2" value="125.0" />
  <parameter name="hp_actual_outclk_frequency_3" value="1250.0" />
  <parameter name="GENERATE_SDC_FILE" value="true" />
  <parameter name="INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="RX_BITSLIP_ASSERT_MAX" value="false" />
  <parameter name="DUPLEX_ENABLED" value="false" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT_ACTUAL" value="0" />
  <parameter name="RX_DPA_USE_RESET" value="false" />
  <parameter name="TX_OUTCLOCK_DIV_WORD" value="341" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="RX_DPA_LOCKED_USED" value="false" />
  <parameter name="VCO_FREQUENCY" value="1250" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="gui_number_of_pll_output_clocks" value="0" />
  <parameter name="PORT_MAP_FILE_NAME" value="port_map_tx.csv" />
  <parameter name="pll_sclk_frequency" value="125.000000 MHz" />
  <parameter name="pll_cp_setting" value="pll_cp_setting28" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="J_FACTOR" value="10" />
  <parameter name="c_cnt_lo_div7" value="256" />
  <parameter name="c_cnt_lo_div8" value="256" />
  <parameter name="c_cnt_lo_div5" value="256" />
  <parameter name="RX_FIFO_USE_RESET" value="false" />
  <parameter name="c_cnt_lo_div6" value="256" />
  <parameter name="c_cnt_lo_div3" value="256" />
  <parameter name="c_cnt_lo_div4" value="256" />
  <parameter name="c_cnt_lo_div1" value="9" />
  <parameter name="c_cnt_lo_div2" value="5" />
  <parameter name="VCO_DIV_EXPONENT" value="0" />
  <parameter name="c_cnt_lo_div0" value="256" />
  <parameter name="hp_actual_outclk_frequency_8" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_4" value="1250.0" />
  <parameter name="hp_actual_outclk_frequency_5" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_6" value="100.0" />
  <parameter name="hp_actual_outclk_frequency_7" value="100.0" />
  <parameter name="pll_tx_outclock_phase_shift" value="0 ps" />
  <parameter name="mapped_reference_clock_frequency" value="125.0 MHz" />
  <parameter name="USE_DIV_RECONFIG" value="false" />
  <parameter name="TX_OUTCLOCK_USE_FALLING_CLOCK_EDGE" value="false" />
  <parameter name="mapped_sys_info_device_family" value="Arria 10" />
  <parameter name="TX_USE_OUTCLOCK" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_5" value="0.0" />
  <parameter name="TX_OUTCLOCK_NON_STD_PHASE_SHIFT" value="false" />
  <parameter name="gui_outclk_desired_phase_shift_6" value="0.0" />
  <parameter name="NUM_CHANNELS_TX" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_7" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_8" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_1" value="7200.0" />
  <parameter name="gui_outclk_desired_phase_shift_2" value="0.0" />
  <parameter name="PLL_SPEED_GRADE" value="1" />
  <parameter name="gui_outclk_desired_phase_shift_3" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_4" value="0.0" />
  <parameter name="gui_outclk_desired_phase_shift_0" value="400.0" />
  <parameter name="pll_fclk_phase_shift" value="400 ps" />
  <parameter name="pll_tx_outclock_loaden_phase_shift" value="0 ps" />
  <parameter name="MODE" value="TX" />
  <parameter name="TX_OUTCLOCK_PHASE_SHIFT" value="0" />
  <parameter name="GUI_CLOCK_PARAM_VALUES" value="" />
  <parameter name="PLL_EXPORT_LOCK" value="true" />
  <parameter name="USE_BITSLIP" value="false" />
  <parameter name="USE_CLOCK_PIN" value="false" />
  <parameter name="TX_REGISTER_CLOCK" value="inclock" />
  <parameter name="mapped_external_pll_mode" value="false" />
  <parameter name="SYS_INFO_DEVICE" value="10AX115S2F45I1SG" />
  <parameter name="SYS_INFO_DEVICE_SPEEDGRADE" value="1" />
  <parameter name="gui_outclk_actual_phase_shift_ps_2" value="0" />
  <parameter name="gui_desired_outclk_duty_cycle_3" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_1" value="7200" />
  <parameter name="gui_desired_outclk_duty_cycle_2" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_1" value="10.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_4" value="N/A" />
  <parameter name="gui_desired_outclk_duty_cycle_0" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_ps_6" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_7" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_5" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_6" value="50.0" />
  <parameter name="gui_desired_outclk_duty_cycle_5" value="50.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_8" value="0.0" />
  <parameter name="gui_desired_outclk_duty_cycle_4" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_7" value="0.0" />
  <parameter name="TX_OUTCLOCK_ENABLED" value="false" />
  <parameter name="USE_EXTERNAL_PLL" value="false" />
  <parameter name="gui_desired_outclk_duty_cycle_8" value="50.0" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_outclk_phase_shift_unit_0" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_2" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_1" value="0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_3" value="N/A" />
  <parameter name="gui_outclk_actual_phase_shift_deg_2" value="0.0" />
  <parameter name="gui_outclk_actual_phase_shift_ps_0" value="400" />
  <parameter name="gui_outclk_actual_phase_shift_deg_1" value="324.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_0" value="180.0" />
  <parameter name="gui_outclk_actual_phase_shift_deg_7" value="0.0" />
  <parameter name="pll_output_duty_cycle_6" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_6" value="0.0" />
  <parameter name="pll_output_duty_cycle_5" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_5" value="0.0" />
  <parameter name="pll_output_duty_cycle_4" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_4" value="N/A" />
  <parameter name="pll_bw_ctrl" value="pll_bw_res_setting3" />
  <parameter name="pll_output_duty_cycle_3" value="50" />
  <parameter name="pll_output_duty_cycle_8" value="50" />
  <parameter name="gui_outclk_actual_phase_shift_deg_8" value="0.0" />
  <parameter name="pll_output_duty_cycle_7" value="50" />
  <parameter name="hp_actual_outclk_duty_cycle_2" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_1" value="10.0" />
  <parameter name="hp_actual_outclk_duty_cycle_4" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_3" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_6" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_5" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_8" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_7" value="50.0" />
  <parameter name="hp_actual_outclk_duty_cycle_0" value="50.0" />
  <parameter name="REFCLK_FROM_CORE" value="false" />
  <parameter name="gui_desired_outclk_frequency_0" value="1250.0" />
  <parameter name="ENABLE_MIGRATABLE_PORT_MAPPINGS" value="false" />
  <parameter name="gui_desired_outclk_frequency_3" value="0.0" />
  <parameter name="pll_output_duty_cycle_2" value="50" />
  <parameter name="gui_desired_outclk_frequency_4" value="0.0" />
  <parameter name="pll_output_duty_cycle_1" value="10" />
  <parameter name="ACTUAL_INCLOCK_FREQUENCY" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_1" value="125.0" />
  <parameter name="pll_output_duty_cycle_0" value="50" />
  <parameter name="gui_desired_outclk_frequency_2" value="125.0" />
  <parameter name="gui_desired_outclk_frequency_7" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_8" value="0" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="gui_outclk_phase_shift_unit_7" value="0" />
  <parameter name="gui_desired_outclk_frequency_8" value="100.0" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="gui_desired_outclk_frequency_5" value="100.0" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="gui_desired_outclk_frequency_6" value="100.0" />
  <parameter name="gui_outclk_phase_shift_unit_4" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_3" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_6" value="0" />
  <parameter name="gui_outclk_phase_shift_unit_5" value="0" />
  <parameter name="pll_dprio_clk_frequency" value="31.250000 MHz" />
  <parameter name="c_cnt_bypass_en0" value="true" />
  <parameter name="c_cnt_bypass_en1" value="false" />
  <parameter name="pll_bw_sel" value="high" />
  <parameter name="c_cnt_bypass_en2" value="false" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/altera_lvds_core20.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/my_eth_eth_tse_0_altera_lvds_core20_191_mt4ib2q.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/my_eth_eth_tse_0_altera_lvds_core20_191_mt4ib2q.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/sdc_util.tcl"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/altera_lvds_core20.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/altera_lvds_core20_pll.v"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/my_eth_eth_tse_0_altera_lvds_core20_191_mt4ib2q.sv"
       attributes="" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/my_eth_eth_tse_0_altera_lvds_core20_191_mt4ib2q.sdc"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
   <file
       path="/data/Martin/Arria10_Devkit_Tri_Speed_UDP/ip/my_eth/my_eth_eth_tse_0/altera_lvds_core20_191/synth/sdc_util.tcl"
       attributes="NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/data/intelFPGA_pro/19.3/ip/altera/altera_lvds/altera_lvds_core20/altera_lvds_core20_hw.tcl" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/rngom.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.quartus.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/hamcrest-all-1.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/failureaccess-1.0.1.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-core-5.2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/bare-bones-browser-launch-3.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-lang3-3.9.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jcommon-1.0.24.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.intel.shared.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/miglayout-swing-5.2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jfreechart-1.5.0.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/guava-27.1-jre.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/dtd-parser.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-jxc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/codemodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-xjc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-tools.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/txw2.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/javax.activation-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.utilities.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/istack-commons-runtime.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/relaxng-datatype.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/FastInfoset.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/stax-ex.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jaxb-api.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/xsom.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.version.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.infrastructure.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.model.common.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipc.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/antlr-4.7.2-complete.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/commons-collections4-4.3.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.minieval2.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.tcl.interpreter.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/jacl1.3.2a.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.components.tclelement.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.atlantic.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.jdbcsqlite.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.devices.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcmodel.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.build.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlwriter.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.ipxact.module.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopclibrary.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcreport.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopcdocument.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.qsys.hypericonnect.jar" />
   <file path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/data/intelFPGA_pro/19.3/qsys/lib/com.altera.sopc.generator.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="my_eth_eth_tse_0_altera_lvds_1930_ti62qla" as="core" />
  <messages>
   <message level="Info" culprit="my_eth_eth_tse_0">"Generating: my_eth_eth_tse_0_altera_lvds_core20_191_mt4ib2q"</message>
  </messages>
 </entity>
</deploy>
