INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:47:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.605ns period=7.210ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.605ns period=7.210ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.210ns  (clk rise@7.210ns - clk rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 2.445ns (36.342%)  route 4.283ns (63.658%))
  Logic Levels:           24  (CARRY4=12 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.693 - 7.210 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2912, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X20Y71         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y71         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[5]/Q
                         net (fo=1, routed)           0.435     1.175    mulf1/operator/sigProdExt_c2[5]
    SLICE_X21Y71         LUT6 (Prop_lut6_I0_O)        0.119     1.294 r  mulf1/operator/level5_c1[6]_i_9__0/O
                         net (fo=1, routed)           0.387     1.681    mulf1/operator/level5_c1[6]_i_9__0_n_0
    SLICE_X19Y70         LUT5 (Prop_lut5_I4_O)        0.043     1.724 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.724    mulf1/operator/RoundingAdder/S[0]
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.975 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.975    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.024 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.024    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5__0_n_0
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.073 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.073    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.122 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.122    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4__0_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.171 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.007     2.178    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.227 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.227    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.276 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     2.276    mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.429 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_15__0/O[1]
                         net (fo=5, routed)           0.342     2.771    mulf1/operator/RoundingAdder/ip_result__0[29]
    SLICE_X18Y76         LUT4 (Prop_lut4_I3_O)        0.119     2.890 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=1, routed)           0.260     3.150    mulf1/operator/RoundingAdder/level4_c1[9]_i_10_n_0
    SLICE_X16Y75         LUT5 (Prop_lut5_I4_O)        0.043     3.193 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0/O
                         net (fo=34, routed)          0.250     3.443    mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0_n_0
    SLICE_X17Y74         LUT6 (Prop_lut6_I3_O)        0.043     3.486 r  mulf1/operator/RoundingAdder/level5_c1[3]_i_4/O
                         net (fo=3, routed)           0.348     3.834    mulf1/operator/RoundingAdder/mulf1_result[0]
    SLICE_X17Y74         LUT6 (Prop_lut6_I2_O)        0.043     3.877 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_39/O
                         net (fo=1, routed)           0.224     4.101    mulf1/operator/RoundingAdder/ltOp_carry__2_i_39_n_0
    SLICE_X17Y75         LUT6 (Prop_lut6_I5_O)        0.043     4.144 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.170     4.314    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X16Y76         LUT6 (Prop_lut6_I5_O)        0.043     4.357 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_14__0/O
                         net (fo=4, routed)           0.366     4.723    mem_controller3/read_arbiter/data/excExpFracY_c0[23]
    SLICE_X21Y76         LUT6 (Prop_lut6_I5_O)        0.043     4.766 r  mem_controller3/read_arbiter/data/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.097     4.863    addf1/operator/ltOp_carry__3_0[3]
    SLICE_X20Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     5.050 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.050    addf1/operator/ltOp_carry__2_n_0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.172 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=88, routed)          0.282     5.454    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X22Y77         LUT6 (Prop_lut6_I0_O)        0.127     5.581 r  mem_controller3/read_arbiter/data/i__carry_i_4/O
                         net (fo=1, routed)           0.250     5.831    addf1/operator/p_1_in[0]
    SLICE_X20Y78         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.107 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.107    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X20Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.209 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.413     6.622    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X21Y78         LUT6 (Prop_lut6_I3_O)        0.119     6.741 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2__0/O
                         net (fo=7, routed)           0.095     6.836    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X21Y78         LUT4 (Prop_lut4_I0_O)        0.043     6.879 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.357     7.236    addf1/operator/RightShifterComponent/level4_c1[24]_i_1__0_n_0
    SLICE_X21Y78         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.210     7.210 r  
                                                      0.000     7.210 r  clk (IN)
                         net (fo=2912, unset)         0.483     7.693    addf1/operator/RightShifterComponent/clk
    SLICE_X21Y78         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.693    
                         clock uncertainty           -0.035     7.657    
    SLICE_X21Y78         FDRE (Setup_fdre_C_R)       -0.295     7.362    addf1/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.362    
                         arrival time                          -7.236    
  -------------------------------------------------------------------
                         slack                                  0.126    




