Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 15 11:09:58 2023
| Host         : LAPTOP-TD654SF1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CoProcessor_timing_summary_routed.rpt -pb CoProcessor_timing_summary_routed.pb -rpx CoProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : CoProcessor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: SevenSegDriver/Segs/DIVISOR/on_off_flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.255       -0.255                      1                49508        0.047        0.000                      0                49508        3.000        0.000                       0                 24754  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clock                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.255       -0.255                      1                49508        0.047        0.000                      0                49508       12.000        0.000                       0                 24750  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.255ns,  Total Violation       -0.255ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.255ns  (required time - arrival time)
  Source:                 SIPO_memory_B/data_out_reg[681][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.885ns  (logic 9.409ns (37.809%)  route 15.476ns (62.191%))
  Logic Levels:           27  (CARRY4=11 LUT3=7 LUT4=6 LUT6=3)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.473 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.808    -0.732    SIPO_memory_B/clk_out1
    SLICE_X17Y18         FDRE                                         r  SIPO_memory_B/data_out_reg[681][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  SIPO_memory_B/data_out_reg[681][3]/Q
                         net (fo=7, routed)           0.992     0.716    SIPO_memory_B/data_out_reg[681][7]_0[3]
    SLICE_X16Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.840 r  SIPO_memory_B/savedArray[2][1]_i_28290/O
                         net (fo=1, routed)           0.000     0.840    SIPO_memory_B/savedArray[2][1]_i_28290_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.390 r  SIPO_memory_B/savedArray_reg[2][1]_i_23863/CO[3]
                         net (fo=7, routed)           0.997     2.386    SIPO_memory_B/CORE/data_in[681]2
    SLICE_X17Y18         LUT3 (Prop_lut3_I2_O)        0.152     2.538 r  SIPO_memory_B/savedArray[2][1]_i_18303/O
                         net (fo=1, routed)           0.000     2.538    SIPO_memory_B/savedArray[2][1]_i_18303_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.051 r  SIPO_memory_B/savedArray_reg[2][1]_i_10009/O[2]
                         net (fo=2, routed)           1.189     4.240    CORE/nolabel_line44/data_in[681]0[2]
    SLICE_X22Y18         LUT3 (Prop_lut3_I0_O)        0.332     4.572 r  CORE/nolabel_line44/savedArray[2][1]_i_7209/O
                         net (fo=2, routed)           0.690     5.262    CORE/nolabel_line44/savedArray[2][1]_i_7209_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.589 r  CORE/nolabel_line44/savedArray[2][1]_i_7212/O
                         net (fo=1, routed)           0.000     5.589    CORE/nolabel_line44/savedArray[2][1]_i_7212_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.990 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3972/CO[3]
                         net (fo=1, routed)           0.000     5.990    CORE/nolabel_line44/savedArray_reg[2][1]_i_3972_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.324 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3933/O[1]
                         net (fo=2, routed)           1.138     7.463    CORE/nolabel_line44/savedArray_reg[2][1]_i_3933_n_6
    SLICE_X22Y22         LUT3 (Prop_lut3_I1_O)        0.331     7.794 r  CORE/nolabel_line44/savedArray[2][1]_i_2498/O
                         net (fo=2, routed)           0.302     8.096    CORE/nolabel_line44/savedArray[2][1]_i_2498_n_0
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.428 r  CORE/nolabel_line44/savedArray[2][1]_i_2502/O
                         net (fo=1, routed)           0.000     8.428    CORE/nolabel_line44/savedArray[2][1]_i_2502_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.676 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_1182/O[2]
                         net (fo=2, routed)           1.329    10.004    CORE/nolabel_line44/savedArray_reg[2][1]_i_1182_n_5
    SLICE_X30Y28         LUT3 (Prop_lut3_I1_O)        0.331    10.335 r  CORE/nolabel_line44/savedArray[2][1]_i_810/O
                         net (fo=2, routed)           0.708    11.043    CORE/nolabel_line44/savedArray[2][1]_i_810_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.331    11.374 r  CORE/nolabel_line44/savedArray[2][1]_i_814/O
                         net (fo=1, routed)           0.000    11.374    CORE/nolabel_line44/savedArray[2][1]_i_814_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.750 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_327/CO[3]
                         net (fo=1, routed)           0.000    11.750    CORE/nolabel_line44/savedArray_reg[2][1]_i_327_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.969 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_315/O[0]
                         net (fo=2, routed)           1.511    13.480    CORE/nolabel_line44/savedArray_reg[2][1]_i_315_n_7
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.321    13.801 r  CORE/nolabel_line44/savedArray[2][1]_i_195/O
                         net (fo=2, routed)           0.490    14.291    CORE/nolabel_line44/savedArray[2][1]_i_195_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.328    14.619 r  CORE/nolabel_line44/savedArray[2][1]_i_199/O
                         net (fo=1, routed)           0.000    14.619    CORE/nolabel_line44/savedArray[2][1]_i_199_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.197 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_75/O[2]
                         net (fo=2, routed)           1.485    16.682    CORE/nolabel_line44/savedArray_reg[2][1]_i_75_n_5
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.330    17.012 r  CORE/nolabel_line44/savedArray[1][7]_i_33/O
                         net (fo=2, routed)           0.690    17.701    CORE/nolabel_line44/savedArray[1][7]_i_33_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.327    18.028 r  CORE/nolabel_line44/savedArray[1][7]_i_37/O
                         net (fo=1, routed)           0.000    18.028    CORE/nolabel_line44/savedArray[1][7]_i_37_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.429 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.429    CORE/nolabel_line44/savedArray_reg[1][7]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.763 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_10/O[1]
                         net (fo=4, routed)           2.132    20.896    CORE/nolabel_line44/savedArray_reg[2][1]_i_10_n_6
    SLICE_X39Y124        LUT3 (Prop_lut3_I2_O)        0.303    21.199 r  CORE/nolabel_line44/savedArray[1][7]_i_18/O
                         net (fo=2, routed)           0.804    22.003    CORE/nolabel_line44/savedArray[1][7]_i_18_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I1_O)        0.124    22.127 r  CORE/nolabel_line44/savedArray[1][7]_i_15/O
                         net (fo=1, routed)           0.000    22.127    CORE/nolabel_line44/savedArray[1][7]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.707 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_4/O[2]
                         net (fo=1, routed)           0.570    23.276    SIPO_memory_A/data_out[14]
    SLICE_X38Y117        LUT6 (Prop_lut6_I3_O)        0.302    23.578 r  SIPO_memory_A/savedArray[1][6]_i_2/O
                         net (fo=1, routed)           0.451    24.030    uart/uart_rx_blk/savedArray_reg[1][6]
    SLICE_X39Y117        LUT6 (Prop_lut6_I3_O)        0.124    24.154 r  uart/uart_rx_blk/savedArray[1][6]_i_1/O
                         net (fo=1, routed)           0.000    24.154    SendingManagerModule/savedArray_reg[1][7]_0[6]
    SLICE_X39Y117        FDRE                                         r  SendingManagerModule/savedArray_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.494    23.473    SendingManagerModule/clk_out1
    SLICE_X39Y117        FDRE                                         r  SendingManagerModule/savedArray_reg[1][6]/C
                         clock pessimism              0.480    23.954    
                         clock uncertainty           -0.087    23.866    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)        0.032    23.898    SendingManagerModule/savedArray_reg[1][6]
  -------------------------------------------------------------------
                         required time                         23.898    
                         arrival time                         -24.154    
  -------------------------------------------------------------------
                         slack                                 -0.255    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 SIPO_memory_B/data_out_reg[681][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.551ns  (logic 9.441ns (38.455%)  route 15.110ns (61.545%))
  Logic Levels:           27  (CARRY4=12 LUT3=6 LUT4=6 LUT6=3)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 23.475 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.808    -0.732    SIPO_memory_B/clk_out1
    SLICE_X17Y18         FDRE                                         r  SIPO_memory_B/data_out_reg[681][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  SIPO_memory_B/data_out_reg[681][3]/Q
                         net (fo=7, routed)           0.992     0.716    SIPO_memory_B/data_out_reg[681][7]_0[3]
    SLICE_X16Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.840 r  SIPO_memory_B/savedArray[2][1]_i_28290/O
                         net (fo=1, routed)           0.000     0.840    SIPO_memory_B/savedArray[2][1]_i_28290_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.390 r  SIPO_memory_B/savedArray_reg[2][1]_i_23863/CO[3]
                         net (fo=7, routed)           0.997     2.386    SIPO_memory_B/CORE/data_in[681]2
    SLICE_X17Y18         LUT3 (Prop_lut3_I2_O)        0.152     2.538 r  SIPO_memory_B/savedArray[2][1]_i_18303/O
                         net (fo=1, routed)           0.000     2.538    SIPO_memory_B/savedArray[2][1]_i_18303_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.051 r  SIPO_memory_B/savedArray_reg[2][1]_i_10009/O[2]
                         net (fo=2, routed)           1.189     4.240    CORE/nolabel_line44/data_in[681]0[2]
    SLICE_X22Y18         LUT3 (Prop_lut3_I0_O)        0.332     4.572 r  CORE/nolabel_line44/savedArray[2][1]_i_7209/O
                         net (fo=2, routed)           0.690     5.262    CORE/nolabel_line44/savedArray[2][1]_i_7209_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.589 r  CORE/nolabel_line44/savedArray[2][1]_i_7212/O
                         net (fo=1, routed)           0.000     5.589    CORE/nolabel_line44/savedArray[2][1]_i_7212_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.990 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3972/CO[3]
                         net (fo=1, routed)           0.000     5.990    CORE/nolabel_line44/savedArray_reg[2][1]_i_3972_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.324 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3933/O[1]
                         net (fo=2, routed)           1.138     7.463    CORE/nolabel_line44/savedArray_reg[2][1]_i_3933_n_6
    SLICE_X22Y22         LUT3 (Prop_lut3_I1_O)        0.331     7.794 r  CORE/nolabel_line44/savedArray[2][1]_i_2498/O
                         net (fo=2, routed)           0.302     8.096    CORE/nolabel_line44/savedArray[2][1]_i_2498_n_0
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.428 r  CORE/nolabel_line44/savedArray[2][1]_i_2502/O
                         net (fo=1, routed)           0.000     8.428    CORE/nolabel_line44/savedArray[2][1]_i_2502_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.676 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_1182/O[2]
                         net (fo=2, routed)           1.329    10.004    CORE/nolabel_line44/savedArray_reg[2][1]_i_1182_n_5
    SLICE_X30Y28         LUT3 (Prop_lut3_I1_O)        0.331    10.335 r  CORE/nolabel_line44/savedArray[2][1]_i_810/O
                         net (fo=2, routed)           0.708    11.043    CORE/nolabel_line44/savedArray[2][1]_i_810_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.331    11.374 r  CORE/nolabel_line44/savedArray[2][1]_i_814/O
                         net (fo=1, routed)           0.000    11.374    CORE/nolabel_line44/savedArray[2][1]_i_814_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.750 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_327/CO[3]
                         net (fo=1, routed)           0.000    11.750    CORE/nolabel_line44/savedArray_reg[2][1]_i_327_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.969 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_315/O[0]
                         net (fo=2, routed)           1.511    13.480    CORE/nolabel_line44/savedArray_reg[2][1]_i_315_n_7
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.321    13.801 r  CORE/nolabel_line44/savedArray[2][1]_i_195/O
                         net (fo=2, routed)           0.490    14.291    CORE/nolabel_line44/savedArray[2][1]_i_195_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.328    14.619 r  CORE/nolabel_line44/savedArray[2][1]_i_199/O
                         net (fo=1, routed)           0.000    14.619    CORE/nolabel_line44/savedArray[2][1]_i_199_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.197 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_75/O[2]
                         net (fo=2, routed)           1.485    16.682    CORE/nolabel_line44/savedArray_reg[2][1]_i_75_n_5
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.330    17.012 r  CORE/nolabel_line44/savedArray[1][7]_i_33/O
                         net (fo=2, routed)           0.690    17.701    CORE/nolabel_line44/savedArray[1][7]_i_33_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.327    18.028 r  CORE/nolabel_line44/savedArray[1][7]_i_37/O
                         net (fo=1, routed)           0.000    18.028    CORE/nolabel_line44/savedArray[1][7]_i_37_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.429 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.429    CORE/nolabel_line44/savedArray_reg[1][7]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.763 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_10/O[1]
                         net (fo=4, routed)           2.601    21.365    CORE/nolabel_line44/savedArray_reg[2][1]_i_10_n_6
    SLICE_X38Y118        LUT6 (Prop_lut6_I1_O)        0.303    21.668 r  CORE/nolabel_line44/savedArray[1][7]_i_9_comp/O
                         net (fo=2, routed)           0.683    22.351    CORE/nolabel_line44/savedArray[1][7]_i_9_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I2_O)        0.124    22.475 r  CORE/nolabel_line44/savedArray[1][7]_i_13_comp/O
                         net (fo=1, routed)           0.000    22.475    CORE/nolabel_line44/savedArray[1][7]_i_13_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.876 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.876    CORE/nolabel_line44/savedArray_reg[1][7]_i_4_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.210 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3/O[1]
                         net (fo=1, routed)           0.307    23.516    SIPO_memory_A/data_out[16]
    SLICE_X37Y116        LUT6 (Prop_lut6_I5_O)        0.303    23.819 r  SIPO_memory_A/savedArray[2][1]_i_1_comp/O
                         net (fo=1, routed)           0.000    23.819    SendingManagerModule/savedArray_reg[2][7]_0[1]
    SLICE_X37Y116        FDRE                                         r  SendingManagerModule/savedArray_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.496    23.475    SendingManagerModule/clk_out1
    SLICE_X37Y116        FDRE                                         r  SendingManagerModule/savedArray_reg[2][1]/C
                         clock pessimism              0.480    23.956    
                         clock uncertainty           -0.087    23.868    
    SLICE_X37Y116        FDRE (Setup_fdre_C_D)        0.031    23.899    SendingManagerModule/savedArray_reg[2][1]
  -------------------------------------------------------------------
                         required time                         23.899    
                         arrival time                         -23.819    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 SIPO_memory_B/data_out_reg[681][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.557ns  (logic 9.325ns (37.973%)  route 15.232ns (62.027%))
  Logic Levels:           27  (CARRY4=12 LUT3=6 LUT4=6 LUT6=3)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 23.474 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.808    -0.732    SIPO_memory_B/clk_out1
    SLICE_X17Y18         FDRE                                         r  SIPO_memory_B/data_out_reg[681][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  SIPO_memory_B/data_out_reg[681][3]/Q
                         net (fo=7, routed)           0.992     0.716    SIPO_memory_B/data_out_reg[681][7]_0[3]
    SLICE_X16Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.840 r  SIPO_memory_B/savedArray[2][1]_i_28290/O
                         net (fo=1, routed)           0.000     0.840    SIPO_memory_B/savedArray[2][1]_i_28290_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.390 r  SIPO_memory_B/savedArray_reg[2][1]_i_23863/CO[3]
                         net (fo=7, routed)           0.997     2.386    SIPO_memory_B/CORE/data_in[681]2
    SLICE_X17Y18         LUT3 (Prop_lut3_I2_O)        0.152     2.538 r  SIPO_memory_B/savedArray[2][1]_i_18303/O
                         net (fo=1, routed)           0.000     2.538    SIPO_memory_B/savedArray[2][1]_i_18303_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.051 r  SIPO_memory_B/savedArray_reg[2][1]_i_10009/O[2]
                         net (fo=2, routed)           1.189     4.240    CORE/nolabel_line44/data_in[681]0[2]
    SLICE_X22Y18         LUT3 (Prop_lut3_I0_O)        0.332     4.572 r  CORE/nolabel_line44/savedArray[2][1]_i_7209/O
                         net (fo=2, routed)           0.690     5.262    CORE/nolabel_line44/savedArray[2][1]_i_7209_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.589 r  CORE/nolabel_line44/savedArray[2][1]_i_7212/O
                         net (fo=1, routed)           0.000     5.589    CORE/nolabel_line44/savedArray[2][1]_i_7212_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.990 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3972/CO[3]
                         net (fo=1, routed)           0.000     5.990    CORE/nolabel_line44/savedArray_reg[2][1]_i_3972_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.324 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3933/O[1]
                         net (fo=2, routed)           1.138     7.463    CORE/nolabel_line44/savedArray_reg[2][1]_i_3933_n_6
    SLICE_X22Y22         LUT3 (Prop_lut3_I1_O)        0.331     7.794 r  CORE/nolabel_line44/savedArray[2][1]_i_2498/O
                         net (fo=2, routed)           0.302     8.096    CORE/nolabel_line44/savedArray[2][1]_i_2498_n_0
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.428 r  CORE/nolabel_line44/savedArray[2][1]_i_2502/O
                         net (fo=1, routed)           0.000     8.428    CORE/nolabel_line44/savedArray[2][1]_i_2502_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.676 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_1182/O[2]
                         net (fo=2, routed)           1.329    10.004    CORE/nolabel_line44/savedArray_reg[2][1]_i_1182_n_5
    SLICE_X30Y28         LUT3 (Prop_lut3_I1_O)        0.331    10.335 r  CORE/nolabel_line44/savedArray[2][1]_i_810/O
                         net (fo=2, routed)           0.708    11.043    CORE/nolabel_line44/savedArray[2][1]_i_810_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.331    11.374 r  CORE/nolabel_line44/savedArray[2][1]_i_814/O
                         net (fo=1, routed)           0.000    11.374    CORE/nolabel_line44/savedArray[2][1]_i_814_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.750 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_327/CO[3]
                         net (fo=1, routed)           0.000    11.750    CORE/nolabel_line44/savedArray_reg[2][1]_i_327_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.969 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_315/O[0]
                         net (fo=2, routed)           1.511    13.480    CORE/nolabel_line44/savedArray_reg[2][1]_i_315_n_7
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.321    13.801 r  CORE/nolabel_line44/savedArray[2][1]_i_195/O
                         net (fo=2, routed)           0.490    14.291    CORE/nolabel_line44/savedArray[2][1]_i_195_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.328    14.619 r  CORE/nolabel_line44/savedArray[2][1]_i_199/O
                         net (fo=1, routed)           0.000    14.619    CORE/nolabel_line44/savedArray[2][1]_i_199_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.197 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_75/O[2]
                         net (fo=2, routed)           1.485    16.682    CORE/nolabel_line44/savedArray_reg[2][1]_i_75_n_5
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.330    17.012 r  CORE/nolabel_line44/savedArray[1][7]_i_33/O
                         net (fo=2, routed)           0.690    17.701    CORE/nolabel_line44/savedArray[1][7]_i_33_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.327    18.028 r  CORE/nolabel_line44/savedArray[1][7]_i_37/O
                         net (fo=1, routed)           0.000    18.028    CORE/nolabel_line44/savedArray[1][7]_i_37_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.429 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.429    CORE/nolabel_line44/savedArray_reg[1][7]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.763 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_10/O[1]
                         net (fo=4, routed)           2.601    21.365    CORE/nolabel_line44/savedArray_reg[2][1]_i_10_n_6
    SLICE_X38Y118        LUT6 (Prop_lut6_I1_O)        0.303    21.668 r  CORE/nolabel_line44/savedArray[1][7]_i_9_comp/O
                         net (fo=2, routed)           0.683    22.351    CORE/nolabel_line44/savedArray[1][7]_i_9_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I2_O)        0.124    22.475 r  CORE/nolabel_line44/savedArray[1][7]_i_13_comp/O
                         net (fo=1, routed)           0.000    22.475    CORE/nolabel_line44/savedArray[1][7]_i_13_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.876 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.876    CORE/nolabel_line44/savedArray_reg[1][7]_i_4_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.098 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3/O[0]
                         net (fo=1, routed)           0.429    23.526    SIPO_memory_A/data_out[15]
    SLICE_X38Y116        LUT6 (Prop_lut6_I5_O)        0.299    23.825 r  SIPO_memory_A/savedArray[2][0]_i_1_comp/O
                         net (fo=1, routed)           0.000    23.825    SendingManagerModule/savedArray_reg[2][7]_0[0]
    SLICE_X38Y116        FDRE                                         r  SendingManagerModule/savedArray_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.495    23.474    SendingManagerModule/clk_out1
    SLICE_X38Y116        FDRE                                         r  SendingManagerModule/savedArray_reg[2][0]/C
                         clock pessimism              0.480    23.955    
                         clock uncertainty           -0.087    23.867    
    SLICE_X38Y116        FDRE (Setup_fdre_C_D)        0.077    23.944    SendingManagerModule/savedArray_reg[2][0]
  -------------------------------------------------------------------
                         required time                         23.944    
                         arrival time                         -23.825    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 SIPO_memory_B/data_out_reg[681][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.538ns  (logic 9.473ns (38.605%)  route 15.065ns (61.395%))
  Logic Levels:           27  (CARRY4=11 LUT3=7 LUT4=6 LUT6=3)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.473 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.808    -0.732    SIPO_memory_B/clk_out1
    SLICE_X17Y18         FDRE                                         r  SIPO_memory_B/data_out_reg[681][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  SIPO_memory_B/data_out_reg[681][3]/Q
                         net (fo=7, routed)           0.992     0.716    SIPO_memory_B/data_out_reg[681][7]_0[3]
    SLICE_X16Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.840 r  SIPO_memory_B/savedArray[2][1]_i_28290/O
                         net (fo=1, routed)           0.000     0.840    SIPO_memory_B/savedArray[2][1]_i_28290_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.390 r  SIPO_memory_B/savedArray_reg[2][1]_i_23863/CO[3]
                         net (fo=7, routed)           0.997     2.386    SIPO_memory_B/CORE/data_in[681]2
    SLICE_X17Y18         LUT3 (Prop_lut3_I2_O)        0.152     2.538 r  SIPO_memory_B/savedArray[2][1]_i_18303/O
                         net (fo=1, routed)           0.000     2.538    SIPO_memory_B/savedArray[2][1]_i_18303_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.051 r  SIPO_memory_B/savedArray_reg[2][1]_i_10009/O[2]
                         net (fo=2, routed)           1.189     4.240    CORE/nolabel_line44/data_in[681]0[2]
    SLICE_X22Y18         LUT3 (Prop_lut3_I0_O)        0.332     4.572 r  CORE/nolabel_line44/savedArray[2][1]_i_7209/O
                         net (fo=2, routed)           0.690     5.262    CORE/nolabel_line44/savedArray[2][1]_i_7209_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.589 r  CORE/nolabel_line44/savedArray[2][1]_i_7212/O
                         net (fo=1, routed)           0.000     5.589    CORE/nolabel_line44/savedArray[2][1]_i_7212_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.990 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3972/CO[3]
                         net (fo=1, routed)           0.000     5.990    CORE/nolabel_line44/savedArray_reg[2][1]_i_3972_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.324 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3933/O[1]
                         net (fo=2, routed)           1.138     7.463    CORE/nolabel_line44/savedArray_reg[2][1]_i_3933_n_6
    SLICE_X22Y22         LUT3 (Prop_lut3_I1_O)        0.331     7.794 r  CORE/nolabel_line44/savedArray[2][1]_i_2498/O
                         net (fo=2, routed)           0.302     8.096    CORE/nolabel_line44/savedArray[2][1]_i_2498_n_0
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.428 r  CORE/nolabel_line44/savedArray[2][1]_i_2502/O
                         net (fo=1, routed)           0.000     8.428    CORE/nolabel_line44/savedArray[2][1]_i_2502_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.676 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_1182/O[2]
                         net (fo=2, routed)           1.329    10.004    CORE/nolabel_line44/savedArray_reg[2][1]_i_1182_n_5
    SLICE_X30Y28         LUT3 (Prop_lut3_I1_O)        0.331    10.335 r  CORE/nolabel_line44/savedArray[2][1]_i_810/O
                         net (fo=2, routed)           0.708    11.043    CORE/nolabel_line44/savedArray[2][1]_i_810_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.331    11.374 r  CORE/nolabel_line44/savedArray[2][1]_i_814/O
                         net (fo=1, routed)           0.000    11.374    CORE/nolabel_line44/savedArray[2][1]_i_814_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.750 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_327/CO[3]
                         net (fo=1, routed)           0.000    11.750    CORE/nolabel_line44/savedArray_reg[2][1]_i_327_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.969 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_315/O[0]
                         net (fo=2, routed)           1.511    13.480    CORE/nolabel_line44/savedArray_reg[2][1]_i_315_n_7
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.321    13.801 r  CORE/nolabel_line44/savedArray[2][1]_i_195/O
                         net (fo=2, routed)           0.490    14.291    CORE/nolabel_line44/savedArray[2][1]_i_195_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.328    14.619 r  CORE/nolabel_line44/savedArray[2][1]_i_199/O
                         net (fo=1, routed)           0.000    14.619    CORE/nolabel_line44/savedArray[2][1]_i_199_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.197 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_75/O[2]
                         net (fo=2, routed)           1.485    16.682    CORE/nolabel_line44/savedArray_reg[2][1]_i_75_n_5
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.330    17.012 r  CORE/nolabel_line44/savedArray[1][7]_i_33/O
                         net (fo=2, routed)           0.690    17.701    CORE/nolabel_line44/savedArray[1][7]_i_33_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.327    18.028 r  CORE/nolabel_line44/savedArray[1][7]_i_37/O
                         net (fo=1, routed)           0.000    18.028    CORE/nolabel_line44/savedArray[1][7]_i_37_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.429 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.429    CORE/nolabel_line44/savedArray_reg[1][7]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.763 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_10/O[1]
                         net (fo=4, routed)           2.132    20.896    CORE/nolabel_line44/savedArray_reg[2][1]_i_10_n_6
    SLICE_X39Y124        LUT3 (Prop_lut3_I2_O)        0.303    21.199 r  CORE/nolabel_line44/savedArray[1][7]_i_18/O
                         net (fo=2, routed)           0.804    22.003    CORE/nolabel_line44/savedArray[1][7]_i_18_n_0
    SLICE_X39Y115        LUT6 (Prop_lut6_I1_O)        0.124    22.127 r  CORE/nolabel_line44/savedArray[1][7]_i_15/O
                         net (fo=1, routed)           0.000    22.127    CORE/nolabel_line44/savedArray[1][7]_i_15_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.767 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_4/O[3]
                         net (fo=1, routed)           0.307    23.073    uart/uart_rx_blk/data_out[0]
    SLICE_X38Y116        LUT6 (Prop_lut6_I4_O)        0.306    23.379 r  uart/uart_rx_blk/savedArray[1][7]_i_2/O
                         net (fo=1, routed)           0.303    23.682    uart/uart_rx_blk/savedArray[1][7]_i_2_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I3_O)        0.124    23.806 r  uart/uart_rx_blk/savedArray[1][7]_i_1/O
                         net (fo=1, routed)           0.000    23.806    SendingManagerModule/savedArray_reg[1][7]_0[7]
    SLICE_X38Y117        FDRE                                         r  SendingManagerModule/savedArray_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.494    23.473    SendingManagerModule/clk_out1
    SLICE_X38Y117        FDRE                                         r  SendingManagerModule/savedArray_reg[1][7]/C
                         clock pessimism              0.480    23.954    
                         clock uncertainty           -0.087    23.866    
    SLICE_X38Y117        FDRE (Setup_fdre_C_D)        0.081    23.947    SendingManagerModule/savedArray_reg[1][7]
  -------------------------------------------------------------------
                         required time                         23.947    
                         arrival time                         -23.806    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 SIPO_memory_B/data_out_reg[598][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.359ns  (logic 8.284ns (34.008%)  route 16.075ns (65.992%))
  Logic Levels:           24  (CARRY4=8 LUT3=7 LUT4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 23.462 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.900    -0.640    SIPO_memory_B/clk_out1
    SLICE_X2Y48          FDRE                                         r  SIPO_memory_B/data_out_reg[598][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518    -0.122 r  SIPO_memory_B/data_out_reg[598][2]/Q
                         net (fo=7, routed)           1.105     0.983    SIPO_memory_B/data_out_reg[598][7]_0[2]
    SLICE_X2Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.107 r  SIPO_memory_B/savedArray[2][1]_i_28970/O
                         net (fo=1, routed)           0.000     1.107    SIPO_memory_B/savedArray[2][1]_i_28970_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.640 r  SIPO_memory_B/savedArray_reg[2][1]_i_23948/CO[3]
                         net (fo=7, routed)           0.913     2.553    SIPO_memory_B/CORE/data_in[598]2
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.150     2.703 r  SIPO_memory_B/savedArray[2][1]_i_19550/O
                         net (fo=1, routed)           0.000     2.703    SIPO_memory_B/CORE/p_2_out__1[0]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.216 r  SIPO_memory_B/savedArray_reg[2][1]_i_10175/O[2]
                         net (fo=2, routed)           1.020     4.236    CORE/nolabel_line44/data_in[598]0[2]
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.332     4.568 r  CORE/nolabel_line44/savedArray[2][1]_i_7648/O
                         net (fo=2, routed)           0.820     5.387    CORE/nolabel_line44/savedArray[2][1]_i_7648_n_0
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.327     5.714 r  CORE/nolabel_line44/savedArray[2][1]_i_7651/O
                         net (fo=1, routed)           0.000     5.714    CORE/nolabel_line44/savedArray[2][1]_i_7651_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     5.962 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_4054/O[3]
                         net (fo=2, routed)           0.816     6.778    CORE/nolabel_line44/savedArray_reg[2][1]_i_4054_n_4
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.331     7.109 r  CORE/nolabel_line44/savedArray[2][1]_i_2626/O
                         net (fo=2, routed)           0.960     8.070    CORE/nolabel_line44/savedArray[2][1]_i_2626_n_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I3_O)        0.332     8.402 r  CORE/nolabel_line44/savedArray[2][1]_i_2630/O
                         net (fo=1, routed)           0.000     8.402    CORE/nolabel_line44/savedArray[2][1]_i_2630_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.649 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_1200/O[0]
                         net (fo=2, routed)           1.031     9.680    CORE/nolabel_line44/savedArray_reg[2][1]_i_1200_n_7
    SLICE_X14Y57         LUT3 (Prop_lut3_I1_O)        0.291     9.971 r  CORE/nolabel_line44/savedArray[2][1]_i_836/O
                         net (fo=2, routed)           0.857    10.827    CORE/nolabel_line44/savedArray[2][1]_i_836_n_0
    SLICE_X14Y57         LUT4 (Prop_lut4_I3_O)        0.328    11.155 r  CORE/nolabel_line44/savedArray[2][1]_i_840/O
                         net (fo=1, routed)           0.000    11.155    CORE/nolabel_line44/savedArray[2][1]_i_840_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.733 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_330/O[2]
                         net (fo=2, routed)           1.282    13.015    CORE/nolabel_line44/savedArray_reg[2][1]_i_330_n_5
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.331    13.346 r  CORE/nolabel_line44/savedArray[1][7]_i_109/O
                         net (fo=2, routed)           0.690    14.036    CORE/nolabel_line44/savedArray[1][7]_i_109_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I3_O)        0.327    14.363 r  CORE/nolabel_line44/savedArray[1][7]_i_113/O
                         net (fo=1, routed)           0.000    14.363    CORE/nolabel_line44/savedArray[1][7]_i_113_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.611 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_62/O[3]
                         net (fo=2, routed)           1.253    15.864    CORE/nolabel_line44/savedArray_reg[1][7]_i_62_n_4
    SLICE_X39Y68         LUT3 (Prop_lut3_I2_O)        0.331    16.195 r  CORE/nolabel_line44/savedArray[1][7]_i_36/O
                         net (fo=2, routed)           0.645    16.841    CORE/nolabel_line44/savedArray[1][7]_i_36_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.332    17.173 r  CORE/nolabel_line44/savedArray[1][7]_i_40/O
                         net (fo=1, routed)           0.000    17.173    CORE/nolabel_line44/savedArray[1][7]_i_40_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.420 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_21/O[0]
                         net (fo=4, routed)           2.418    19.837    CORE/nolabel_line44/savedArray_reg[1][7]_i_21_n_7
    SLICE_X40Y116        LUT3 (Prop_lut3_I2_O)        0.327    20.164 r  CORE/nolabel_line44/savedArray[1][3]_i_19/O
                         net (fo=3, routed)           0.577    20.741    CORE/nolabel_line44/savedArray[1][3]_i_19_n_0
    SLICE_X37Y114        LUT5 (Prop_lut5_I1_O)        0.326    21.067 r  CORE/nolabel_line44/savedArray[1][3]_i_11/O
                         net (fo=1, routed)           0.483    21.550    CORE/nolabel_line44/savedArray[1][3]_i_11_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    22.087 r  CORE/nolabel_line44/savedArray_reg[1][3]_i_4/O[2]
                         net (fo=1, routed)           0.763    22.849    SIPO_memory_A/data_out[10]
    SLICE_X52Y114        LUT6 (Prop_lut6_I3_O)        0.302    23.151 r  SIPO_memory_A/savedArray[1][2]_i_2/O
                         net (fo=1, routed)           0.444    23.595    uart/uart_rx_blk/savedArray_reg[1][2]
    SLICE_X52Y114        LUT6 (Prop_lut6_I3_O)        0.124    23.719 r  uart/uart_rx_blk/savedArray[1][2]_i_1/O
                         net (fo=1, routed)           0.000    23.719    SendingManagerModule/savedArray_reg[1][7]_0[2]
    SLICE_X52Y114        FDRE                                         r  SendingManagerModule/savedArray_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.483    23.462    SendingManagerModule/clk_out1
    SLICE_X52Y114        FDRE                                         r  SendingManagerModule/savedArray_reg[1][2]/C
                         clock pessimism              0.480    23.943    
                         clock uncertainty           -0.087    23.855    
    SLICE_X52Y114        FDRE (Setup_fdre_C_D)        0.029    23.884    SendingManagerModule/savedArray_reg[1][2]
  -------------------------------------------------------------------
                         required time                         23.884    
                         arrival time                         -23.719    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 SIPO_memory_B/data_out_reg[681][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.376ns  (logic 9.139ns (37.491%)  route 15.237ns (62.509%))
  Logic Levels:           27  (CARRY4=11 LUT3=7 LUT4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 23.470 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.808    -0.732    SIPO_memory_B/clk_out1
    SLICE_X17Y18         FDRE                                         r  SIPO_memory_B/data_out_reg[681][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  SIPO_memory_B/data_out_reg[681][3]/Q
                         net (fo=7, routed)           0.992     0.716    SIPO_memory_B/data_out_reg[681][7]_0[3]
    SLICE_X16Y18         LUT4 (Prop_lut4_I2_O)        0.124     0.840 r  SIPO_memory_B/savedArray[2][1]_i_28290/O
                         net (fo=1, routed)           0.000     0.840    SIPO_memory_B/savedArray[2][1]_i_28290_n_0
    SLICE_X16Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.390 r  SIPO_memory_B/savedArray_reg[2][1]_i_23863/CO[3]
                         net (fo=7, routed)           0.997     2.386    SIPO_memory_B/CORE/data_in[681]2
    SLICE_X17Y18         LUT3 (Prop_lut3_I2_O)        0.152     2.538 r  SIPO_memory_B/savedArray[2][1]_i_18303/O
                         net (fo=1, routed)           0.000     2.538    SIPO_memory_B/savedArray[2][1]_i_18303_n_0
    SLICE_X17Y18         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.051 r  SIPO_memory_B/savedArray_reg[2][1]_i_10009/O[2]
                         net (fo=2, routed)           1.189     4.240    CORE/nolabel_line44/data_in[681]0[2]
    SLICE_X22Y18         LUT3 (Prop_lut3_I0_O)        0.332     4.572 r  CORE/nolabel_line44/savedArray[2][1]_i_7209/O
                         net (fo=2, routed)           0.690     5.262    CORE/nolabel_line44/savedArray[2][1]_i_7209_n_0
    SLICE_X22Y18         LUT4 (Prop_lut4_I3_O)        0.327     5.589 r  CORE/nolabel_line44/savedArray[2][1]_i_7212/O
                         net (fo=1, routed)           0.000     5.589    CORE/nolabel_line44/savedArray[2][1]_i_7212_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.990 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3972/CO[3]
                         net (fo=1, routed)           0.000     5.990    CORE/nolabel_line44/savedArray_reg[2][1]_i_3972_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.324 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3933/O[1]
                         net (fo=2, routed)           1.138     7.463    CORE/nolabel_line44/savedArray_reg[2][1]_i_3933_n_6
    SLICE_X22Y22         LUT3 (Prop_lut3_I1_O)        0.331     7.794 r  CORE/nolabel_line44/savedArray[2][1]_i_2498/O
                         net (fo=2, routed)           0.302     8.096    CORE/nolabel_line44/savedArray[2][1]_i_2498_n_0
    SLICE_X22Y22         LUT4 (Prop_lut4_I3_O)        0.332     8.428 r  CORE/nolabel_line44/savedArray[2][1]_i_2502/O
                         net (fo=1, routed)           0.000     8.428    CORE/nolabel_line44/savedArray[2][1]_i_2502_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.676 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_1182/O[2]
                         net (fo=2, routed)           1.329    10.004    CORE/nolabel_line44/savedArray_reg[2][1]_i_1182_n_5
    SLICE_X30Y28         LUT3 (Prop_lut3_I1_O)        0.331    10.335 r  CORE/nolabel_line44/savedArray[2][1]_i_810/O
                         net (fo=2, routed)           0.708    11.043    CORE/nolabel_line44/savedArray[2][1]_i_810_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.331    11.374 r  CORE/nolabel_line44/savedArray[2][1]_i_814/O
                         net (fo=1, routed)           0.000    11.374    CORE/nolabel_line44/savedArray[2][1]_i_814_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.750 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_327/CO[3]
                         net (fo=1, routed)           0.000    11.750    CORE/nolabel_line44/savedArray_reg[2][1]_i_327_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.969 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_315/O[0]
                         net (fo=2, routed)           1.511    13.480    CORE/nolabel_line44/savedArray_reg[2][1]_i_315_n_7
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.321    13.801 r  CORE/nolabel_line44/savedArray[2][1]_i_195/O
                         net (fo=2, routed)           0.490    14.291    CORE/nolabel_line44/savedArray[2][1]_i_195_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.328    14.619 r  CORE/nolabel_line44/savedArray[2][1]_i_199/O
                         net (fo=1, routed)           0.000    14.619    CORE/nolabel_line44/savedArray[2][1]_i_199_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.197 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_75/O[2]
                         net (fo=2, routed)           1.485    16.682    CORE/nolabel_line44/savedArray_reg[2][1]_i_75_n_5
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.330    17.012 r  CORE/nolabel_line44/savedArray[1][7]_i_33/O
                         net (fo=2, routed)           0.690    17.701    CORE/nolabel_line44/savedArray[1][7]_i_33_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.327    18.028 r  CORE/nolabel_line44/savedArray[1][7]_i_37/O
                         net (fo=1, routed)           0.000    18.028    CORE/nolabel_line44/savedArray[1][7]_i_37_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.429 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.429    CORE/nolabel_line44/savedArray_reg[1][7]_i_21_n_0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.652 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_10/O[0]
                         net (fo=5, routed)           2.098    20.750    CORE/nolabel_line44/savedArray_reg[2][1]_i_10_n_7
    SLICE_X31Y124        LUT3 (Prop_lut3_I2_O)        0.299    21.049 r  CORE/nolabel_line44/savedArray[1][7]_i_19/O
                         net (fo=1, routed)           0.984    22.033    CORE/nolabel_line44/savedArray[1][7]_i_19_n_0
    SLICE_X39Y115        LUT5 (Prop_lut5_I1_O)        0.124    22.157 r  CORE/nolabel_line44/savedArray[1][7]_i_16_comp/O
                         net (fo=1, routed)           0.000    22.157    CORE/nolabel_line44/savedArray[1][7]_i_16_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    22.581 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_4/O[1]
                         net (fo=1, routed)           0.475    23.056    SIPO_memory_A/data_out[13]
    SLICE_X48Y115        LUT6 (Prop_lut6_I3_O)        0.303    23.359 r  SIPO_memory_A/savedArray[1][5]_i_2/O
                         net (fo=1, routed)           0.162    23.521    uart/uart_rx_blk/savedArray_reg[1][5]
    SLICE_X48Y115        LUT6 (Prop_lut6_I3_O)        0.124    23.645 r  uart/uart_rx_blk/savedArray[1][5]_i_1/O
                         net (fo=1, routed)           0.000    23.645    SendingManagerModule/savedArray_reg[1][7]_0[5]
    SLICE_X48Y115        FDRE                                         r  SendingManagerModule/savedArray_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.491    23.470    SendingManagerModule/clk_out1
    SLICE_X48Y115        FDRE                                         r  SendingManagerModule/savedArray_reg[1][5]/C
                         clock pessimism              0.480    23.951    
                         clock uncertainty           -0.087    23.863    
    SLICE_X48Y115        FDRE (Setup_fdre_C_D)        0.029    23.892    SendingManagerModule/savedArray_reg[1][5]
  -------------------------------------------------------------------
                         required time                         23.892    
                         arrival time                         -23.645    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 SIPO_memory_B/data_out_reg[714][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.354ns  (logic 8.771ns (36.015%)  route 15.583ns (63.985%))
  Logic Levels:           26  (CARRY4=10 LUT3=6 LUT4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 23.469 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.791    -0.749    SIPO_memory_B/clk_out1
    SLICE_X51Y21         FDRE                                         r  SIPO_memory_B/data_out_reg[714][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.293 r  SIPO_memory_B/data_out_reg[714][2]/Q
                         net (fo=7, routed)           1.056     0.763    SIPO_memory_B/data_out_reg[714][7]_0[2]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.124     0.887 r  SIPO_memory_B/savedArray[2][1]_i_28042/O
                         net (fo=1, routed)           0.000     0.887    SIPO_memory_B/savedArray[2][1]_i_28042_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.420 r  SIPO_memory_B/savedArray_reg[2][1]_i_23832/CO[3]
                         net (fo=7, routed)           1.354     2.775    SIPO_memory_B/CORE/data_in[714]2
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.152     2.927 r  SIPO_memory_B/savedArray[2][1]_i_17802/O
                         net (fo=1, routed)           0.000     2.927    SIPO_memory_B/savedArray[2][1]_i_17802_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     3.425 r  SIPO_memory_B/savedArray_reg[2][1]_i_9942/O[2]
                         net (fo=2, routed)           0.969     4.393    CORE/nolabel_line44/data_in[714]0[2]
    SLICE_X50Y23         LUT3 (Prop_lut3_I2_O)        0.331     4.724 r  CORE/nolabel_line44/savedArray[2][1]_i_7132/O
                         net (fo=2, routed)           0.679     5.404    CORE/nolabel_line44/savedArray[2][1]_i_7132_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.331     5.735 r  CORE/nolabel_line44/savedArray[2][1]_i_7135/O
                         net (fo=1, routed)           0.000     5.735    CORE/nolabel_line44/savedArray[2][1]_i_7135_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.990 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3961/O[3]
                         net (fo=2, routed)           0.822     6.811    CORE/nolabel_line44/savedArray_reg[2][1]_i_3961_n_4
    SLICE_X54Y24         LUT3 (Prop_lut3_I2_O)        0.333     7.144 r  CORE/nolabel_line44/savedArray[2][1]_i_2468/O
                         net (fo=2, routed)           0.850     7.994    CORE/nolabel_line44/savedArray[2][1]_i_2468_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.355     8.349 r  CORE/nolabel_line44/savedArray[2][1]_i_2472/O
                         net (fo=1, routed)           0.000     8.349    CORE/nolabel_line44/savedArray[2][1]_i_2472_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.601 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_1178/O[0]
                         net (fo=2, routed)           1.235     9.837    CORE/nolabel_line44/savedArray_reg[2][1]_i_1178_n_7
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.321    10.158 r  CORE/nolabel_line44/savedArray[2][1]_i_804/O
                         net (fo=2, routed)           0.666    10.823    CORE/nolabel_line44/savedArray[2][1]_i_804_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.149 r  CORE/nolabel_line44/savedArray[2][1]_i_808/O
                         net (fo=1, routed)           0.000    11.149    CORE/nolabel_line44/savedArray[2][1]_i_808_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.729 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_326/O[2]
                         net (fo=2, routed)           1.371    13.100    CORE/nolabel_line44/savedArray_reg[2][1]_i_326_n_5
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.331    13.431 r  CORE/nolabel_line44/savedArray[1][7]_i_101/O
                         net (fo=2, routed)           0.708    14.139    CORE/nolabel_line44/savedArray[1][7]_i_101_n_0
    SLICE_X38Y43         LUT4 (Prop_lut4_I3_O)        0.331    14.470 r  CORE/nolabel_line44/savedArray[1][7]_i_105/O
                         net (fo=1, routed)           0.000    14.470    CORE/nolabel_line44/savedArray[1][7]_i_105_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.846 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    14.846    CORE/nolabel_line44/savedArray_reg[1][7]_i_61_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.065 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_75/O[0]
                         net (fo=2, routed)           1.190    16.255    CORE/nolabel_line44/savedArray_reg[2][1]_i_75_n_7
    SLICE_X39Y69         LUT3 (Prop_lut3_I1_O)        0.289    16.544 r  CORE/nolabel_line44/savedArray[1][7]_i_35/O
                         net (fo=2, routed)           0.666    17.210    CORE/nolabel_line44/savedArray[1][7]_i_35_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.326    17.536 r  CORE/nolabel_line44/savedArray[1][7]_i_39/O
                         net (fo=1, routed)           0.000    17.536    CORE/nolabel_line44/savedArray[1][7]_i_39_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.116 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_21/O[2]
                         net (fo=4, routed)           2.354    20.470    CORE/nolabel_line44/savedArray_reg[1][7]_i_21_n_5
    SLICE_X34Y116        LUT4 (Prop_lut4_I1_O)        0.302    20.772 r  CORE/nolabel_line44/savedArray[1][3]_i_9_comp_1/O
                         net (fo=1, routed)           0.918    21.690    CORE/nolabel_line44/savedArray[1][3]_i_9_n_0_repN_1
    SLICE_X39Y114        LUT5 (Prop_lut5_I4_O)        0.124    21.814 r  CORE/nolabel_line44/savedArray[1][3]_i_13_comp/O
                         net (fo=1, routed)           0.000    21.814    CORE/nolabel_line44/savedArray[1][3]_i_13_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.215 r  CORE/nolabel_line44/savedArray_reg[1][3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    22.215    CORE/nolabel_line44/savedArray_reg[1][3]_i_4_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.437 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_4/O[0]
                         net (fo=1, routed)           0.591    23.028    SIPO_memory_A/data_out[12]
    SLICE_X47Y116        LUT6 (Prop_lut6_I3_O)        0.299    23.327 r  SIPO_memory_A/savedArray[1][4]_i_2/O
                         net (fo=1, routed)           0.154    23.481    uart/uart_rx_blk/savedArray_reg[1][4]
    SLICE_X47Y116        LUT6 (Prop_lut6_I3_O)        0.124    23.605 r  uart/uart_rx_blk/savedArray[1][4]_i_1/O
                         net (fo=1, routed)           0.000    23.605    SendingManagerModule/savedArray_reg[1][7]_0[4]
    SLICE_X47Y116        FDRE                                         r  SendingManagerModule/savedArray_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.490    23.469    SendingManagerModule/clk_out1
    SLICE_X47Y116        FDRE                                         r  SendingManagerModule/savedArray_reg[1][4]/C
                         clock pessimism              0.480    23.950    
                         clock uncertainty           -0.087    23.862    
    SLICE_X47Y116        FDRE (Setup_fdre_C_D)        0.029    23.891    SendingManagerModule/savedArray_reg[1][4]
  -------------------------------------------------------------------
                         required time                         23.891    
                         arrival time                         -23.605    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 SIPO_memory_B/data_out_reg[714][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.036ns  (logic 7.968ns (33.150%)  route 16.068ns (66.850%))
  Logic Levels:           25  (CARRY4=8 LUT3=7 LUT4=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 23.465 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.791    -0.749    SIPO_memory_B/clk_out1
    SLICE_X51Y21         FDRE                                         r  SIPO_memory_B/data_out_reg[714][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.293 r  SIPO_memory_B/data_out_reg[714][2]/Q
                         net (fo=7, routed)           1.056     0.763    SIPO_memory_B/data_out_reg[714][7]_0[2]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.124     0.887 r  SIPO_memory_B/savedArray[2][1]_i_28042/O
                         net (fo=1, routed)           0.000     0.887    SIPO_memory_B/savedArray[2][1]_i_28042_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.420 r  SIPO_memory_B/savedArray_reg[2][1]_i_23832/CO[3]
                         net (fo=7, routed)           1.354     2.775    SIPO_memory_B/CORE/data_in[714]2
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.152     2.927 r  SIPO_memory_B/savedArray[2][1]_i_17802/O
                         net (fo=1, routed)           0.000     2.927    SIPO_memory_B/savedArray[2][1]_i_17802_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     3.425 r  SIPO_memory_B/savedArray_reg[2][1]_i_9942/O[2]
                         net (fo=2, routed)           0.969     4.393    CORE/nolabel_line44/data_in[714]0[2]
    SLICE_X50Y23         LUT3 (Prop_lut3_I2_O)        0.331     4.724 r  CORE/nolabel_line44/savedArray[2][1]_i_7132/O
                         net (fo=2, routed)           0.679     5.404    CORE/nolabel_line44/savedArray[2][1]_i_7132_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.331     5.735 r  CORE/nolabel_line44/savedArray[2][1]_i_7135/O
                         net (fo=1, routed)           0.000     5.735    CORE/nolabel_line44/savedArray[2][1]_i_7135_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.990 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3961/O[3]
                         net (fo=2, routed)           0.822     6.811    CORE/nolabel_line44/savedArray_reg[2][1]_i_3961_n_4
    SLICE_X54Y24         LUT3 (Prop_lut3_I2_O)        0.333     7.144 r  CORE/nolabel_line44/savedArray[2][1]_i_2468/O
                         net (fo=2, routed)           0.850     7.994    CORE/nolabel_line44/savedArray[2][1]_i_2468_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.355     8.349 r  CORE/nolabel_line44/savedArray[2][1]_i_2472/O
                         net (fo=1, routed)           0.000     8.349    CORE/nolabel_line44/savedArray[2][1]_i_2472_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.601 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_1178/O[0]
                         net (fo=2, routed)           1.235     9.837    CORE/nolabel_line44/savedArray_reg[2][1]_i_1178_n_7
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.321    10.158 r  CORE/nolabel_line44/savedArray[2][1]_i_804/O
                         net (fo=2, routed)           0.666    10.823    CORE/nolabel_line44/savedArray[2][1]_i_804_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.149 r  CORE/nolabel_line44/savedArray[2][1]_i_808/O
                         net (fo=1, routed)           0.000    11.149    CORE/nolabel_line44/savedArray[2][1]_i_808_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.376 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_326/O[1]
                         net (fo=2, routed)           1.187    12.564    CORE/nolabel_line44/savedArray_reg[2][1]_i_326_n_6
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.331    12.895 r  CORE/nolabel_line44/savedArray[1][7]_i_102/O
                         net (fo=2, routed)           0.300    13.195    CORE/nolabel_line44/savedArray[1][7]_i_102_n_0
    SLICE_X38Y43         LUT4 (Prop_lut4_I3_O)        0.348    13.543 r  CORE/nolabel_line44/savedArray[1][7]_i_106/O
                         net (fo=1, routed)           0.000    13.543    CORE/nolabel_line44/savedArray[1][7]_i_106_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    13.793 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_61/O[2]
                         net (fo=2, routed)           1.602    15.395    CORE/nolabel_line44/savedArray_reg[1][7]_i_61_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.331    15.726 r  CORE/nolabel_line44/savedArray[1][3]_i_33/O
                         net (fo=2, routed)           0.586    16.313    CORE/nolabel_line44/savedArray[1][3]_i_33_n_0
    SLICE_X39Y68         LUT4 (Prop_lut4_I3_O)        0.327    16.640 r  CORE/nolabel_line44/savedArray[1][3]_i_37/O
                         net (fo=1, routed)           0.000    16.640    CORE/nolabel_line44/savedArray[1][3]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.888 r  CORE/nolabel_line44/savedArray_reg[1][3]_i_21/O[3]
                         net (fo=4, routed)           2.251    19.139    CORE/nolabel_line44/savedArray_reg[1][3]_i_21_n_4
    SLICE_X41Y114        LUT3 (Prop_lut3_I2_O)        0.306    19.445 r  CORE/nolabel_line44/savedArray[1][3]_i_24/O
                         net (fo=2, routed)           0.586    20.031    CORE/nolabel_line44/savedArray[1][3]_i_24_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I1_O)        0.150    20.181 r  CORE/nolabel_line44/savedArray[1][3]_i_12/O
                         net (fo=2, routed)           0.604    20.784    CORE/nolabel_line44/savedArray[1][3]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.332    21.116 r  CORE/nolabel_line44/savedArray[1][3]_i_16/O
                         net (fo=1, routed)           0.000    21.116    CORE/nolabel_line44/savedArray[1][3]_i_16_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    21.540 r  CORE/nolabel_line44/savedArray_reg[1][3]_i_4/O[1]
                         net (fo=1, routed)           0.831    22.371    SIPO_memory_A/data_out[9]
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.303    22.674 r  SIPO_memory_A/savedArray[1][1]_i_2/O
                         net (fo=1, routed)           0.490    23.164    uart/uart_rx_blk/savedArray_reg[1][1]
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.124    23.288 r  uart/uart_rx_blk/savedArray[1][1]_i_1/O
                         net (fo=1, routed)           0.000    23.288    SendingManagerModule/savedArray_reg[1][7]_0[1]
    SLICE_X52Y109        FDRE                                         r  SendingManagerModule/savedArray_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.486    23.465    SendingManagerModule/clk_out1
    SLICE_X52Y109        FDRE                                         r  SendingManagerModule/savedArray_reg[1][1]/C
                         clock pessimism              0.480    23.946    
                         clock uncertainty           -0.087    23.858    
    SLICE_X52Y109        FDRE (Setup_fdre_C_D)        0.031    23.889    SendingManagerModule/savedArray_reg[1][1]
  -------------------------------------------------------------------
                         required time                         23.889    
                         arrival time                         -23.288    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 SIPO_memory_B/data_out_reg[598][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.694ns  (logic 8.347ns (35.228%)  route 15.347ns (64.772%))
  Logic Levels:           24  (CARRY4=8 LUT3=7 LUT4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 23.473 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.900    -0.640    SIPO_memory_B/clk_out1
    SLICE_X2Y48          FDRE                                         r  SIPO_memory_B/data_out_reg[598][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.518    -0.122 r  SIPO_memory_B/data_out_reg[598][2]/Q
                         net (fo=7, routed)           1.105     0.983    SIPO_memory_B/data_out_reg[598][7]_0[2]
    SLICE_X2Y48          LUT4 (Prop_lut4_I0_O)        0.124     1.107 r  SIPO_memory_B/savedArray[2][1]_i_28970/O
                         net (fo=1, routed)           0.000     1.107    SIPO_memory_B/savedArray[2][1]_i_28970_n_0
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.640 r  SIPO_memory_B/savedArray_reg[2][1]_i_23948/CO[3]
                         net (fo=7, routed)           0.913     2.553    SIPO_memory_B/CORE/data_in[598]2
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.150     2.703 r  SIPO_memory_B/savedArray[2][1]_i_19550/O
                         net (fo=1, routed)           0.000     2.703    SIPO_memory_B/CORE/p_2_out__1[0]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.513     3.216 r  SIPO_memory_B/savedArray_reg[2][1]_i_10175/O[2]
                         net (fo=2, routed)           1.020     4.236    CORE/nolabel_line44/data_in[598]0[2]
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.332     4.568 r  CORE/nolabel_line44/savedArray[2][1]_i_7648/O
                         net (fo=2, routed)           0.820     5.387    CORE/nolabel_line44/savedArray[2][1]_i_7648_n_0
    SLICE_X4Y49          LUT4 (Prop_lut4_I3_O)        0.327     5.714 r  CORE/nolabel_line44/savedArray[2][1]_i_7651/O
                         net (fo=1, routed)           0.000     5.714    CORE/nolabel_line44/savedArray[2][1]_i_7651_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     5.962 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_4054/O[3]
                         net (fo=2, routed)           0.816     6.778    CORE/nolabel_line44/savedArray_reg[2][1]_i_4054_n_4
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.331     7.109 r  CORE/nolabel_line44/savedArray[2][1]_i_2626/O
                         net (fo=2, routed)           0.960     8.070    CORE/nolabel_line44/savedArray[2][1]_i_2626_n_0
    SLICE_X5Y50          LUT4 (Prop_lut4_I3_O)        0.332     8.402 r  CORE/nolabel_line44/savedArray[2][1]_i_2630/O
                         net (fo=1, routed)           0.000     8.402    CORE/nolabel_line44/savedArray[2][1]_i_2630_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.649 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_1200/O[0]
                         net (fo=2, routed)           1.031     9.680    CORE/nolabel_line44/savedArray_reg[2][1]_i_1200_n_7
    SLICE_X14Y57         LUT3 (Prop_lut3_I1_O)        0.291     9.971 r  CORE/nolabel_line44/savedArray[2][1]_i_836/O
                         net (fo=2, routed)           0.857    10.827    CORE/nolabel_line44/savedArray[2][1]_i_836_n_0
    SLICE_X14Y57         LUT4 (Prop_lut4_I3_O)        0.328    11.155 r  CORE/nolabel_line44/savedArray[2][1]_i_840/O
                         net (fo=1, routed)           0.000    11.155    CORE/nolabel_line44/savedArray[2][1]_i_840_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.733 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_330/O[2]
                         net (fo=2, routed)           1.282    13.015    CORE/nolabel_line44/savedArray_reg[2][1]_i_330_n_5
    SLICE_X15Y67         LUT3 (Prop_lut3_I1_O)        0.331    13.346 r  CORE/nolabel_line44/savedArray[1][7]_i_109/O
                         net (fo=2, routed)           0.690    14.036    CORE/nolabel_line44/savedArray[1][7]_i_109_n_0
    SLICE_X15Y67         LUT4 (Prop_lut4_I3_O)        0.327    14.363 r  CORE/nolabel_line44/savedArray[1][7]_i_113/O
                         net (fo=1, routed)           0.000    14.363    CORE/nolabel_line44/savedArray[1][7]_i_113_n_0
    SLICE_X15Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.611 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_62/O[3]
                         net (fo=2, routed)           1.253    15.864    CORE/nolabel_line44/savedArray_reg[1][7]_i_62_n_4
    SLICE_X39Y68         LUT3 (Prop_lut3_I2_O)        0.331    16.195 r  CORE/nolabel_line44/savedArray[1][7]_i_36/O
                         net (fo=2, routed)           0.645    16.841    CORE/nolabel_line44/savedArray[1][7]_i_36_n_0
    SLICE_X39Y69         LUT4 (Prop_lut4_I3_O)        0.332    17.173 r  CORE/nolabel_line44/savedArray[1][7]_i_40/O
                         net (fo=1, routed)           0.000    17.173    CORE/nolabel_line44/savedArray[1][7]_i_40_n_0
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.420 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_21/O[0]
                         net (fo=4, routed)           2.418    19.837    CORE/nolabel_line44/savedArray_reg[1][7]_i_21_n_7
    SLICE_X40Y116        LUT3 (Prop_lut3_I2_O)        0.327    20.164 r  CORE/nolabel_line44/savedArray[1][3]_i_19/O
                         net (fo=3, routed)           0.577    20.741    CORE/nolabel_line44/savedArray[1][3]_i_19_n_0
    SLICE_X37Y114        LUT5 (Prop_lut5_I1_O)        0.326    21.067 r  CORE/nolabel_line44/savedArray[1][3]_i_11/O
                         net (fo=1, routed)           0.483    21.550    CORE/nolabel_line44/savedArray[1][3]_i_11_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    22.146 r  CORE/nolabel_line44/savedArray_reg[1][3]_i_4/O[3]
                         net (fo=1, routed)           0.314    22.460    SIPO_memory_A/data_out[11]
    SLICE_X42Y114        LUT6 (Prop_lut6_I3_O)        0.306    22.766 r  SIPO_memory_A/savedArray[1][3]_i_2/O
                         net (fo=1, routed)           0.165    22.931    uart/uart_rx_blk/savedArray_reg[1][3]
    SLICE_X42Y114        LUT6 (Prop_lut6_I3_O)        0.124    23.055 r  uart/uart_rx_blk/savedArray[1][3]_i_1/O
                         net (fo=1, routed)           0.000    23.055    SendingManagerModule/savedArray_reg[1][7]_0[3]
    SLICE_X42Y114        FDRE                                         r  SendingManagerModule/savedArray_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.494    23.473    SendingManagerModule/clk_out1
    SLICE_X42Y114        FDRE                                         r  SendingManagerModule/savedArray_reg[1][3]/C
                         clock pessimism              0.480    23.954    
                         clock uncertainty           -0.087    23.866    
    SLICE_X42Y114        FDRE (Setup_fdre_C_D)        0.077    23.943    SendingManagerModule/savedArray_reg[1][3]
  -------------------------------------------------------------------
                         required time                         23.943    
                         arrival time                         -23.055    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 SIPO_memory_B/data_out_reg[714][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.638ns  (logic 7.787ns (32.942%)  route 15.851ns (67.058%))
  Logic Levels:           25  (CARRY4=8 LUT3=7 LUT4=6 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 23.466 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.791    -0.749    SIPO_memory_B/clk_out1
    SLICE_X51Y21         FDRE                                         r  SIPO_memory_B/data_out_reg[714][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.293 r  SIPO_memory_B/data_out_reg[714][2]/Q
                         net (fo=7, routed)           1.056     0.763    SIPO_memory_B/data_out_reg[714][7]_0[2]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.124     0.887 r  SIPO_memory_B/savedArray[2][1]_i_28042/O
                         net (fo=1, routed)           0.000     0.887    SIPO_memory_B/savedArray[2][1]_i_28042_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.420 r  SIPO_memory_B/savedArray_reg[2][1]_i_23832/CO[3]
                         net (fo=7, routed)           1.354     2.775    SIPO_memory_B/CORE/data_in[714]2
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.152     2.927 r  SIPO_memory_B/savedArray[2][1]_i_17802/O
                         net (fo=1, routed)           0.000     2.927    SIPO_memory_B/savedArray[2][1]_i_17802_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     3.425 r  SIPO_memory_B/savedArray_reg[2][1]_i_9942/O[2]
                         net (fo=2, routed)           0.969     4.393    CORE/nolabel_line44/data_in[714]0[2]
    SLICE_X50Y23         LUT3 (Prop_lut3_I2_O)        0.331     4.724 r  CORE/nolabel_line44/savedArray[2][1]_i_7132/O
                         net (fo=2, routed)           0.679     5.404    CORE/nolabel_line44/savedArray[2][1]_i_7132_n_0
    SLICE_X50Y23         LUT4 (Prop_lut4_I3_O)        0.331     5.735 r  CORE/nolabel_line44/savedArray[2][1]_i_7135/O
                         net (fo=1, routed)           0.000     5.735    CORE/nolabel_line44/savedArray[2][1]_i_7135_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.990 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_3961/O[3]
                         net (fo=2, routed)           0.822     6.811    CORE/nolabel_line44/savedArray_reg[2][1]_i_3961_n_4
    SLICE_X54Y24         LUT3 (Prop_lut3_I2_O)        0.333     7.144 r  CORE/nolabel_line44/savedArray[2][1]_i_2468/O
                         net (fo=2, routed)           0.850     7.994    CORE/nolabel_line44/savedArray[2][1]_i_2468_n_0
    SLICE_X54Y25         LUT4 (Prop_lut4_I3_O)        0.355     8.349 r  CORE/nolabel_line44/savedArray[2][1]_i_2472/O
                         net (fo=1, routed)           0.000     8.349    CORE/nolabel_line44/savedArray[2][1]_i_2472_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.601 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_1178/O[0]
                         net (fo=2, routed)           1.235     9.837    CORE/nolabel_line44/savedArray_reg[2][1]_i_1178_n_7
    SLICE_X45Y32         LUT3 (Prop_lut3_I0_O)        0.321    10.158 r  CORE/nolabel_line44/savedArray[2][1]_i_804/O
                         net (fo=2, routed)           0.666    10.823    CORE/nolabel_line44/savedArray[2][1]_i_804_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I3_O)        0.326    11.149 r  CORE/nolabel_line44/savedArray[2][1]_i_808/O
                         net (fo=1, routed)           0.000    11.149    CORE/nolabel_line44/savedArray[2][1]_i_808_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.376 r  CORE/nolabel_line44/savedArray_reg[2][1]_i_326/O[1]
                         net (fo=2, routed)           1.187    12.564    CORE/nolabel_line44/savedArray_reg[2][1]_i_326_n_6
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.331    12.895 r  CORE/nolabel_line44/savedArray[1][7]_i_102/O
                         net (fo=2, routed)           0.300    13.195    CORE/nolabel_line44/savedArray[1][7]_i_102_n_0
    SLICE_X38Y43         LUT4 (Prop_lut4_I3_O)        0.348    13.543 r  CORE/nolabel_line44/savedArray[1][7]_i_106/O
                         net (fo=1, routed)           0.000    13.543    CORE/nolabel_line44/savedArray[1][7]_i_106_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    13.793 r  CORE/nolabel_line44/savedArray_reg[1][7]_i_61/O[2]
                         net (fo=2, routed)           1.602    15.395    CORE/nolabel_line44/savedArray_reg[1][7]_i_61_n_5
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.331    15.726 r  CORE/nolabel_line44/savedArray[1][3]_i_33/O
                         net (fo=2, routed)           0.586    16.313    CORE/nolabel_line44/savedArray[1][3]_i_33_n_0
    SLICE_X39Y68         LUT4 (Prop_lut4_I3_O)        0.327    16.640 r  CORE/nolabel_line44/savedArray[1][3]_i_37/O
                         net (fo=1, routed)           0.000    16.640    CORE/nolabel_line44/savedArray[1][3]_i_37_n_0
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.888 r  CORE/nolabel_line44/savedArray_reg[1][3]_i_21/O[3]
                         net (fo=4, routed)           2.251    19.139    CORE/nolabel_line44/savedArray_reg[1][3]_i_21_n_4
    SLICE_X41Y114        LUT3 (Prop_lut3_I2_O)        0.306    19.445 r  CORE/nolabel_line44/savedArray[1][3]_i_24/O
                         net (fo=2, routed)           0.586    20.031    CORE/nolabel_line44/savedArray[1][3]_i_24_n_0
    SLICE_X40Y115        LUT5 (Prop_lut5_I1_O)        0.150    20.181 r  CORE/nolabel_line44/savedArray[1][3]_i_12/O
                         net (fo=2, routed)           0.604    20.784    CORE/nolabel_line44/savedArray[1][3]_i_12_n_0
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.332    21.116 r  CORE/nolabel_line44/savedArray[1][3]_i_16/O
                         net (fo=1, routed)           0.000    21.116    CORE/nolabel_line44/savedArray[1][3]_i_16_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.363 r  CORE/nolabel_line44/savedArray_reg[1][3]_i_4/O[0]
                         net (fo=1, routed)           0.670    22.034    SIPO_memory_A/data_out[8]
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.299    22.333 r  SIPO_memory_A/savedArray[1][0]_i_2/O
                         net (fo=1, routed)           0.433    22.766    uart/uart_rx_blk/savedArray_reg[1][0]_0
    SLICE_X51Y117        LUT6 (Prop_lut6_I3_O)        0.124    22.890 r  uart/uart_rx_blk/savedArray[1][0]_i_1/O
                         net (fo=1, routed)           0.000    22.890    SendingManagerModule/savedArray_reg[1][7]_0[0]
    SLICE_X51Y117        FDRE                                         r  SendingManagerModule/savedArray_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.487    23.466    SendingManagerModule/clk_out1
    SLICE_X51Y117        FDRE                                         r  SendingManagerModule/savedArray_reg[1][0]/C
                         clock pessimism              0.480    23.947    
                         clock uncertainty           -0.087    23.859    
    SLICE_X51Y117        FDRE (Setup_fdre_C_D)        0.029    23.888    SendingManagerModule/savedArray_reg[1][0]
  -------------------------------------------------------------------
                         required time                         23.888    
                         arrival time                         -22.890    
  -------------------------------------------------------------------
                         slack                                  0.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 SIPO_memory_A/data_out_reg[766][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SIPO_memory_A/data_out_reg[765][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.211%)  route 0.238ns (62.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.630    -0.534    SIPO_memory_A/clk_out1
    SLICE_X53Y46         FDRE                                         r  SIPO_memory_A/data_out_reg[766][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  SIPO_memory_A/data_out_reg[766][7]/Q
                         net (fo=6, routed)           0.238    -0.155    SIPO_memory_A/data_out_reg[766][7]_0[7]
    SLICE_X51Y44         FDRE                                         r  SIPO_memory_A/data_out_reg[765][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.905    -0.768    SIPO_memory_A/clk_out1
    SLICE_X51Y44         FDRE                                         r  SIPO_memory_A/data_out_reg[765][7]/C
                         clock pessimism              0.501    -0.268    
    SLICE_X51Y44         FDRE (Hold_fdre_C_D)         0.066    -0.202    SIPO_memory_A/data_out_reg[765][7]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 SIPO_memory_B/data_out_reg[424][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[424][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.842%)  route 0.194ns (48.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.557    -0.607    SIPO_memory_B/clk_out1
    SLICE_X50Y138        FDRE                                         r  SIPO_memory_B/data_out_reg[424][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  SIPO_memory_B/data_out_reg[424][1]/Q
                         net (fo=7, routed)           0.194    -0.249    uart/uart_rx_blk/savedArray_reg[424][7][1]
    SLICE_X53Y137        LUT6 (Prop_lut6_I5_O)        0.045    -0.204 r  uart/uart_rx_blk/savedArray[424][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    SendingManagerModule/savedArray_reg[424][7]_0[1]
    SLICE_X53Y137        FDRE                                         r  SendingManagerModule/savedArray_reg[424][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.823    -0.849    SendingManagerModule/clk_out1
    SLICE_X53Y137        FDRE                                         r  SendingManagerModule/savedArray_reg[424][1]/C
                         clock pessimism              0.504    -0.345    
    SLICE_X53Y137        FDRE (Hold_fdre_C_D)         0.092    -0.253    SendingManagerModule/savedArray_reg[424][1]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SIPO_memory_B/data_out_reg[762][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SIPO_memory_B/data_out_reg[761][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.587%)  route 0.212ns (56.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.629    -0.535    SIPO_memory_B/clk_out1
    SLICE_X50Y39         FDRE                                         r  SIPO_memory_B/data_out_reg[762][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  SIPO_memory_B/data_out_reg[762][0]/Q
                         net (fo=7, routed)           0.212    -0.158    SIPO_memory_B/data_out_reg[762][7]_0[0]
    SLICE_X54Y39         FDRE                                         r  SIPO_memory_B/data_out_reg[761][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.902    -0.771    SIPO_memory_B/clk_out1
    SLICE_X54Y39         FDRE                                         r  SIPO_memory_B/data_out_reg[761][0]/C
                         clock pessimism              0.501    -0.271    
    SLICE_X54Y39         FDRE (Hold_fdre_C_D)         0.059    -0.212    SIPO_memory_B/data_out_reg[761][0]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SIPO_memory_A/data_out_reg[407][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SIPO_memory_A/data_out_reg[406][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.545%)  route 0.137ns (45.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.648    -0.516    SIPO_memory_A/clk_out1
    SLICE_X34Y150        FDRE                                         r  SIPO_memory_A/data_out_reg[407][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.352 r  SIPO_memory_A/data_out_reg[407][6]/Q
                         net (fo=8, routed)           0.137    -0.215    SIPO_memory_A/data_out_reg[407][7]_0[6]
    SLICE_X34Y148        FDRE                                         r  SIPO_memory_A/data_out_reg[406][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.836    -0.837    SIPO_memory_A/clk_out1
    SLICE_X34Y148        FDRE                                         r  SIPO_memory_A/data_out_reg[406][6]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X34Y148        FDRE (Hold_fdre_C_D)         0.063    -0.270    SIPO_memory_A/data_out_reg[406][6]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SIPO_memory_B/data_out_reg[715][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[715][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.801%)  route 0.202ns (49.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.621    -0.543    SIPO_memory_B/clk_out1
    SLICE_X50Y22         FDRE                                         r  SIPO_memory_B/data_out_reg[715][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  SIPO_memory_B/data_out_reg[715][4]/Q
                         net (fo=7, routed)           0.202    -0.176    uart/uart_rx_blk/savedArray_reg[715][7][4]
    SLICE_X52Y20         LUT6 (Prop_lut6_I5_O)        0.045    -0.131 r  uart/uart_rx_blk/savedArray[715][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    SendingManagerModule/savedArray_reg[715][7]_0[4]
    SLICE_X52Y20         FDRE                                         r  SendingManagerModule/savedArray_reg[715][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.893    -0.780    SendingManagerModule/clk_out1
    SLICE_X52Y20         FDRE                                         r  SendingManagerModule/savedArray_reg[715][4]/C
                         clock pessimism              0.501    -0.280    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.091    -0.189    SendingManagerModule/savedArray_reg[715][4]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SIPO_memory_B/data_out_reg[425][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SIPO_memory_B/data_out_reg[424][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.422%)  route 0.246ns (63.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.560    -0.604    SIPO_memory_B/clk_out1
    SLICE_X43Y138        FDRE                                         r  SIPO_memory_B/data_out_reg[425][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  SIPO_memory_B/data_out_reg[425][2]/Q
                         net (fo=7, routed)           0.246    -0.217    SIPO_memory_B/data_out_reg[425][7]_0[2]
    SLICE_X53Y136        FDRE                                         r  SIPO_memory_B/data_out_reg[424][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.822    -0.850    SIPO_memory_B/clk_out1
    SLICE_X53Y136        FDRE                                         r  SIPO_memory_B/data_out_reg[424][2]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X53Y136        FDRE (Hold_fdre_C_D)         0.070    -0.276    SIPO_memory_B/data_out_reg[424][2]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 SIPO_memory_B/data_out_reg[851][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[851][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.794%)  route 0.166ns (47.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.635    -0.529    SIPO_memory_B/clk_out1
    SLICE_X64Y49         FDRE                                         r  SIPO_memory_B/data_out_reg[851][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  SIPO_memory_B/data_out_reg[851][4]/Q
                         net (fo=7, routed)           0.166    -0.221    SIPO_memory_A/savedArray_reg[851][7][4]
    SLICE_X64Y51         LUT5 (Prop_lut5_I4_O)        0.045    -0.176 r  SIPO_memory_A/savedArray[851][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    SendingManagerModule/savedArray_reg[851][7]_0[4]
    SLICE_X64Y51         FDRE                                         r  SendingManagerModule/savedArray_reg[851][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.841    -0.832    SendingManagerModule/clk_out1
    SLICE_X64Y51         FDRE                                         r  SendingManagerModule/savedArray_reg[851][4]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.091    -0.237    SendingManagerModule/savedArray_reg[851][4]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SIPO_memory_B/data_out_reg[761][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SIPO_memory_B/data_out_reg[760][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.510%)  route 0.256ns (64.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.628    -0.536    SIPO_memory_B/clk_out1
    SLICE_X52Y39         FDRE                                         r  SIPO_memory_B/data_out_reg[761][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  SIPO_memory_B/data_out_reg[761][3]/Q
                         net (fo=7, routed)           0.256    -0.139    SIPO_memory_B/data_out_reg[761][7]_0[3]
    SLICE_X51Y36         FDRE                                         r  SIPO_memory_B/data_out_reg[760][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.900    -0.773    SIPO_memory_B/clk_out1
    SLICE_X51Y36         FDRE                                         r  SIPO_memory_B/data_out_reg[760][3]/C
                         clock pessimism              0.501    -0.273    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.072    -0.201    SIPO_memory_B/data_out_reg[760][3]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 SIPO_memory_B/data_out_reg[607][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SendingManagerModule/savedArray_reg[607][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.004%)  route 0.145ns (40.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.642    -0.522    SIPO_memory_B/clk_out1
    SLICE_X10Y49         FDRE                                         r  SIPO_memory_B/data_out_reg[607][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  SIPO_memory_B/data_out_reg[607][5]/Q
                         net (fo=7, routed)           0.145    -0.212    uart/uart_rx_blk/savedArray_reg[607][7][5]
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.167 r  uart/uart_rx_blk/savedArray[607][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    SendingManagerModule/savedArray_reg[607][7]_0[5]
    SLICE_X11Y51         FDRE                                         r  SendingManagerModule/savedArray_reg[607][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.847    -0.826    SendingManagerModule/clk_out1
    SLICE_X11Y51         FDRE                                         r  SendingManagerModule/savedArray_reg[607][5]/C
                         clock pessimism              0.504    -0.322    
    SLICE_X11Y51         FDRE (Hold_fdre_C_D)         0.092    -0.230    SendingManagerModule/savedArray_reg[607][5]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SIPO_memory_A/data_out_reg[948][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SIPO_memory_A/data_out_reg[947][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.318%)  route 0.258ns (64.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.563    -0.601    SIPO_memory_A/clk_out1
    SLICE_X52Y91         FDRE                                         r  SIPO_memory_A/data_out_reg[948][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  SIPO_memory_A/data_out_reg[948][0]/Q
                         net (fo=8, routed)           0.258    -0.202    SIPO_memory_A/data_out_reg[948][7]_0[0]
    SLICE_X51Y89         FDRE                                         r  SIPO_memory_A/data_out_reg[947][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.833    -0.840    SIPO_memory_A/clk_out1
    SLICE_X51Y89         FDRE                                         r  SIPO_memory_A/data_out_reg[947][0]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.070    -0.266    SIPO_memory_A/data_out_reg[947][0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ClkDivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   ClkDivider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X72Y122    CommandDecoder/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X72Y122    CommandDecoder/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X87Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y122    CommandDecoder/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y122    CommandDecoder/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y122    CommandDecoder/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y122    CommandDecoder/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y122    CommandDecoder/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y122    CommandDecoder/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y122    CommandDecoder/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y122    CommandDecoder/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X87Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X86Y121    CommandDecoder/ELEMENT_COUNTER/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   ClkDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClkDivider/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 4.331ns (39.048%)  route 6.760ns (60.952%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=10, routed)          1.182     1.638    SevenSegDriver/Segs/COUNT/count[1]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.154     1.792 r  SevenSegDriver/Segs/COUNT/en_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.578     7.370    en_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.721    11.090 r  en_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.090    en[6]
    K2                                                                r  en[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.423ns  (logic 4.251ns (50.463%)  route 4.173ns (49.537%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=9, routed)           1.185     1.604    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.296     1.900 r  SevenSegDriver/Segs/COUNT/en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.987     4.888    en_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     8.423 r  en_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.423    en[1]
    J18                                                               r  en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.351ns  (logic 4.267ns (51.097%)  route 4.084ns (48.903%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=9, routed)           0.773     1.192    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.296     1.488 r  SevenSegDriver/Segs/COUNT/en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.311     4.799    en_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.351 r  en_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.351    en[3]
    J14                                                               r  en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.309ns  (logic 4.116ns (49.528%)  route 4.194ns (50.472%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=11, routed)          0.895     1.351    SevenSegDriver/Segs/COUNT/count[0]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     1.475 r  SevenSegDriver/Segs/COUNT/en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.299     4.774    en_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     8.309 r  en_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.309    en[0]
    J17                                                               r  en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.805ns  (logic 4.130ns (52.913%)  route 3.675ns (47.087%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=10, routed)          1.182     1.638    SevenSegDriver/Segs/COUNT/count[1]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.124     1.762 r  SevenSegDriver/Segs/COUNT/en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.493     4.255    en_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550     7.805 r  en_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.805    en[4]
    P14                                                               r  en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.347ns  (logic 4.501ns (61.260%)  route 2.846ns (38.740%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=9, routed)           0.773     1.192    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.322     1.514 r  SevenSegDriver/Segs/COUNT/en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.073     3.587    en_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     7.347 r  en_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.347    en[5]
    T14                                                               r  en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SevenSegDriver/Segs/COUNT/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 1.631ns (22.573%)  route 5.595ns (77.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 f  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       3.258     7.226    SevenSegDriver/Segs/COUNT/rst
    SLICE_X0Y56          FDCE                                         f  SevenSegDriver/Segs/COUNT/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SevenSegDriver/Segs/COUNT/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 1.631ns (22.573%)  route 5.595ns (77.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 f  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       3.258     7.226    SevenSegDriver/Segs/COUNT/rst
    SLICE_X0Y56          FDCE                                         f  SevenSegDriver/Segs/COUNT/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SevenSegDriver/Segs/COUNT/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 1.631ns (22.573%)  route 5.595ns (77.427%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 f  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       3.258     7.226    SevenSegDriver/Segs/COUNT/rst
    SLICE_X0Y56          FDCE                                         f  SevenSegDriver/Segs/COUNT/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.153ns  (logic 4.387ns (61.335%)  route 2.766ns (38.665%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=11, routed)          0.895     1.351    SevenSegDriver/Segs/COUNT/count[0]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.154     1.505 r  SevenSegDriver/Segs/COUNT/en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.870     3.376    en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.777     7.153 r  en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.153    en[2]
    T9                                                                r  en[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SevenSegDriver/Segs/COUNT/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.821%)  route 0.259ns (58.179%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[0]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SevenSegDriver/Segs/COUNT/count_reg[0]/Q
                         net (fo=11, routed)          0.259     0.400    SevenSegDriver/Segs/COUNT/count[0]
    SLICE_X0Y56          LUT1 (Prop_lut1_I0_O)        0.045     0.445 r  SevenSegDriver/Segs/COUNT/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.445    SevenSegDriver/Segs/COUNT/count[0]_i_1__1_n_0
    SLICE_X0Y56          FDCE                                         r  SevenSegDriver/Segs/COUNT/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SevenSegDriver/Segs/COUNT/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.189ns (27.621%)  route 0.495ns (72.379%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=10, routed)          0.258     0.399    SevenSegDriver/Segs/COUNT/count[1]
    SLICE_X0Y59          LUT2 (Prop_lut2_I0_O)        0.048     0.447 r  SevenSegDriver/Segs/COUNT/count[1]_i_1__1/O
                         net (fo=1, routed)           0.237     0.684    SevenSegDriver/Segs/COUNT/count[1]_i_1__1_n_0
    SLICE_X0Y56          FDCE                                         r  SevenSegDriver/Segs/COUNT/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SevenSegDriver/Segs/COUNT/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.186ns (26.148%)  route 0.525ns (73.852%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=10, routed)          0.197     0.338    SevenSegDriver/Segs/COUNT/count[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.045     0.383 r  SevenSegDriver/Segs/COUNT/count[2]_i_1__1/O
                         net (fo=1, routed)           0.328     0.711    SevenSegDriver/Segs/COUNT/count[2]_i_1__1_n_0
    SLICE_X0Y56          FDCE                                         r  SevenSegDriver/Segs/COUNT/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.499ns (71.033%)  route 0.611ns (28.967%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=10, routed)          0.197     0.338    SevenSegDriver/Segs/COUNT/count[1]
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.042     0.380 r  SevenSegDriver/Segs/COUNT/en_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.414     0.794    en_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     2.110 r  en_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.110    en[7]
    U13                                                               r  en[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.572ns (74.163%)  route 0.548ns (25.837%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=9, routed)           0.137     0.265    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y56          LUT3 (Prop_lut3_I0_O)        0.104     0.369 r  SevenSegDriver/Segs/COUNT/en_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.410     0.780    en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.340     2.119 r  en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.119    en[2]
    T9                                                                r  en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.509ns (66.329%)  route 0.766ns (33.671%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=10, routed)          0.259     0.400    SevenSegDriver/Segs/COUNT/count[1]
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.049     0.449 r  SevenSegDriver/Segs/COUNT/en_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.507     0.956    en_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     2.275 r  en_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.275    en[5]
    T14                                                               r  en[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.477ns (59.393%)  route 1.010ns (40.607%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=9, routed)           0.313     0.441    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.098     0.539 r  SevenSegDriver/Segs/COUNT/en_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.696     1.236    en_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.486 r  en_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.486    en[4]
    P14                                                               r  en[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.422ns (56.126%)  route 1.112ns (43.874%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=10, routed)          0.258     0.399    SevenSegDriver/Segs/COUNT/count[1]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.045     0.444 r  SevenSegDriver/Segs/COUNT/en_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.854     1.298    en_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.534 r  en_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.534    en[1]
    J18                                                               r  en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.462ns (55.452%)  route 1.175ns (44.548%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[2]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  SevenSegDriver/Segs/COUNT/count_reg[2]/Q
                         net (fo=9, routed)           0.137     0.265    SevenSegDriver/Segs/COUNT/count[2]
    SLICE_X0Y56          LUT3 (Prop_lut3_I0_O)        0.098     0.363 r  SevenSegDriver/Segs/COUNT/en_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.038     1.401    en_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.637 r  en_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.637    en[0]
    J17                                                               r  en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegDriver/Segs/COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.439ns (52.326%)  route 1.311ns (47.674%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE                         0.000     0.000 r  SevenSegDriver/Segs/COUNT/count_reg[1]/C
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  SevenSegDriver/Segs/COUNT/count_reg[1]/Q
                         net (fo=10, routed)          0.259     0.400    SevenSegDriver/Segs/COUNT/count[1]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.045     0.445 r  SevenSegDriver/Segs/COUNT/en_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.052     1.497    en_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.750 r  en_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.750    en[3]
    J14                                                               r  en[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uart_tx_blk/tx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.078ns  (logic 4.259ns (46.919%)  route 4.819ns (53.081%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.614    -0.926    uart/uart_tx_blk/clk_out1
    SLICE_X61Y103        FDRE                                         r  uart/uart_tx_blk/tx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.470 r  uart/uart_tx_blk/tx_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.919     0.449    uart/uart_tx_blk/tx_data_reg[6]
    SLICE_X62Y103        LUT6 (Prop_lut6_I1_O)        0.124     0.573 r  uart/uart_tx_blk/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.833     1.406    uart/uart_tx_blk/tx_OBUF_inst_i_2_n_0
    SLICE_X64Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.530 r  uart/uart_tx_blk/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.066     4.597    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555     8.152 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.152    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uart_tx_blk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.442ns (54.614%)  route 1.198ns (45.386%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.562    -0.602    uart/uart_tx_blk/clk_out1
    SLICE_X64Y103        FDRE                                         r  uart/uart_tx_blk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  uart/uart_tx_blk/counter_reg[2]/Q
                         net (fo=3, routed)           0.174    -0.287    uart/uart_tx_blk/counter[2]
    SLICE_X64Y104        LUT5 (Prop_lut5_I1_O)        0.045    -0.242 r  uart/uart_tx_blk/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.024     0.782    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     2.038 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.038    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClkDivider/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDivider/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clock (IN)
                         net (fo=0)                   0.000     5.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    ClkDivider/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  ClkDivider/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    ClkDivider/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  ClkDivider/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    ClkDivider/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  ClkDivider/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClkDivider/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClkDivider/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    ClkDivider/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  ClkDivider/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         24707 Endpoints
Min Delay         24707 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[53][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.407ns  (logic 1.631ns (7.992%)  route 18.776ns (92.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)      16.440    20.407    SIPO_memory_B/rst
    SLICE_X80Y125        FDRE                                         r  SIPO_memory_B/data_out_reg[53][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.570    -1.451    SIPO_memory_B/clk_out1
    SLICE_X80Y125        FDRE                                         r  SIPO_memory_B/data_out_reg[53][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[53][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.407ns  (logic 1.631ns (7.992%)  route 18.776ns (92.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)      16.440    20.407    SIPO_memory_B/rst
    SLICE_X81Y125        FDRE                                         r  SIPO_memory_B/data_out_reg[53][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.570    -1.451    SIPO_memory_B/clk_out1
    SLICE_X81Y125        FDRE                                         r  SIPO_memory_B/data_out_reg[53][3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[54][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.407ns  (logic 1.631ns (7.992%)  route 18.776ns (92.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)      16.440    20.407    SIPO_memory_B/rst
    SLICE_X81Y125        FDRE                                         r  SIPO_memory_B/data_out_reg[54][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.570    -1.451    SIPO_memory_B/clk_out1
    SLICE_X81Y125        FDRE                                         r  SIPO_memory_B/data_out_reg[54][5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[54][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.407ns  (logic 1.631ns (7.992%)  route 18.776ns (92.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)      16.440    20.407    SIPO_memory_B/rst
    SLICE_X81Y125        FDRE                                         r  SIPO_memory_B/data_out_reg[54][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.570    -1.451    SIPO_memory_B/clk_out1
    SLICE_X81Y125        FDRE                                         r  SIPO_memory_B/data_out_reg[54][6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[54][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.407ns  (logic 1.631ns (7.992%)  route 18.776ns (92.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)      16.440    20.407    SIPO_memory_B/rst
    SLICE_X81Y125        FDRE                                         r  SIPO_memory_B/data_out_reg[54][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.570    -1.451    SIPO_memory_B/clk_out1
    SLICE_X81Y125        FDRE                                         r  SIPO_memory_B/data_out_reg[54][7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[57][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.338ns  (logic 1.631ns (8.020%)  route 18.707ns (91.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)      16.370    20.338    SIPO_memory_B/rst
    SLICE_X86Y127        FDRE                                         r  SIPO_memory_B/data_out_reg[57][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.582    -1.439    SIPO_memory_B/clk_out1
    SLICE_X86Y127        FDRE                                         r  SIPO_memory_B/data_out_reg[57][1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[57][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.338ns  (logic 1.631ns (8.020%)  route 18.707ns (91.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)      16.370    20.338    SIPO_memory_B/rst
    SLICE_X86Y127        FDRE                                         r  SIPO_memory_B/data_out_reg[57][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.582    -1.439    SIPO_memory_B/clk_out1
    SLICE_X86Y127        FDRE                                         r  SIPO_memory_B/data_out_reg[57][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[58][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.338ns  (logic 1.631ns (8.020%)  route 18.707ns (91.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)      16.370    20.338    SIPO_memory_B/rst
    SLICE_X86Y127        FDRE                                         r  SIPO_memory_B/data_out_reg[58][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.582    -1.439    SIPO_memory_B/clk_out1
    SLICE_X86Y127        FDRE                                         r  SIPO_memory_B/data_out_reg[58][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[59][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.338ns  (logic 1.631ns (8.020%)  route 18.707ns (91.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)      16.370    20.338    SIPO_memory_B/rst
    SLICE_X86Y127        FDRE                                         r  SIPO_memory_B/data_out_reg[59][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.582    -1.439    SIPO_memory_B/clk_out1
    SLICE_X86Y127        FDRE                                         r  SIPO_memory_B/data_out_reg[59][1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_A/data_out_reg[57][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.333ns  (logic 1.631ns (8.021%)  route 18.702ns (91.979%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          2.336     3.843    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.124     3.967 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)      16.366    20.333    SIPO_memory_A/rst
    SLICE_X87Y127        FDRE                                         r  SIPO_memory_A/data_out_reg[57][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       1.582    -1.439    SIPO_memory_A/clk_out1
    SLICE_X87Y127        FDRE                                         r  SIPO_memory_A/data_out_reg[57][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.257ns (31.660%)  route 0.556ns (68.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.556     0.813    uart/uart_rx_blk/rx_sync_inst/rx
    SLICE_X88Y122        FDRE                                         r  uart/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.859    -0.813    uart/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X88Y122        FDRE                                         r  uart/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[461][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.320ns (19.628%)  route 1.309ns (80.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          0.964     1.239    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       0.344     1.628    SIPO_memory_B/rst
    SLICE_X6Y111         FDRE                                         r  SIPO_memory_B/data_out_reg[461][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.866    -0.807    SIPO_memory_B/clk_out1
    SLICE_X6Y111         FDRE                                         r  SIPO_memory_B/data_out_reg[461][3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/savedArray_reg[462][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.320ns (19.628%)  route 1.309ns (80.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          0.964     1.239    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       0.344     1.628    SendingManagerModule/rst
    SLICE_X7Y111         FDRE                                         r  SendingManagerModule/savedArray_reg[462][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.866    -0.807    SendingManagerModule/clk_out1
    SLICE_X7Y111         FDRE                                         r  SendingManagerModule/savedArray_reg[462][7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SendingManagerModule/savedArray_reg[548][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.737ns  (logic 0.320ns (18.396%)  route 1.418ns (81.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          0.964     1.239    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       0.453     1.737    SendingManagerModule/rst
    SLICE_X6Y102         FDRE                                         r  SendingManagerModule/savedArray_reg[548][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.868    -0.804    SendingManagerModule/clk_out1
    SLICE_X6Y102         FDRE                                         r  SendingManagerModule/savedArray_reg[548][7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_A/data_out_reg[487][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.746ns  (logic 0.320ns (18.304%)  route 1.426ns (81.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          0.964     1.239    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       0.462     1.746    SIPO_memory_A/rst
    SLICE_X5Y106         FDRE                                         r  SIPO_memory_A/data_out_reg[487][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.867    -0.805    SIPO_memory_A/clk_out1
    SLICE_X5Y106         FDRE                                         r  SIPO_memory_A/data_out_reg[487][0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_A/data_out_reg[487][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.746ns  (logic 0.320ns (18.304%)  route 1.426ns (81.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          0.964     1.239    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       0.462     1.746    SIPO_memory_A/rst
    SLICE_X5Y106         FDRE                                         r  SIPO_memory_A/data_out_reg[487][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.867    -0.805    SIPO_memory_A/clk_out1
    SLICE_X5Y106         FDRE                                         r  SIPO_memory_A/data_out_reg[487][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_A/data_out_reg[487][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.746ns  (logic 0.320ns (18.304%)  route 1.426ns (81.696%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          0.964     1.239    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       0.462     1.746    SIPO_memory_A/rst
    SLICE_X5Y106         FDRE                                         r  SIPO_memory_A/data_out_reg[487][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.867    -0.805    SIPO_memory_A/clk_out1
    SLICE_X5Y106         FDRE                                         r  SIPO_memory_A/data_out_reg[487][7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_A/data_out_reg[484][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.320ns (18.163%)  route 1.440ns (81.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          0.964     1.239    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       0.476     1.760    SIPO_memory_A/rst
    SLICE_X3Y109         FDRE                                         r  SIPO_memory_A/data_out_reg[484][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.870    -0.803    SIPO_memory_A/clk_out1
    SLICE_X3Y109         FDRE                                         r  SIPO_memory_A/data_out_reg[484][1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[485][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.320ns (18.163%)  route 1.440ns (81.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          0.964     1.239    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       0.476     1.760    SIPO_memory_B/rst
    SLICE_X2Y109         FDRE                                         r  SIPO_memory_B/data_out_reg[485][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.870    -0.803    SIPO_memory_B/clk_out1
    SLICE_X2Y109         FDRE                                         r  SIPO_memory_B/data_out_reg[485][1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            SIPO_memory_B/data_out_reg[485][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.320ns (18.163%)  route 1.440ns (81.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_n_IBUF_inst/O
                         net (fo=13, routed)          0.964     1.239    SendingManagerModule/ArraySenderFSMModule/reset_n_IBUF
    SLICE_X4Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.284 r  SendingManagerModule/ArraySenderFSMModule/ClkDivider_i_1/O
                         net (fo=24626, routed)       0.476     1.760    SIPO_memory_B/rst
    SLICE_X2Y109         FDRE                                         r  SIPO_memory_B/data_out_reg[485][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    ClkDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClkDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ClkDivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ClkDivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClkDivider/inst/clkout1_buf/O
                         net (fo=24748, routed)       0.870    -0.803    SIPO_memory_B/clk_out1
    SLICE_X2Y109         FDRE                                         r  SIPO_memory_B/data_out_reg[485][2]/C





