[03/19 14:32:26     0s] 
[03/19 14:32:26     0s] Cadence Innovus(TM) Implementation System.
[03/19 14:32:26     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/19 14:32:26     0s] 
[03/19 14:32:26     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[03/19 14:32:26     0s] Options:	-common_ui 
[03/19 14:32:26     0s] Date:		Sun Mar 19 14:32:26 2023
[03/19 14:32:26     0s] Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/19 14:32:26     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/19 14:32:26     0s] 
[03/19 14:32:26     0s] License:
[03/19 14:32:26     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/19 14:32:26     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/19 14:32:39    11s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/19 14:32:39    11s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[03/19 14:32:39    11s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[03/19 14:32:39    11s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[03/19 14:32:39    11s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[03/19 14:32:39    11s] @(#)CDS: CPE v15.20-p002
[03/19 14:32:39    11s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[03/19 14:32:39    11s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[03/19 14:32:39    11s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/19 14:32:39    11s] @(#)CDS: RCDB 11.6
[03/19 14:32:39    11s] --- Running on pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/19 14:32:39    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_36229_pgmicro02_rafael.trevisan_YYTHqg.

[03/19 14:32:39    11s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_36229_pgmicro02_rafael.trevisan_YYTHqg.
[03/19 14:32:39    11s] 
[03/19 14:32:41    12s] 
[03/19 14:32:41    12s] **INFO:  MMMC transition support version v31-84 
[03/19 14:32:41    12s] 
[03/19 14:32:41    13s] Loading fill procedures ...
[03/19 14:32:43    14s] [DEV]innovus 1> source physical/1_init.tcl 
Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib' ...
[03/19 14:33:16    22s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[03/19 14:33:16    22s] Read 811 cells in library 'D_CELLS_MOSST_typ_1_80V_25C' 
[03/19 14:33:16    22s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib' ...
[03/19 14:33:18    24s] Read 414 cells in library 'IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C' 
[03/19 14:33:18    24s] 
[03/19 14:33:18    24s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[03/19 14:33:18    24s] 
[03/19 14:33:18    24s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[03/19 14:33:18    24s] Set DBUPerIGU to M2 pitch 630.
[03/19 14:33:18    24s] 
[03/19 14:33:18    24s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-200' for more detail.
[03/19 14:33:19    25s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/19 14:33:19    25s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:33:19    25s] Type 'man IMPLF-201' for more detail.
[03/19 14:33:19    25s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/19 14:33:19    25s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:33:19    25s] 
[03/19 14:33:19    25s] viaInitial starts at Sun Mar 19 14:33:19 2023
[03/19 14:33:19    25s] viaInitial ends at Sun Mar 19 14:33:19 2023
[03/19 14:33:19    25s] *** Begin netlist parsing (mem=536.4M) ***
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/19 14:33:19    25s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/19 14:33:19    25s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:33:19    25s] Created 1225 new cells from 2 timing libraries.
[03/19 14:33:19    25s] Reading netlist ...
[03/19 14:33:19    25s] Backslashed names will retain backslash and a trailing blank character.
[03/19 14:33:19    25s] Reading verilog netlist 'innovus/riscv_steel_core.v.v'
[03/19 14:33:19    25s] **WARN: (IMPVL-209):	In Verilog file 'innovus/riscv_steel_core.v.v', check line 368 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/19 14:33:19    25s] Type 'man IMPVL-209' for more detail.
[03/19 14:33:19    25s] **WARN: (IMPVL-361):	Number of nets (32) more than bus (data_write_mask_O) pin number (4).  The extra upper nets will be ignored.
[03/19 14:33:19    25s] 
[03/19 14:33:19    25s] *** Memory Usage v#1 (Current mem = 544.430M, initial mem = 170.848M) ***
[03/19 14:33:19    25s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=544.4M) ***
[03/19 14:33:19    25s] Top level cell is top.
[03/19 14:33:20    26s] ** Removed 1 unused lib cells.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:33:20    26s] Type 'man IMPTS-282' for more detail.
[03/19 14:33:20    26s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/19 14:33:20    26s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:33:20    26s] Hooked 1224 DB cells to tlib cells.
[03/19 14:33:20    26s] Starting recursive module instantiation check.
[03/19 14:33:20    26s] No recursion found.
[03/19 14:33:20    26s] Building hierarchical netlist for Cell top ...
[03/19 14:33:20    26s] *** Netlist is unique.
[03/19 14:33:20    26s] ** info: there are 1285 modules.
[03/19 14:33:20    26s] ** info: there are 6817 stdCell insts.
[03/19 14:33:20    26s] ** info: there are 212 Pad insts.
[03/19 14:33:20    26s] 
[03/19 14:33:20    26s] *** Memory Usage v#1 (Current mem = 599.191M, initial mem = 170.848M) ***
[03/19 14:33:20    26s] Set Default Net Delay as 1000 ps.
[03/19 14:33:20    26s] Set Default Net Load as 0.5 pF. 
[03/19 14:33:20    26s] Set Default Input Pin Transition as 0.1 ps.
[03/19 14:33:20    26s] Initializing I/O assignment ...
[03/19 14:33:20    26s] Adjusting Core to Left to: 0.0400. Core to Bottom to: 0.4200.
[03/19 14:33:20    26s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 14:33:20    26s] Type 'man IMPFP-3961' for more detail.
[03/19 14:33:20    26s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/19 14:33:20    26s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[03/19 14:33:20    26s] Cap table was created using Encounter 07.10-s219_1.
[03/19 14:33:20    26s] Process name: xc018m6_typ.
[03/19 14:33:20    26s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/19 14:33:20    26s] Type 'man IMPEXT-2773' for more detail.
[03/19 14:33:20    26s] Importing multi-corner RC tables ... 
[03/19 14:33:20    26s] Summary of Active RC-Corners : 
[03/19 14:33:20    26s]  
[03/19 14:33:20    26s]  Analysis View: default_emulate_view
[03/19 14:33:20    26s]     RC-Corner Name        : default_emulate_rc_corner
[03/19 14:33:20    26s]     RC-Corner Index       : 0
[03/19 14:33:20    26s]     RC-Corner Temperature : 25 Celsius
[03/19 14:33:20    26s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[03/19 14:33:20    26s]     RC-Corner PreRoute Res Factor         : 1
[03/19 14:33:20    26s]     RC-Corner PreRoute Cap Factor         : 1
[03/19 14:33:20    26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 14:33:20    26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 14:33:20    26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 14:33:20    26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 14:33:20    26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 14:33:20    26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/19 14:33:20    26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/19 14:33:20    26s] *Info: initialize multi-corner CTS.
[03/19 14:33:21    27s] Reading timing constraints file 'innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc' ...
[03/19 14:33:21    27s] Current (total cpu=0:00:26.5, real=0:00:55.0, peak res=330.9M, current mem=712.0M)
[03/19 14:33:21    27s] **WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 13).
[03/19 14:33:21    27s] 
[03/19 14:33:21    27s] top
[03/19 14:33:21    27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7404).
[03/19 14:33:21    27s] 
[03/19 14:33:21    27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7405).
[03/19 14:33:21    27s] 
[03/19 14:33:21    27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7406).
[03/19 14:33:21    27s] 
[03/19 14:33:21    27s] INFO (CTE): Reading of timing constraints file innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc completed, with 4 WARNING
[03/19 14:33:21    27s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=348.3M, current mem=730.2M)
[03/19 14:33:21    27s] Current (total cpu=0:00:26.7, real=0:00:55.0, peak res=348.3M, current mem=730.2M)
[03/19 14:33:21    27s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/19 14:33:21    27s] Summary for sequential cells idenfication: 
[03/19 14:33:21    27s] Identified SBFF number: 128
[03/19 14:33:21    27s] Identified MBFF number: 0
[03/19 14:33:21    27s] Not identified SBFF number: 0
[03/19 14:33:21    27s] Not identified MBFF number: 0
[03/19 14:33:21    27s] Number of sequential cells which are not FFs: 106
[03/19 14:33:21    27s] 
[03/19 14:33:21    27s] Total number of combinational cells: 511
[03/19 14:33:21    27s] Total number of sequential cells: 234
[03/19 14:33:21    27s] Total number of tristate cells: 64
[03/19 14:33:21    27s] Total number of level shifter cells: 0
[03/19 14:33:21    27s] Total number of power gating cells: 0
[03/19 14:33:21    27s] Total number of isolation cells: 0
[03/19 14:33:21    27s] Total number of power switch cells: 0
[03/19 14:33:21    27s] Total number of pulse generator cells: 0
[03/19 14:33:21    27s] Total number of always on buffers: 0
[03/19 14:33:21    27s] Total number of retention cells: 0
[03/19 14:33:21    27s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/19 14:33:21    27s] Total number of usable buffers: 10
[03/19 14:33:21    27s] List of unusable buffers:
[03/19 14:33:21    27s] Total number of unusable buffers: 0
[03/19 14:33:21    27s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/19 14:33:21    27s] Total number of usable inverters: 13
[03/19 14:33:21    27s] List of unusable inverters:
[03/19 14:33:21    27s] Total number of unusable inverters: 0
[03/19 14:33:21    27s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/19 14:33:21    27s] Total number of identified usable delay cells: 14
[03/19 14:33:21    27s] List of identified unusable delay cells:
[03/19 14:33:21    27s] Total number of identified unusable delay cells: 0
[03/19 14:33:21    27s] Reading IO assignment file "../iopads.io" ...
[03/19 14:33:21    27s] **WARN: (IMPFP-710):	File version 0 is too old.
[03/19 14:33:21    27s] IO file version '0' is too old, will try to place io cell any way.
[03/19 14:33:21    27s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :13.23
[03/19 14:33:21    27s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :13.42
[03/19 14:33:21    27s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :13.23
[03/19 14:33:21    27s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :13.42
[03/19 14:33:21    27s] Adjusting core size to PlacementGrid : width :544.95 height : 541.68
[03/19 14:33:21    27s] Adjusting Core to Left to: 13.2700. Core to Bottom to: 13.8400.
[03/19 14:33:21    27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/19 14:33:21    27s] [DEV]innovus 2> source physical/2_power_plan.tcl 
**WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address1_o is connected to ground net data_rw_address[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:33:32    29s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address0_o is connected to ground net data_rw_address[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:33:32    29s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[03/19 14:33:32    29s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[03/19 14:33:32    29s] 
[03/19 14:33:32    29s] The power planner created 8 wires.
[03/19 14:33:32    29s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 902.8M) ***
[03/19 14:33:33    30s] *** Begin SPECIAL ROUTE on Sun Mar 19 14:33:33 2023 ***
[03/19 14:33:33    30s] SPECIAL ROUTE ran on directory: /home/inf01185/rafael.trevisan/cci-steel-repo/synthesis
[03/19 14:33:33    30s] SPECIAL ROUTE ran on machine: pgmicro02 (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 1.46Ghz)
[03/19 14:33:33    30s] 
[03/19 14:33:33    30s] Begin option processing ...
[03/19 14:33:33    30s] srouteConnectPowerBump set to false
[03/19 14:33:33    30s] routeSelectNet set to "gnd vdd"
[03/19 14:33:33    30s] routeSpecial set to true
[03/19 14:33:33    30s] srouteBlockPin set to "useLef"
[03/19 14:33:33    30s] srouteBottomLayerLimit set to 1
[03/19 14:33:33    30s] srouteBottomTargetLayerLimit set to 1
[03/19 14:33:33    30s] srouteConnectConverterPin set to false
[03/19 14:33:33    30s] srouteCrossoverViaBottomLayer set to 1
[03/19 14:33:33    30s] srouteCrossoverViaTopLayer set to 6
[03/19 14:33:33    30s] srouteFollowCorePinEnd set to 3
[03/19 14:33:33    30s] srouteJogControl set to "preferWithChanges differentLayer"
[03/19 14:33:33    30s] sroutePadPinAllPorts set to true
[03/19 14:33:33    30s] sroutePreserveExistingRoutes set to true
[03/19 14:33:33    30s] srouteRoutePowerBarPortOnBothDir set to true
[03/19 14:33:33    30s] srouteStopBlockPin set to "nearestTarget"
[03/19 14:33:33    30s] srouteTopLayerLimit set to 6
[03/19 14:33:33    30s] srouteTopTargetLayerLimit set to 6
[03/19 14:33:33    30s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1522.00 megs.
[03/19 14:33:33    30s] 
[03/19 14:33:33    30s] Reading DB technology information...
[03/19 14:33:33    30s] Finished reading DB technology information.
[03/19 14:33:33    30s] Reading floorplan and netlist information...
[03/19 14:33:33    30s] Finished reading floorplan and netlist information.
[03/19 14:33:33    30s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/19 14:33:33    30s] Read in 831 macros, 148 used
[03/19 14:33:33    30s] Read in 346 components
[03/19 14:33:33    30s]   134 core components: 134 unplaced, 0 placed, 0 fixed
[03/19 14:33:33    30s]   212 pad components: 0 unplaced, 0 placed, 212 fixed
[03/19 14:33:33    30s] Read in 266 logical pins
[03/19 14:33:33    30s] Read in 266 nets
[03/19 14:33:33    30s] Read in 7 special nets, 2 routed
[03/19 14:33:33    30s] Read in 268 terminals
[03/19 14:33:33    30s] 2 nets selected.
[03/19 14:33:33    30s] 
[03/19 14:33:33    30s] Begin power routing ...
[03/19 14:33:33    30s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[03/19 14:33:33    30s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/19 14:33:33    30s] Type 'man IMPSR-1256' for more detail.
[03/19 14:33:33    30s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/19 14:33:33    30s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[03/19 14:33:33    30s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/19 14:33:33    30s] Type 'man IMPSR-1256' for more detail.
[03/19 14:33:33    30s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/19 14:33:33    30s] CPU time for FollowPin 0 seconds
[03/19 14:33:33    30s] CPU time for FollowPin 0 seconds
[03/19 14:33:33    30s]   Number of IO ports routed: 0
[03/19 14:33:33    30s]   Number of Block ports routed: 0
[03/19 14:33:33    30s]   Number of Stripe ports routed: 0
[03/19 14:33:33    30s]   Number of Core ports routed: 1612
[03/19 14:33:33    30s]   Number of Pad ports routed: 0
[03/19 14:33:33    30s]   Number of Power Bump ports routed: 0
[03/19 14:33:33    30s]   Number of Followpin connections: 806
[03/19 14:33:33    30s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1539.00 megs.
[03/19 14:33:33    30s] 
[03/19 14:33:33    30s] 
[03/19 14:33:33    30s] 
[03/19 14:33:33    30s]  Begin updating DB with routing results ...
[03/19 14:33:33    30s]  Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
[03/19 14:33:33    30s] Pin and blockage extraction finished
[03/19 14:33:33    30s] 
[03/19 14:33:33    30s] 
[03/19 14:33:33    30s] sroute post-processing starts at Sun Mar 19 14:33:33 2023
[03/19 14:33:33    30s] The viaGen is rebuilding shadow vias for net gnd.
[03/19 14:33:33    30s] sroute post-processing ends at Sun Mar 19 14:33:33 2023
[03/19 14:33:33    30s] 
[03/19 14:33:33    30s] sroute post-processing starts at Sun Mar 19 14:33:33 2023
[03/19 14:33:33    30s] The viaGen is rebuilding shadow vias for net vdd.
[03/19 14:33:33    30s] sroute post-processing ends at Sun Mar 19 14:33:33 2023
[03/19 14:33:33    30s] sroute: Total CPU time used = 0:0:0
[03/19 14:33:33    30s] sroute: Total Real time used = 0:0:1
[03/19 14:33:33    30s] sroute: Total Memory used = 50.31 megs
[03/19 14:33:33    30s] sroute: Total Peak Memory used = 953.23 megs
[03/19 14:33:33    30s] #spOpts: VtWidth no_cmu 
[03/19 14:33:33    30s] Core basic site is core
[03/19 14:33:34    31s] Estimated cell power/ground rail width = 0.915 um
[03/19 14:33:34    31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:33:34    31s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/19 14:33:34    31s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/19 14:33:35    32s] For 100625 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/19 14:33:35    32s] Inserted 100625 well-taps <FEED1> cells (prefix WELLTAP).
[03/19 14:33:35    32s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/19 14:33:35    32s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/19 14:33:35    32s] 
[03/19 14:33:36    33s] Starting stripe generation ...
[03/19 14:33:36    33s] Non-Default setAddStripeOption Settings :
[03/19 14:33:36    33s]   NONE
[03/19 14:33:36    33s] Stripe generation is complete; vias are now being generated.
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (270.27, 4198.84) (270.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (370.27, 4198.84) (370.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (470.27, 4198.84) (470.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (570.27, 4198.84) (570.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (670.27, 4198.84) (670.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (770.27, 4198.84) (770.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (870.27, 4198.84) (870.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (970.27, 4198.84) (970.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1070.27, 4198.84) (1070.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1170.27, 4198.84) (1170.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1270.27, 4198.84) (1270.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1370.27, 4198.84) (1370.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1470.27, 4198.84) (1470.71, 4199.27)
[03/19 14:33:36    33s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1570.27, 4198.84) (1570.71, 4199.27)
[03/19 14:33:36    34s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1670.27, 4198.84) (1670.71, 4199.27)
[03/19 14:33:37    34s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1770.27, 4198.84) (1770.71, 4199.27)
[03/19 14:33:37    34s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1870.27, 4198.84) (1870.71, 4199.27)
[03/19 14:33:37    34s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1970.27, 4198.84) (1970.71, 4199.27)
[03/19 14:33:37    34s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (2070.27, 4198.84) (2070.71, 4199.27)
[03/19 14:33:37    34s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (2170.27, 4198.84) (2170.71, 4199.27)
[03/19 14:33:37    34s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[03/19 14:33:37    34s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:33:38    35s] The power planner created 99 wires.
[03/19 14:33:38    35s] *** Ending Stripe Generation (totcpu: 0:00:03.0,real: 0:00:03.0, mem: 1018.3M) ***
[03/19 14:33:38    35s] [DEV]innovus 3> source physical/3_pin_clock.tcl 
[03/19 14:34:50    50s] *scInfo: scPctBadScanCell = 100.00%
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/19 14:34:50    50s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/19 14:34:50    50s] *** Starting place_design default flow ***
[03/19 14:34:50    50s] **INFO: Enable pre-place timing setting for timing analysis
[03/19 14:34:50    50s] Set Using Default Delay Limit as 101.
[03/19 14:34:50    50s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/19 14:34:50    50s] Set Default Net Delay as 0 ps.
[03/19 14:34:50    50s] Set Default Net Load as 0 pF. 
[03/19 14:34:50    50s] **INFO: Analyzing IO path groups for slack adjustment
[03/19 14:34:50    51s] Effort level <high> specified for reg2reg_tmp.36229 path_group
[03/19 14:34:50    51s] #################################################################################
[03/19 14:34:50    51s] # Design Stage: PreRoute
[03/19 14:34:50    51s] # Design Name: top
[03/19 14:34:50    51s] # Design Mode: 90nm
[03/19 14:34:50    51s] # Analysis Mode: MMMC Non-OCV 
[03/19 14:34:50    51s] # Parasitics Mode: No SPEF/RCDB
[03/19 14:34:50    51s] # Signoff Settings: SI Off 
[03/19 14:34:50    51s] #################################################################################
[03/19 14:34:51    51s] Calculate delays in Single mode...
[03/19 14:34:51    51s] Topological Sorting (CPU = 0:00:00.0, MEM = 1042.2M, InitMEM = 1042.2M)
[03/19 14:34:51    51s] siFlow : Timing analysis mode is single, using late cdB files
[03/19 14:34:52    53s] **WARN: (IMPESI-3017):	 Multi-driver net instruction_address[0] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_request has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_mask[0] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_mask[3] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_mask[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net instruction_address[1] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_rw_address[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net instruction_address[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[1] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[25] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[0] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[24] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[5] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[29] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[3] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[27] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[4] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[28] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[26] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:34:53    53s] **WARN: (EMS-27):	Message (IMPESI-3017) has exceeded the current message display limit of 20.
[03/19 14:34:53    53s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:34:54    54s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 14:34:54    54s] End delay calculation. (MEM=1231.45 CPU=0:00:01.9 REAL=0:00:02.0)
[03/19 14:34:54    54s] *** CDM Built up (cpu=0:00:03.1  real=0:00:04.0  mem= 1231.4M) ***
[03/19 14:34:54    54s] *** Start delete_buffer_trees ***
[03/19 14:34:54    54s] Info: Detect buffers to remove automatically.
[03/19 14:34:54    54s] Analyzing netlist ...
[03/19 14:34:54    54s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/19 14:34:55    55s] Updating netlist
[03/19 14:34:55    55s] 
[03/19 14:34:55    55s] *summary: 45 instances (buffers/inverters) removed
[03/19 14:34:55    55s] *** Finish delete_buffer_trees (0:00:00.5) ***
[03/19 14:34:55    55s] **INFO: Disable pre-place timing setting for timing analysis
[03/19 14:34:55    55s] Set Using Default Delay Limit as 1000.
[03/19 14:34:55    55s] Set Default Net Delay as 1000 ps.
[03/19 14:34:55    55s] Set Default Net Load as 0.5 pF. 
[03/19 14:34:55    55s] Deleted 0 physical inst  (cell - / prefix -).
[03/19 14:34:55    55s] Did not delete 100625 physical insts as they were marked preplaced.
[03/19 14:34:55    55s] *** Starting "NanoPlace(TM) placement v#2 (mem=1223.4M)" ...
[03/19 14:34:55    55s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/19 14:34:55    55s] Type 'man IMPTS-403' for more detail.
[03/19 14:35:00    60s] *** Build Buffered Sizing Timing Model
[03/19 14:35:00    60s] (cpu=0:00:05.5 mem=1223.4M) ***
[03/19 14:35:01    61s] *** Build Virtual Sizing Timing Model
[03/19 14:35:01    61s] (cpu=0:00:06.5 mem=1223.5M) ***
[03/19 14:35:01    61s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/19 14:35:01    61s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/19 14:35:01    61s] Define the scan chains before using this option.
[03/19 14:35:01    61s] Type 'man IMPSP-9042' for more detail.
[03/19 14:35:01    61s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address1_o is connected to ground net data_rw_address[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:35:01    61s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address0_o is connected to ground net data_rw_address[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:35:01    62s] #std cell=107411 (100625 fixed + 6786 movable) #block=0 (0 floating + 0 preplaced)
[03/19 14:35:01    62s] #ioInst=212 #net=7270 #term=26899 #term/net=3.70, #fixedIo=212, #floatIo=0, #fixedPin=200, #floatPin=64
[03/19 14:35:01    62s] stdCell: 107411 single + 0 double + 0 multi
[03/19 14:35:01    62s] Total standard cell length = 99.5753 (mm), area = 0.4859 (mm^2)
[03/19 14:35:01    62s] Core basic site is core
[03/19 14:35:02    62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:35:02    63s] Apply auto density screen in pre-place stage.
[03/19 14:35:03    63s] Auto density screen increases utilization from 0.019 to 0.019
[03/19 14:35:03    63s] Auto density screen runtime: cpu = 0:00:00.4 real = 0:00:01.0 mem = 1229.6M
[03/19 14:35:03    63s] Average module density = 0.019.
[03/19 14:35:03    63s] Density for the design = 0.019.
[03/19 14:35:03    63s]        = stdcell_area 57431 sites (176566 um^2) / alloc_area 2971591 sites (9135859 um^2).
[03/19 14:35:03    63s] Pin Density = 0.008652.
[03/19 14:35:03    63s]             = total # of pins 26899 / total area 3108910.
[03/19 14:35:03    63s] === lastAutoLevel = 11 
[03/19 14:35:03    64s] Found multi-fanin net instruction_address[31]
[03/19 14:35:03    64s] Found multi-fanin net instruction_address[30]
[03/19 14:35:03    64s] Found multi-fanin net instruction_address[29]
[03/19 14:35:03    64s] Found multi-fanin net instruction_address[28]
[03/19 14:35:03    64s] Found multi-fanin net instruction_address[27]
[03/19 14:35:03    64s] Found multi-fanin net instruction_address[26]
[03/19 14:35:03    64s] Found multi-fanin net instruction_address[25]
[03/19 14:35:03    64s] Found multi-fanin net instruction_address[24]
[03/19 14:35:03    64s] Found multi-fanin net instruction_address[23]
[03/19 14:35:03    64s] Found multi-fanin net instruction_address[22]
[03/19 14:35:03    64s] ......
[03/19 14:35:03    64s] Found 99 (out of 7369) multi-fanin nets.
[03/19 14:35:05    65s] Clock gating cells determined by native netlist tracing.
[03/19 14:35:05    65s] Effort level <high> specified for reg2reg path_group
[03/19 14:35:05    66s] Effort level <high> specified for reg2cgate path_group
[03/19 14:35:08    67s] Iteration  1: Total net bbox = 1.386e+06 (6.45e+05 7.42e+05)
[03/19 14:35:08    67s]               Est.  stn bbox = 1.527e+06 (7.08e+05 8.19e+05)
[03/19 14:35:08    67s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1358.6M
[03/19 14:35:08    67s] Iteration  2: Total net bbox = 1.386e+06 (6.45e+05 7.42e+05)
[03/19 14:35:08    67s]               Est.  stn bbox = 1.527e+06 (7.08e+05 8.19e+05)
[03/19 14:35:08    67s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1358.6M
[03/19 14:35:10    69s] Iteration  3: Total net bbox = 1.140e+06 (5.33e+05 6.07e+05)
[03/19 14:35:10    69s]               Est.  stn bbox = 1.328e+06 (6.32e+05 6.96e+05)
[03/19 14:35:10    69s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1363.6M
[03/19 14:35:10    69s] Total number of setup views is 1.
[03/19 14:35:10    69s] Total number of active setup views is 1.
[03/19 14:35:12    71s] Iteration  4: Total net bbox = 1.098e+06 (5.11e+05 5.87e+05)
[03/19 14:35:12    71s]               Est.  stn bbox = 1.279e+06 (6.07e+05 6.72e+05)
[03/19 14:35:12    71s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1364.6M
[03/19 14:35:13    72s] Iteration  5: Total net bbox = 9.701e+05 (4.40e+05 5.30e+05)
[03/19 14:35:13    72s]               Est.  stn bbox = 1.121e+06 (5.19e+05 6.02e+05)
[03/19 14:35:13    72s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1364.6M
[03/19 14:35:17    76s] Iteration  6: Total net bbox = 8.899e+05 (3.98e+05 4.92e+05)
[03/19 14:35:17    76s]               Est.  stn bbox = 1.018e+06 (4.64e+05 5.53e+05)
[03/19 14:35:17    76s]               cpu = 0:00:02.6 real = 0:00:02.0 mem = 1400.6M
[03/19 14:35:17    76s] 
[03/19 14:35:17    76s] Iteration  7: Total net bbox = 9.957e+05 (4.91e+05 5.04e+05)
[03/19 14:35:17    76s]               Est.  stn bbox = 1.124e+06 (5.58e+05 5.66e+05)
[03/19 14:35:17    76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1400.6M
[03/19 14:35:20    79s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:35:22    81s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:35:22    81s] Iteration  8: Total net bbox = 9.957e+05 (4.91e+05 5.04e+05)
[03/19 14:35:22    81s]               Est.  stn bbox = 1.124e+06 (5.58e+05 5.66e+05)
[03/19 14:35:22    81s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 1400.6M
[03/19 14:35:28    87s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/19 14:35:28    87s] enableMT= 3
[03/19 14:35:28    87s] useHNameCompare= 3 (lazy mode)
[03/19 14:35:28    87s] doMTMainInit= 1
[03/19 14:35:28    87s] doMTFlushLazyWireDelete= 1
[03/19 14:35:28    87s] useFastLRoute= 0
[03/19 14:35:28    87s] useFastCRoute= 1
[03/19 14:35:28    87s] doMTNetInitAdjWires= 1
[03/19 14:35:28    87s] wireMPoolNoThreadCheck= 1
[03/19 14:35:28    87s] allMPoolNoThreadCheck= 1
[03/19 14:35:28    87s] doNotUseMPoolInCRoute= 1
[03/19 14:35:28    87s] doMTSprFixZeroViaCodes= 1
[03/19 14:35:28    87s] doMTDtrRoute1CleanupA= 1
[03/19 14:35:28    87s] doMTDtrRoute1CleanupB= 1
[03/19 14:35:28    87s] doMTWireLenCalc= 0
[03/19 14:35:28    87s] doSkipQALenRecalc= 1
[03/19 14:35:28    87s] doMTMainCleanup= 1
[03/19 14:35:28    87s] doMTMoveCellTermsToMSLayer= 1
[03/19 14:35:28    87s] doMTConvertWiresToNewViaCode= 1
[03/19 14:35:28    87s] doMTRemoveAntenna= 1
[03/19 14:35:28    87s] doMTCheckConnectivity= 1
[03/19 14:35:28    87s] enableRuntimeLog= 0
[03/19 14:35:28    88s] Congestion driven padding in post-place stage.
[03/19 14:35:29    88s] Congestion driven padding increases utilization from 0.033 to 0.033
[03/19 14:35:29    88s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 1400.6M
[03/19 14:35:31    90s] Iteration  9: Total net bbox = 1.044e+06 (5.41e+05 5.03e+05)
[03/19 14:35:31    90s]               Est.  stn bbox = 1.215e+06 (6.48e+05 5.67e+05)
[03/19 14:35:31    90s]               cpu = 0:00:09.5 real = 0:00:09.0 mem = 1400.6M
[03/19 14:35:33    92s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:35:36    95s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:35:36    95s] Iteration 10: Total net bbox = 1.044e+06 (5.41e+05 5.03e+05)
[03/19 14:35:36    95s]               Est.  stn bbox = 1.215e+06 (6.48e+05 5.67e+05)
[03/19 14:35:36    95s]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 1400.6M
[03/19 14:35:41   100s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/19 14:35:41   100s] Congestion driven padding in post-place stage.
[03/19 14:35:42   101s] Congestion driven padding increases utilization from 0.033 to 0.033
[03/19 14:35:42   101s] Congestion driven padding runtime: cpu = 0:00:00.4 real = 0:00:01.0 mem = 1400.6M
[03/19 14:35:43   102s] Iteration 11: Total net bbox = 1.066e+06 (5.49e+05 5.17e+05)
[03/19 14:35:43   102s]               Est.  stn bbox = 1.254e+06 (6.63e+05 5.92e+05)
[03/19 14:35:43   102s]               cpu = 0:00:07.8 real = 0:00:07.0 mem = 1404.6M
[03/19 14:35:46   105s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:35:48   107s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:35:48   107s] Iteration 12: Total net bbox = 1.066e+06 (5.49e+05 5.17e+05)
[03/19 14:35:48   107s]               Est.  stn bbox = 1.254e+06 (6.63e+05 5.92e+05)
[03/19 14:35:48   107s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 1404.6M
[03/19 14:35:52   111s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/19 14:35:53   112s] Congestion driven padding in post-place stage.
[03/19 14:35:53   112s] Congestion driven padding increases utilization from 0.033 to 0.033
[03/19 14:35:53   112s] Congestion driven padding runtime: cpu = 0:00:00.4 real = 0:00:00.0 mem = 1404.6M
[03/19 14:35:55   114s] Iteration 13: Total net bbox = 1.079e+06 (5.46e+05 5.33e+05)
[03/19 14:35:55   114s]               Est.  stn bbox = 1.269e+06 (6.58e+05 6.11e+05)
[03/19 14:35:55   114s]               cpu = 0:00:07.0 real = 0:00:07.0 mem = 1420.6M
[03/19 14:35:55   114s] Iteration 14: Total net bbox = 1.079e+06 (5.46e+05 5.33e+05)
[03/19 14:35:55   114s]               Est.  stn bbox = 1.269e+06 (6.58e+05 6.11e+05)
[03/19 14:35:55   114s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1420.6M
[03/19 14:35:59   118s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/19 14:35:59   118s] Congestion driven padding in post-place stage.
[03/19 14:36:00   119s] Congestion driven padding increases utilization from 0.033 to 0.033
[03/19 14:36:00   119s] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:01.0 mem = 1420.8M
[03/19 14:36:01   120s] Iteration 15: Total net bbox = 1.087e+06 (5.48e+05 5.39e+05)
[03/19 14:36:01   120s]               Est.  stn bbox = 1.277e+06 (6.59e+05 6.19e+05)
[03/19 14:36:01   120s]               cpu = 0:00:06.5 real = 0:00:06.0 mem = 1424.8M
[03/19 14:36:04   123s] nrCritNet: 4.99% ( 363 / 7270 ) cutoffSlk: 222.6ps stdDelay: 36.4ps
[03/19 14:36:06   125s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:36:06   125s] Iteration 16: Total net bbox = 1.091e+06 (5.50e+05 5.40e+05)
[03/19 14:36:06   125s]               Est.  stn bbox = 1.281e+06 (6.61e+05 6.20e+05)
[03/19 14:36:06   125s]               cpu = 0:00:05.2 real = 0:00:05.0 mem = 1424.8M
[03/19 14:36:22   141s] Iteration 17: Total net bbox = 1.134e+06 (5.64e+05 5.70e+05)
[03/19 14:36:22   141s]               Est.  stn bbox = 1.327e+06 (6.77e+05 6.50e+05)
[03/19 14:36:22   141s]               cpu = 0:00:15.6 real = 0:00:16.0 mem = 1488.9M
[03/19 14:36:22   141s] Iteration 18: Total net bbox = 1.134e+06 (5.64e+05 5.70e+05)
[03/19 14:36:22   141s]               Est.  stn bbox = 1.327e+06 (6.77e+05 6.50e+05)
[03/19 14:36:22   141s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1489.0M
[03/19 14:36:22   141s] Iteration 19: Total net bbox = 1.134e+06 (5.64e+05 5.70e+05)
[03/19 14:36:22   141s]               Est.  stn bbox = 1.327e+06 (6.77e+05 6.50e+05)
[03/19 14:36:22   141s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1489.0M
[03/19 14:36:22   141s] *** cost = 1.134e+06 (5.64e+05 5.70e+05) (cpu for global=0:01:16) real=0:01:17***
[03/19 14:36:22   141s] Info: 40 clock gating cells identified, 40 (on average) moved
[03/19 14:36:23   142s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address1_o is connected to ground net data_rw_address[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:36:23   142s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address0_o is connected to ground net data_rw_address[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:36:23   142s] top
[03/19 14:36:23   142s] Core Placement runtime cpu: 0:00:50.8 real: 0:00:49.0
[03/19 14:36:23   142s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/19 14:36:23   142s] Type 'man IMPSP-9025' for more detail.
[03/19 14:36:23   142s] #spOpts: mergeVia=F 
[03/19 14:36:23   142s] Core basic site is core
[03/19 14:36:23   142s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:36:24   143s] *** Starting refinePlace (0:02:23 mem=1383.6M) ***
[03/19 14:36:24   143s] Total net length = 1.020e+06 (5.251e+05 4.949e+05) (ext = 4.621e+05)
[03/19 14:36:24   143s] # spcSbClkGt: 40
[03/19 14:36:24   143s] Starting refinePlace ...
[03/19 14:36:24   143s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 14:36:24   143s] default core: bins with density >  0.75 =    0 % ( 0 / 4131 )
[03/19 14:36:24   143s] Density distribution unevenness ratio = 93.826%
[03/19 14:36:25   144s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 14:36:25   144s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1383.6MB) @(0:02:23 - 0:02:24).
[03/19 14:36:25   144s] Move report: preRPlace moves 6786 insts, mean move: 2.43 um, max move: 43.55 um
[03/19 14:36:25   144s] 	Max move on inst (top_INST/integer_file_instance_Q_reg[25][30]): (1897.32, 2078.97) --> (1938.51, 2081.32)
[03/19 14:36:25   144s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/19 14:36:25   144s] 	Violation at original loc: Placement Blockage Violation
[03/19 14:36:25   144s] wireLenOptFixPriorityInst 0 inst fixed
[03/19 14:36:25   144s] Placement tweakage begins.
[03/19 14:36:25   144s] wire length = 1.144e+06
[03/19 14:36:26   145s] wire length = 1.124e+06
[03/19 14:36:26   145s] Placement tweakage ends.
[03/19 14:36:26   145s] Move report: tweak moves 1656 insts, mean move: 12.68 um, max move: 63.45 um
[03/19 14:36:26   145s] 	Max move on inst (top_INST/integer_file_instance_Q_reg[2][2]): (1575.63, 2393.64) --> (1595.16, 2349.72)
[03/19 14:36:26   145s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=1383.6MB) @(0:02:24 - 0:02:25).
[03/19 14:36:26   145s] Move report: legalization moves 1 insts, mean move: 4.41 um, max move: 4.41 um
[03/19 14:36:26   145s] 	Max move on inst (top_INST/integer_file_instance_g32387): (1872.99, 2286.28) --> (1877.40, 2286.28)
[03/19 14:36:26   145s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1383.6MB) @(0:02:25 - 0:02:25).
[03/19 14:36:26   145s] Move report: Detail placement moves 6786 insts, mean move: 4.81 um, max move: 49.84 um
[03/19 14:36:26   145s] 	Max move on inst (top_INST/g4694): (2685.82, 3145.70) --> (2686.32, 3096.36)
[03/19 14:36:26   145s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1383.6MB
[03/19 14:36:26   145s] Statistics of distance of Instance movement in refine placement:
[03/19 14:36:26   145s]   maximum (X+Y) =        49.84 um
[03/19 14:36:26   145s]   inst (top_INST/g4694) with max move: (2685.82, 3145.7) -> (2686.32, 3096.36)
[03/19 14:36:26   145s]   mean    (X+Y) =         4.81 um
[03/19 14:36:26   145s] Total instances flipped for WireLenOpt: 344
[03/19 14:36:26   145s] Summary Report:
[03/19 14:36:26   145s] Instances move: 6786 (out of 6786 movable)
[03/19 14:36:26   145s] Mean displacement: 4.81 um
[03/19 14:36:26   145s] Max displacement: 49.84 um (Instance: top_INST/g4694) ([03/19 14:36:26   145s] Total instances moved : 6786
2685.82, 3145.7) -> (2686.32, 3096.36)
[03/19 14:36:26   145s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: AO222X1
[03/19 14:36:26   145s] Total net length = 1.007e+06 (5.134e+05 4.933e+05) (ext = 4.620e+05)
[03/19 14:36:26   145s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1383.6MB
[03/19 14:36:26   145s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=1383.6MB) @(0:02:23 - 0:02:25).
[03/19 14:36:26   145s] *** Finished refinePlace (0:02:25 mem=1383.6M) ***
[03/19 14:36:26   145s] Total net length = 1.006e+06 (5.128e+05 4.936e+05) (ext = 4.621e+05)
[03/19 14:36:26   145s] *** End of Placement (cpu=0:01:30, real=0:01:31, mem=1383.6M) ***
[03/19 14:36:26   145s] #spOpts: mergeVia=F 
[03/19 14:36:26   145s] Core basic site is core
[03/19 14:36:26   145s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:36:27   146s] default core: bins with density >  0.75 =    0 % ( 0 / 4131 )
[03/19 14:36:27   146s] Density distribution unevenness ratio = 34.120%
[03/19 14:36:27   146s] *** Free Virtual Timing Model ...(mem=1383.6M)
[03/19 14:36:27   146s] Starting IO pin assignment...
[03/19 14:36:27   146s] The design is not routed. Using flight-line based method for pin assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 256.81) to (0.00, 317.20) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in0_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 256.81) to (0.00, 317.20) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in0_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 436.76) to (0.00, 497.15) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in3_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 436.76) to (0.00, 497.15) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in3_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 616.71) to (0.00, 677.10) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in6_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 616.71) to (0.00, 677.10) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in6_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 736.88) to (0.00, 797.27) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in8_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 736.88) to (0.00, 797.27) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in8_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 916.83) to (0.00, 977.22) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in11_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 916.83) to (0.00, 977.22) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in11_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 1096.78) to (0.00, 1157.17) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in14_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 1096.78) to (0.00, 1157.17) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in14_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 1276.73) to (0.00, 1337.12) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in17_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 1276.73) to (0.00, 1337.12) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in17_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 1396.90) to (0.00, 1457.29) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in19_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 1396.90) to (0.00, 1457.29) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in19_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 1576.85) to (0.00, 1637.24) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in22_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 1576.85) to (0.00, 1637.24) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in22_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 1756.80) to (0.00, 1817.19) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in25_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 1756.80) to (0.00, 1817.19) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in25_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:36:27   146s] **WARN: (EMS-27):	Message (IMPPTN-1754) has exceeded the current message display limit of 20.
[03/19 14:36:27   146s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:36:28   147s] Completed IO pin assignment.
[03/19 14:36:28   147s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 14:36:28   147s] UM:                                                                   final
[03/19 14:36:28   147s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 14:36:28   147s] UM:                                                                   global_place
[03/19 14:36:29   147s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/19 14:36:29   147s] Starting congestion repair ...
[03/19 14:36:29   148s] (I)       Reading DB...
[03/19 14:36:29   148s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address1_o is connected to ground net data_rw_address[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:36:29   148s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address0_o is connected to ground net data_rw_address[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:36:29   148s] (I)       congestionReportName   : 
[03/19 14:36:29   148s] [NR-eagl] buildTerm2TermWires    : 1
[03/19 14:36:29   148s] [NR-eagl] doTrackAssignment      : 1
[03/19 14:36:29   148s] (I)       dumpBookshelfFiles     : 0
[03/19 14:36:29   148s] [NR-eagl] numThreads             : 1
[03/19 14:36:29   148s] [NR-eagl] honorMsvRouteConstraint: false
[03/19 14:36:29   148s] (I)       honorPin               : false
[03/19 14:36:29   148s] (I)       honorPinGuide          : true
[03/19 14:36:29   148s] (I)       honorPartition         : false
[03/19 14:36:29   148s] (I)       allowPartitionCrossover: false
[03/19 14:36:29   148s] (I)       honorSingleEntry       : true
[03/19 14:36:29   148s] (I)       honorSingleEntryStrong : true
[03/19 14:36:29   148s] (I)       handleViaSpacingRule   : false
[03/19 14:36:29   148s] (I)       PDConstraint           : none
[03/19 14:36:29   148s] [NR-eagl] honorClockSpecNDR      : 0
[03/19 14:36:29   148s] (I)       routingEffortLevel     : 3
[03/19 14:36:29   148s] [NR-eagl] minRouteLayer          : 2
[03/19 14:36:29   148s] [NR-eagl] maxRouteLayer          : 2147483647
[03/19 14:36:29   148s] (I)       numRowsPerGCell        : 1
[03/19 14:36:29   148s] (I)       speedUpLargeDesign     : 0
[03/19 14:36:29   148s] (I)       speedUpBlkViolationClean: 0
[03/19 14:36:29   148s] (I)       autoGCellMerging       : 1
[03/19 14:36:29   148s] (I)       multiThreadingTA       : 0
[03/19 14:36:29   148s] (I)       punchThroughDistance   : -1
[03/19 14:36:29   148s] (I)       blockedPinEscape       : 0
[03/19 14:36:29   148s] (I)       blkAwareLayerSwitching : 0
[03/19 14:36:29   148s] (I)       betterClockWireModeling: 0
[03/19 14:36:29   148s] (I)       scenicBound            : 1.15
[03/19 14:36:29   148s] (I)       maxScenicToAvoidBlk    : 100.00
[03/19 14:36:29   148s] (I)       source-to-sink ratio   : 0.00
[03/19 14:36:29   148s] (I)       targetCongestionRatio  : 1.00
[03/19 14:36:29   148s] (I)       layerCongestionRatio   : 0.70
[03/19 14:36:29   148s] (I)       m1CongestionRatio      : 0.10
[03/19 14:36:29   148s] (I)       m2m3CongestionRatio    : 0.70
[03/19 14:36:29   148s] (I)       pinAccessEffort        : 0.10
[03/19 14:36:29   148s] (I)       localRouteEffort       : 1.00
[03/19 14:36:29   148s] (I)       numSitesBlockedByOneVia: 8.00
[03/19 14:36:29   148s] (I)       supplyScaleFactorH     : 1.00
[03/19 14:36:29   148s] (I)       supplyScaleFactorV     : 1.00
[03/19 14:36:29   148s] (I)       highlight3DOverflowFactor: 0.00
[03/19 14:36:29   148s] (I)       skipTrackCommand             : 
[03/19 14:36:29   148s] (I)       readTROption           : true
[03/19 14:36:29   148s] (I)       extraSpacingBothSide   : false
[03/19 14:36:29   148s] [NR-eagl] numTracksPerClockWire  : 0
[03/19 14:36:29   148s] (I)       routeSelectedNetsOnly  : false
[03/19 14:36:29   148s] (I)       before initializing RouteDB syMemory usage = 1404.6 MB
[03/19 14:36:29   148s] (I)       starting read tracks
[03/19 14:36:29   148s] (I)       build grid graph
[03/19 14:36:29   148s] (I)       build grid graph start
[03/19 14:36:29   148s] (I)       build grid graph end
[03/19 14:36:29   148s] [NR-eagl] Layer1 has no routable track
[03/19 14:36:29   148s] [NR-eagl] Layer2 has single uniform track structure
[03/19 14:36:29   148s] [NR-eagl] Layer3 has single uniform track structure
[03/19 14:36:29   148s] [NR-eagl] Layer4 has single uniform track structure
[03/19 14:36:29   148s] [NR-eagl] Layer5 has single uniform track structure
[03/19 14:36:29   148s] [NR-eagl] Layer6 has single uniform track structure
[03/19 14:36:29   148s] (I)       Layer1   numNetMinLayer=7270
[03/19 14:36:29   148s] (I)       Layer2   numNetMinLayer=0
[03/19 14:36:29   148s] (I)       Layer3   numNetMinLayer=0
[03/19 14:36:29   148s] (I)       Layer4   numNetMinLayer=0
[03/19 14:36:29   148s] (I)       Layer5   numNetMinLayer=0
[03/19 14:36:29   148s] (I)       Layer6   numNetMinLayer=0
[03/19 14:36:29   148s] [NR-eagl] numViaLayers=5
[03/19 14:36:29   148s] (I)       end build via table
[03/19 14:36:29   148s] [NR-eagl] numRoutingBlks=0 numInstBlks=22720 numPGBlocks=45297 numBumpBlks=0 numBoundaryFakeBlks=0
[03/19 14:36:29   148s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/19 14:36:29   148s] (I)       num ignored nets =0
[03/19 14:36:29   148s] (I)       readDataFromPlaceDB
[03/19 14:36:29   148s] (I)       Read net information..
[03/19 14:36:29   148s] [NR-eagl] Read numTotalNets=7270  numIgnoredNets=0
[03/19 14:36:29   148s] (I)       Read testcase time = 0.000 seconds
[03/19 14:36:29   148s] 
[03/19 14:36:29   148s] (I)       totalGlobalPin=26609, totalPins=26899
[03/19 14:36:29   148s] (I)       Model blockage into capacity
[03/19 14:36:29   148s] (I)       Read numBlocks=77519  numPreroutedWires=0  numCapScreens=0
[03/19 14:36:29   148s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/19 14:36:29   148s] (I)       blocked area on Layer2 : 4126034047750  (31.01%)
[03/19 14:36:29   148s] (I)       blocked area on Layer3 : 4523594122100  (34.00%)
[03/19 14:36:29   148s] (I)       blocked area on Layer4 : 4242871760500  (31.89%)
[03/19 14:36:29   148s] (I)       blocked area on Layer5 : 4197640566900  (31.55%)
[03/19 14:36:29   148s] (I)       blocked area on Layer6 : 4346469345300  (32.67%)
[03/19 14:36:29   148s] (I)       Modeling time = 0.330 seconds
[03/19 14:36:29   148s] 
[03/19 14:36:29   148s] [NR-eagl] There are 41 clock nets ( 0 with NDR ).
[03/19 14:36:29   148s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1404.6 MB
[03/19 14:36:29   148s] (I)       Layer1  viaCost=200.00
[03/19 14:36:29   148s] (I)       Layer2  viaCost=100.00
[03/19 14:36:29   148s] (I)       Layer3  viaCost=100.00
[03/19 14:36:29   148s] (I)       Layer4  viaCost=100.00
[03/19 14:36:29   148s] (I)       Layer5  viaCost=200.00
[03/19 14:36:29   148s] (I)       ---------------------Grid Graph Info--------------------
[03/19 14:36:29   148s] (I)       routing area        :  (0, 0) - (2974000, 4474000)
[03/19 14:36:29   148s] (I)       core area           :  (270270, 270840) - (2703770, 4199240)
[03/19 14:36:29   148s] (I)       Site Width          :   630  (dbu)
[03/19 14:36:29   148s] (I)       Row Height          :  4880  (dbu)
[03/19 14:36:29   148s] (I)       GCell Width         :  4880  (dbu)
[03/19 14:36:29   148s] (I)       GCell Height        :  4880  (dbu)
[03/19 14:36:29   148s] (I)       grid                :   610   917     6
[03/19 14:36:29   148s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/19 14:36:29   148s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/19 14:36:29   148s] (I)       Default wire width  :   230   280   280   280   280   440
[03/19 14:36:29   148s] (I)       Default wire space  :   230   280   280   280   280   460
[03/19 14:36:29   148s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/19 14:36:29   148s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/19 14:36:29   148s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/19 14:36:29   148s] (I)       Total num of tracks :     0  4721  7334  4721  7334  2360
[03/19 14:36:29   148s] (I)       Num of masks        :     1     1     1     1     1     1
[03/19 14:36:29   148s] (I)       --------------------------------------------------------
[03/19 14:36:29   148s] 
[03/19 14:36:29   148s] (I)       After initializing earlyGlobalRoute syMemory usage = 1427.0 MB
[03/19 14:36:29   148s] (I)       Loading and dumping file time : 0.71 seconds
[03/19 14:36:29   148s] (I)       ============= Initialization =============
[03/19 14:36:29   148s] [NR-eagl] EstWL : 237189
[03/19 14:36:29   148s] 
[03/19 14:36:29   148s] (I)       total 2D Cap : 14370955 = (6440833 H, 7930122 V)
[03/19 14:36:29   148s] (I)       botLay=Layer1  topLay=Layer6  numSeg=19345
[03/19 14:36:29   148s] (I)       ============  Phase 1a Route ============
[03/19 14:36:30   148s] (I)       Phase 1a runs 0.05 seconds
[03/19 14:36:30   148s] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=9
[03/19 14:36:30   148s] [NR-eagl] Usage: 237291 = (99577 H, 137714 V) = (1.55% H, 2.14% V) = (4.859e+05um H, 6.720e+05um V)
[03/19 14:36:30   148s] [NR-eagl] 
[03/19 14:36:30   149s] (I)       ============  Phase 1b Route ============
[03/19 14:36:30   149s] (I)       Phase 1b runs 0.01 seconds
[03/19 14:36:30   149s] [NR-eagl] Usage: 237293 = (99579 H, 137714 V) = (1.55% H, 2.14% V) = (4.859e+05um H, 6.720e+05um V)
[03/19 14:36:30   149s] [NR-eagl] 
[03/19 14:36:30   149s] (I)       ============  Phase 1c Route ============
[03/19 14:36:30   149s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/19 14:36:30   149s] 
[03/19 14:36:30   149s] (I)       Level2 Grid: 122 x 184
[03/19 14:36:30   149s] (I)       Phase 1c runs 0.09 seconds
[03/19 14:36:30   149s] [NR-eagl] Usage: 237400 = (99686 H, 137714 V) = (1.55% H, 2.14% V) = (4.865e+05um H, 6.720e+05um V)
[03/19 14:36:30   149s] [NR-eagl] 
[03/19 14:36:30   149s] (I)       ============  Phase 1d Route ============
[03/19 14:36:30   149s] (I)       Phase 1d runs 0.03 seconds
[03/19 14:36:30   149s] [NR-eagl] Usage: 237402 = (99688 H, 137714 V) = (1.55% H, 2.14% V) = (4.865e+05um H, 6.720e+05um V)
[03/19 14:36:30   149s] [NR-eagl] 
[03/19 14:36:30   149s] (I)       ============  Phase 1e Route ============
[03/19 14:36:30   149s] (I)       Phase 1e runs 0.00 seconds
[03/19 14:36:30   149s] [NR-eagl] Usage: 237512 = (99800 H, 137712 V) = (1.55% H, 2.14% V) = (4.870e+05um H, 6.720e+05um V)
[03/19 14:36:30   149s] [NR-eagl] 
[03/19 14:36:30   149s] (I)       [03/19 14:36:30   149s] [NR-eagl] earlyGlobalRoute overflow: 0.02% H + 0.00% V
[03/19 14:36:30   149s] 
============  Phase 1l Route ============
[03/19 14:36:30   149s] (I)       dpBasedLA: time=0.08  totalOF=5746588  totalVia=59257  totalWL=237509  total(Via+WL)=296766 
[03/19 14:36:30   149s] (I)       Total Global Routing Runtime: 0.56 seconds
[03/19 14:36:30   149s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/19 14:36:30   149s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/19 14:36:30   149s] 
[03/19 14:36:30   149s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/19 14:36:30   149s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/19 14:36:30   149s] 
[03/19 14:36:30   149s] ** np local hotspot detection info verbose **
[03/19 14:36:30   149s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/19 14:36:30   149s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/19 14:36:30   149s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/19 14:36:30   149s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/19 14:36:30   149s] 
[03/19 14:36:30   149s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/19 14:36:30   149s] Skipped repairing congestion.
[03/19 14:36:30   149s] (I)       ============= track Assignment ============
[03/19 14:36:30   149s] (I)       extract Global 3D Wires
[03/19 14:36:30   149s] (I)       Extract Global WL : time=0.01
[03/19 14:36:30   149s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/19 14:36:30   149s] (I)       track assignment initialization runtime=112593 millisecond
[03/19 14:36:30   149s] (I)       #threads=1 for track assignment
[03/19 14:36:30   149s] (I)       track assignment kernel runtime=176917 millisecond
[03/19 14:36:30   149s] (I)       End Greedy Track Assignment
[03/19 14:36:30   149s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 26835
[03/19 14:36:30   149s] [NR-eagl] Layer2(MET2)(V) length: 3.077948e+05um, number of vias: 36651
[03/19 14:36:30   149s] [NR-eagl] Layer3(MET3)(H) length: 3.006264e+05um, number of vias: 5767
[03/19 14:36:30   149s] [NR-eagl] Layer4(MET4)(V) length: 3.545250e+05um, number of vias: 3019
[03/19 14:36:30   149s] [NR-eagl] Layer5(MET5)(H) length: 1.903367e+05um, number of vias: 165
[03/19 14:36:30   149s] [NR-eagl] Layer6(METTP)(V) length: 1.669570e+04um, number of vias: 0
[03/19 14:36:30   149s] [NR-eagl] Total length: 1.169979e+06um, number of vias: 72437
[03/19 14:36:30   149s] End of congRepair (cpu=0:00:01.9, real=0:00:01.0)
[03/19 14:36:30   149s] *** Finishing place_design default flow ***
[03/19 14:36:30   149s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/19 14:36:30   149s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/19 14:36:30   149s] ***** Total cpu  0:1:39
[03/19 14:36:30   149s] ***** Total real time  0:1:40
[03/19 14:36:30   149s] **place_design ... cpu = 0: 1:39, real = 0: 1:40, mem = 1254.1M **
[03/19 14:36:31   150s] 
[03/19 14:36:31   150s] *** Summary of all messages that are not suppressed in this session:
[03/19 14:36:31   150s] Severity  ID               Count  Summary                                  
[03/19 14:36:31   150s] WARNING   IMPPTN-1754        116  %.2f%% of possible pin-positions on laye...
[03/19 14:36:31   150s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/19 14:36:31   150s] WARNING   IMPDB-2078           6  Output pin %s of instance %s is connecte...
[03/19 14:36:31   150s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/19 14:36:31   150s] WARNING   IMPESI-3017        100   %s.                                     
[03/19 14:36:31   150s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/19 14:36:31   150s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/19 14:36:31   150s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/19 14:36:31   150s] *** Message Summary: 226 warning(s), 2 error(s)
[03/19 14:36:31   150s] 
[03/19 14:36:31   150s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 14:36:31   150s] UM:                                                                   final
[03/19 14:36:32   151s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 14:36:32   151s] UM:        150.39            246                                      place_design
[03/19 14:36:32   151s] **WARN: (IMPPTN-1235):	Cannot find pin {instruction_address[0]} instruction_address[1] on partition top
[03/19 14:36:32   151s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/19 14:36:32   151s] Successfully spread [32] pins.
[03/19 14:36:32   151s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1262.7M).
[03/19 14:36:32   151s] **WARN: (IMPPTN-1235):	Cannot find pin interrupt_request_internal on partition top
[03/19 14:36:32   151s] To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/19 14:36:32   151s] Selected [38] pin for spreading. Could not spread (38 out of 38) pins because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[03/19 14:36:32   151s] 
[03/19 14:36:32   151s] Following pins are not spread:
[03/19 14:36:32   151s]   data_write_mask[0]
[03/19 14:36:32   151s]   data_write_mask[1]
[03/19 14:36:32   151s]   data_write_mask[2]
[03/19 14:36:32   151s]   data_write_mask[3]
[03/19 14:36:32   151s]   interrupt_request_external
[03/19 14:36:32   151s]   interrupt_request_software
[03/19 14:36:32   151s]   boot_address[0]
[03/19 14:36:32   151s]   boot_address[1]
[03/19 14:36:32   151s]   boot_address[2]
[03/19 14:36:32   151s]   boot_address[3]
[03/19 14:36:32   151s]   boot_address[4]
[03/19 14:36:32   151s]   boot_address[5]
[03/19 14:36:32   151s]   boot_address[6]
[03/19 14:36:32   151s]   boot_address[7]
[03/19 14:36:32   151s]   boot_address[8]
[03/19 14:36:32   151s]   boot_address[9]
[03/19 14:36:32   151s]   boot_address[10]
[03/19 14:36:32   151s]   boot_address[11]
[03/19 14:36:32   151s]   boot_address[12]
[03/19 14:36:32   151s]   boot_address[13]
[03/19 14:36:32   151s]   boot_address[14]
[03/19 14:36:32   151s]   boot_address[15]
[03/19 14:36:32   151s]   boot_address[16]
[03/19 14:36:32   151s]   boot_address[17]
[03/19 14:36:32   151s]   boot_address[18]
[03/19 14:36:32   151s]   boot_address[19]
[03/19 14:36:32   151s]   boot_address[20]
[03/19 14:36:32   151s]   boot_address[21]
[03/19 14:36:32   151s]   boot_address[22]
[03/19 14:36:32   151s]   boot_address[23]
[03/19 14:36:32   151s]   boot_address[24]
[03/19 14:36:32   151s]   boot_address[25]
[03/19 14:36:32   151s]   boot_address[26]
[03/19 14:36:32   151s]   boot_address[27]
[03/19 14:36:32   151s]   boot_address[28]
[03/19 14:36:32   151s]   boot_address[29]
[03/19 14:36:32   151s]   boot_address[30]
[03/19 14:36:32   151s]   boot_address[31]
[03/19 14:36:32   151s] editPin : finished (cpu = 0:00:00.3 real = 0:00:00.0, mem = 1262.7M).
[03/19 14:36:32   151s] [DEV]innovus 4> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 901.73 (MB), peak = 1134.15 (MB)
[03/19 14:36:59   156s] #**INFO: setDesignMode -flowEffort standard
[03/19 14:36:59   156s] #**INFO: mulit-cut via swapping is disabled by user.
[03/19 14:36:59   156s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/19 14:36:59   156s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/19 14:36:59   156s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/19 14:36:59   156s] #spOpts: no_cmu 
[03/19 14:36:59   156s] Core basic site is core
[03/19 14:36:59   156s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:37:00   156s] Begin checking placement ... (start mem=1267.7M, init mem=1267.7M)
[03/19 14:37:00   157s] *info: Placed = 107411         (Fixed = 100625)
[03/19 14:37:00   157s] *info: Unplaced = 0           
[03/19 14:37:00   157s] Placement Density:1.91%(176566/9248671)
[03/19 14:37:00   157s] Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.3; mem=1267.7M)
[03/19 14:37:00   157s] #**INFO: auto set of routeWithTimingDriven to true
[03/19 14:37:00   157s] #**INFO: auto set of routeWithSiDriven to true
[03/19 14:37:00   157s] 
[03/19 14:37:00   157s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/19 14:37:00   157s] *** Changed status on (0) nets in Clock.
[03/19 14:37:00   157s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1267.7M) ***
[03/19 14:37:00   157s] 
[03/19 14:37:00   157s] globalRoute
[03/19 14:37:00   157s] 
[03/19 14:37:00   157s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/19 14:37:00   157s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/19 14:37:00   157s] #setNanoRouteMode -routeWithSiDriven true
[03/19 14:37:00   157s] #setNanoRouteMode -routeWithTimingDriven true
[03/19 14:37:00   157s] #Start globalRoute on Sun Mar 19 14:37:00 2023
[03/19 14:37:00   157s] #
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[03/19 14:37:00   157s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/19 14:37:00   157s] #To increase the message display limit, refer to the product command reference manual.
[03/19 14:37:02   159s] Updating RC grid for preRoute extraction ...
[03/19 14:37:02   159s] Initializing multi-corner capacitance tables ... 
[03/19 14:37:02   159s] Initializing multi-corner resistance tables ...
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_clock_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_reset_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_boot_address0_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDDR of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDDO of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin VDD of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin GNDR of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (NRIG-34) Power/Ground pin GNDO of instance IOPADS_INST/PAD_boot_address1_i is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[03/19 14:37:02   160s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[03/19 14:37:02   160s] #To increase the message display limit, refer to the product command reference manual.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[0] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[10] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[11] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[12] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[13] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[14] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[15] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[16] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[17] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[18] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[19] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[1] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[20] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[21] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[22] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[23] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[24] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[25] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[26] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (NRDB-733) PIN boot_address[27] in CELL_VIEW top,init does not have physical port.
[03/19 14:37:03   160s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[03/19 14:37:03   160s] #To increase the message display limit, refer to the product command reference manual.
[03/19 14:37:03   160s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/19 14:37:03   160s] #Start routing data preparation.
[03/19 14:37:03   160s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/19 14:37:03   160s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
[03/19 14:37:03   160s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/19 14:37:03   160s] #WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
[03/19 14:37:03   160s] #WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
[03/19 14:37:03   160s] #Minimum voltage of a net in the design = 0.000.
[03/19 14:37:03   160s] #Maximum voltage of a net in the design = 1.800.
[03/19 14:37:03   160s] #Voltage range [0.000 - 0.000] has 6 nets.
[03/19 14:37:03   160s] #Voltage range [0.000 - 1.800] has 7650 nets.
[03/19 14:37:06   163s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/19 14:37:06   163s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 14:37:06   163s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 14:37:06   163s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 14:37:06   163s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 14:37:06   163s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/19 14:37:07   164s] #Regenerating Ggrids automatically.
[03/19 14:37:07   164s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/19 14:37:07   164s] #Using automatically generated G-grids.
[03/19 14:37:07   164s] #Done routing data preparation.
[03/19 14:37:07   164s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 946.24 (MB), peak = 1134.15 (MB)
[03/19 14:37:07   164s] #Merging special wires...
[03/19 14:37:07   164s] #Number of eco nets is 0
[03/19 14:37:07   164s] #
[03/19 14:37:07   164s] #Start data preparation...
[03/19 14:37:07   164s] #
[03/19 14:37:07   164s] #Data preparation is done on Sun Mar 19 14:37:07 2023
[03/19 14:37:07   164s] #
[03/19 14:37:07   164s] #Analyzing routing resource...
[03/19 14:37:08   165s] #Routing resource analysis is done on Sun Mar 19 14:37:08 2023
[03/19 14:37:08   165s] #
[03/19 14:37:08   166s] #  Resource Analysis:
[03/19 14:37:08   166s] #
[03/19 14:37:08   166s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/19 14:37:08   166s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/19 14:37:08   166s] #  --------------------------------------------------------------
[03/19 14:37:08   166s] #  Metal 1        H        5354        1980      148995    28.50%
[03/19 14:37:08   166s] #  Metal 2        V        3481        1240      148995    25.50%
[03/19 14:37:08   166s] #  Metal 3        H        5363        1971      148995    34.74%
[03/19 14:37:08   166s] #  Metal 4        V        3489        1232      148995    25.50%
[03/19 14:37:08   166s] #  Metal 5        H        5366        1968      148995    26.92%
[03/19 14:37:08   166s] #  Metal 6        V        1743         617      148995    25.56%
[03/19 14:37:08   166s] #  --------------------------------------------------------------
[03/19 14:37:08   166s] #  Total                  24798      26.53%  893970    27.79%
[03/19 14:37:08   166s] #
[03/19 14:37:08   166s] #
[03/19 14:37:08   166s] #
[03/19 14:37:08   166s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 960.58 (MB), peak = 1134.15 (MB)
[03/19 14:37:08   166s] #
[03/19 14:37:08   166s] #start global routing iteration 1...
[03/19 14:37:09   166s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 963.88 (MB), peak = 1134.15 (MB)
[03/19 14:37:09   166s] #
[03/19 14:37:09   166s] #start global routing iteration 2...
[03/19 14:37:35   193s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1096.37 (MB), peak = 1134.15 (MB)
[03/19 14:37:35   193s] #
[03/19 14:37:35   193s] #start global routing iteration 3...
[03/19 14:37:44   201s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1106.01 (MB), peak = 1134.15 (MB)
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #Total number of trivial nets (e.g. < 2 pins) = 386 (skipped).
[03/19 14:37:44   201s] #Total number of routable nets = 7270.
[03/19 14:37:44   201s] #Total number of nets in the design = 7656.
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #7270 routable nets have only global wires.
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #Routed nets constraints summary:
[03/19 14:37:44   201s] #-----------------------------
[03/19 14:37:44   201s] #        Rules   Unconstrained  
[03/19 14:37:44   201s] #-----------------------------
[03/19 14:37:44   201s] #      Default            7270  
[03/19 14:37:44   201s] #-----------------------------
[03/19 14:37:44   201s] #        Total            7270  
[03/19 14:37:44   201s] #-----------------------------
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #Routing constraints summary of the whole design:
[03/19 14:37:44   201s] #-----------------------------
[03/19 14:37:44   201s] #        Rules   Unconstrained  
[03/19 14:37:44   201s] #-----------------------------
[03/19 14:37:44   201s] #      Default            7270  
[03/19 14:37:44   201s] #-----------------------------
[03/19 14:37:44   201s] #        Total            7270  
[03/19 14:37:44   201s] #-----------------------------
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #                 OverCon       OverCon       OverCon          
[03/19 14:37:44   201s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/19 14:37:44   201s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[03/19 14:37:44   201s] #  ------------------------------------------------------------
[03/19 14:37:44   201s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 14:37:44   201s] #   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 14:37:44   201s] #   Metal 3    263(0.24%)    208(0.19%)      6(0.01%)   (0.44%)
[03/19 14:37:44   201s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 14:37:44   201s] #   Metal 5     67(0.06%)      0(0.00%)      0(0.00%)   (0.06%)
[03/19 14:37:44   201s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/19 14:37:44   201s] #  ------------------------------------------------------------
[03/19 14:37:44   201s] #     Total    330(0.05%)    208(0.03%)      6(0.00%)   (0.08%)
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[03/19 14:37:44   201s] #  Overflow after GR: 0.17% H + 0.00% V
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #Complete Global Routing.
[03/19 14:37:44   201s] #Total wire length = 1215341 um.
[03/19 14:37:44   201s] #Total half perimeter of net bounding box = 1103176 um.
[03/19 14:37:44   201s] #Total wire length on LAYER MET1 = 85919 um.
[03/19 14:37:44   201s] #Total wire length on LAYER MET2 = 380764 um.
[03/19 14:37:44   201s] #Total wire length on LAYER MET3 = 171744 um.
[03/19 14:37:44   201s] #Total wire length on LAYER MET4 = 327970 um.
[03/19 14:37:44   201s] #Total wire length on LAYER MET5 = 238537 um.
[03/19 14:37:44   201s] #Total wire length on LAYER METTP = 10406 um.
[03/19 14:37:44   201s] #Total number of vias = 57125
[03/19 14:37:44   201s] #Up-Via Summary (total 57125):
[03/19 14:37:44   201s] #           
[03/19 14:37:44   201s] #-----------------------
[03/19 14:37:44   201s] #  Metal 1        28235
[03/19 14:37:44   201s] #  Metal 2        17301
[03/19 14:37:44   201s] #  Metal 3         6618
[03/19 14:37:44   201s] #  Metal 4         4837
[03/19 14:37:44   201s] #  Metal 5          134
[03/19 14:37:44   201s] #-----------------------
[03/19 14:37:44   201s] #                 57125 
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #Max overcon = 5 tracks.
[03/19 14:37:44   201s] #Total overcon = 0.08%.
[03/19 14:37:44   201s] #Worst layer Gcell overcon rate = 0.44%.
[03/19 14:37:44   201s] #cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1106.05 (MB), peak = 1134.15 (MB)
[03/19 14:37:44   201s] #
[03/19 14:37:44   201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.56 (MB), peak = 1134.15 (MB)
[03/19 14:37:44   201s] #Start Track Assignment.
[03/19 14:37:46   203s] #Done with 15545 horizontal wires in 4 hboxes and 17381 vertical wires in 3 hboxes.
[03/19 14:37:49   206s] #Done with 3738 horizontal wires in 4 hboxes and 4065 vertical wires in 3 hboxes.
[03/19 14:37:49   206s] #Complete Track Assignment.
[03/19 14:37:49   206s] #Total wire length = 1246465 um.
[03/19 14:37:49   206s] #Total half perimeter of net bounding box = 1103176 um.
[03/19 14:37:49   206s] #Total wire length on LAYER MET1 = 105757 um.
[03/19 14:37:49   206s] #Total wire length on LAYER MET2 = 381398 um.
[03/19 14:37:49   206s] #Total wire length on LAYER MET3 = 178217 um.
[03/19 14:37:49   206s] #Total wire length on LAYER MET4 = 328886 um.
[03/19 14:37:49   206s] #Total wire length on LAYER MET5 = 241824 um.
[03/19 14:37:49   206s] #Total wire length on LAYER METTP = 10383 um.
[03/19 14:37:49   206s] #Total number of vias = 57125
[03/19 14:37:49   206s] #Up-Via Summary (total 57125):
[03/19 14:37:49   206s] #           
[03/19 14:37:49   206s] #-----------------------
[03/19 14:37:49   206s] #  Metal 1        28235
[03/19 14:37:49   206s] #  Metal 2        17301
[03/19 14:37:49   206s] #  Metal 3         6618
[03/19 14:37:49   206s] #  Metal 4         4837
[03/19 14:37:49   206s] #  Metal 5          134
[03/19 14:37:49   206s] #-----------------------
[03/19 14:37:49   206s] #                 57125 
[03/19 14:37:49   206s] #
[03/19 14:37:49   206s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 988.77 (MB), peak = 1134.15 (MB)
[03/19 14:37:49   206s] #
[03/19 14:37:49   206s] #
[03/19 14:37:49   206s] #globalRoute statistics:
[03/19 14:37:49   206s] #Cpu time = 00:00:50
[03/19 14:37:49   206s] #Elapsed time = 00:00:49
[03/19 14:37:49   206s] #Increased memory = 32.70 (MB)
[03/19 14:37:49   206s] #Total memory = 934.80 (MB)
[03/19 14:37:49   206s] #Peak memory = 1134.15 (MB)
[03/19 14:37:49   206s] #Number of warnings = 83
[03/19 14:37:49   206s] #Total number of warnings = 83
[03/19 14:37:49   206s] #Number of fails = 0
[03/19 14:37:49   206s] #Total number of fails = 0
[03/19 14:37:49   206s] #Complete globalRoute on Sun Mar 19 14:37:49 2023
[03/19 14:37:49   206s] #
[03/19 14:37:49   206s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 14:37:49   206s] UM:                                                                   final
[03/19 14:37:50   207s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 14:37:50   207s] UM:         56.78             78                                      route_design
[03/19 14:37:50   207s] #routeDesign: cpu time = 00:00:52, elapsed time = 00:00:51, memory = 928.93 (MB), peak = 1134.15 (MB)
[03/19 14:37:50   207s] *** Message Summary: 0 warning(s), 0 error(s)
[03/19 14:37:50   207s] 
[03/19 14:37:50   207s] 
[03/19 14:37:50   207s] detailRoute
[03/19 14:37:50   207s] 
[03/19 14:37:50   207s] #Start detailRoute on Sun Mar 19 14:37:50 2023
[03/19 14:37:50   207s] #
[03/19 14:37:52   209s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/19 14:37:52   209s] #Start routing data preparation.
[03/19 14:37:52   209s] #Minimum voltage of a net in the design = 0.000.
[03/19 14:37:52   209s] #Maximum voltage of a net in the design = 1.800.
[03/19 14:37:52   209s] #Voltage range [0.000 - 0.000] has 6 nets.
[03/19 14:37:52   209s] #Voltage range [0.000 - 1.800] has 7650 nets.
[03/19 14:37:52   209s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/19 14:37:52   209s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 14:37:52   209s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 14:37:52   209s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 14:37:52   209s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 14:37:52   209s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/19 14:37:53   210s] #Using user defined Ggrids in DB.
[03/19 14:37:53   210s] #Done routing data preparation.
[03/19 14:37:53   210s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 954.78 (MB), peak = 1134.15 (MB)
[03/19 14:37:53   210s] #Merging special wires...
[03/19 14:37:53   211s] #
[03/19 14:37:53   211s] #Start Detail Routing..
[03/19 14:37:53   211s] #start initial detail routing ...
[03/19 14:38:00   217s] #    completing 10% with 122 violations
[03/19 14:38:00   217s] #    cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1070.71 (MB), peak = 1134.15 (MB)
[03/19 14:38:04   221s] #    completing 20% with 372 violations
[03/19 14:38:04   221s] #    cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1035.52 (MB), peak = 1134.15 (MB)
[03/19 14:38:08   225s] #    completing 30% with 580 violations
[03/19 14:38:08   225s] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1011.01 (MB), peak = 1134.15 (MB)
[03/19 14:38:19   236s] #    completing 40% with 803 violations
[03/19 14:38:19   236s] #    cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1011.34 (MB), peak = 1134.15 (MB)
[03/19 14:39:00   278s] #    completing 50% with 1028 violations
[03/19 14:39:00   278s] #    cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1014.67 (MB), peak = 1134.15 (MB)
[03/19 14:39:13   290s] #    completing 60% with 1266 violations
[03/19 14:39:13   290s] #    cpu time = 00:01:19, elapsed time = 00:01:20, memory = 1005.93 (MB), peak = 1134.15 (MB)
[03/19 14:39:18   295s] #    completing 70% with 1475 violations
[03/19 14:39:18   295s] #    cpu time = 00:01:24, elapsed time = 00:01:24, memory = 1013.91 (MB), peak = 1134.15 (MB)
[03/19 14:39:22   299s] #    completing 80% with 1701 violations
[03/19 14:39:22   299s] #    cpu time = 00:01:28, elapsed time = 00:01:28, memory = 1009.27 (MB), peak = 1134.15 (MB)
[03/19 14:39:25   302s] #    completing 90% with 1898 violations
[03/19 14:39:25   302s] #    cpu time = 00:01:32, elapsed time = 00:01:32, memory = 1005.11 (MB), peak = 1134.15 (MB)
[03/19 14:39:32   309s] #    completing 100% with 2403 violations
[03/19 14:39:32   309s] #    cpu time = 00:01:38, elapsed time = 00:01:38, memory = 998.83 (MB), peak = 1134.15 (MB)
[03/19 14:39:32   309s] #    number of violations = 2403
[03/19 14:39:32   309s] #
[03/19 14:39:32   309s] #    By Layer and Type :
[03/19 14:39:32   309s] #	         MetSpc    Short   CShort      Mar   WreExt   Totals
[03/19 14:39:32   309s] #	MET1         67      283        0        0        0      350
[03/19 14:39:32   309s] #	MET2          0      173        0       10        3      186
[03/19 14:39:32   309s] #	MET3        198      785        1       11        1      996
[03/19 14:39:32   309s] #	MET4        120      312        0        4        0      436
[03/19 14:39:32   309s] #	MET5         75      360        0        0        0      435
[03/19 14:39:32   309s] #	Totals      460     1913        1       25        4     2403
[03/19 14:39:32   309s] #cpu time = 00:01:38, elapsed time = 00:01:39, memory = 999.05 (MB), peak = 1134.15 (MB)
[03/19 14:39:32   309s] #start 1st optimization iteration ...
[03/19 14:39:36   313s] #    completing 10% with 2554 violations
[03/19 14:39:36   313s] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 988.58 (MB), peak = 1134.15 (MB)
[03/19 14:39:40   317s] #    completing 20% with 2913 violations
[03/19 14:39:40   317s] #    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 990.49 (MB), peak = 1134.15 (MB)
[03/19 14:39:44   321s] #    completing 30% with 3245 violations
[03/19 14:39:44   321s] #    cpu time = 00:00:12, elapsed time = 00:00:12, memory = 989.48 (MB), peak = 1134.15 (MB)
[03/19 14:39:48   325s] #    completing 40% with 3546 violations
[03/19 14:39:48   325s] #    cpu time = 00:00:16, elapsed time = 00:00:16, memory = 989.36 (MB), peak = 1134.15 (MB)
[03/19 14:39:52   329s] #    completing 50% with 3837 violations
[03/19 14:39:52   329s] #    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 990.46 (MB), peak = 1134.15 (MB)
[03/19 14:39:55   332s] #    completing 60% with 4135 violations
[03/19 14:39:55   332s] #    cpu time = 00:00:23, elapsed time = 00:00:23, memory = 992.09 (MB), peak = 1134.15 (MB)
[03/19 14:39:59   336s] #    completing 70% with 4406 violations
[03/19 14:39:59   336s] #    cpu time = 00:00:27, elapsed time = 00:00:27, memory = 992.79 (MB), peak = 1134.15 (MB)
[03/19 14:40:03   340s] #    completing 80% with 4708 violations
[03/19 14:40:03   340s] #    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 989.93 (MB), peak = 1134.15 (MB)
[03/19 14:40:07   344s] #    completing 90% with 4987 violations
[03/19 14:40:07   344s] #    cpu time = 00:00:35, elapsed time = 00:00:35, memory = 991.83 (MB), peak = 1134.15 (MB)
[03/19 14:40:11   348s] #    completing 100% with 5164 violations
[03/19 14:40:11   348s] #    cpu time = 00:00:39, elapsed time = 00:00:39, memory = 992.58 (MB), peak = 1134.15 (MB)
[03/19 14:40:11   348s] #    number of violations = 5164
[03/19 14:40:11   348s] #
[03/19 14:40:11   348s] #    By Layer and Type :
[03/19 14:40:11   348s] #	         MetSpc    Short   CShort      Mar   WreExt   Totals
[03/19 14:40:11   348s] #	MET1         85      339        0        0        0      424
[03/19 14:40:11   348s] #	MET2          3      217        0       23        0      243
[03/19 14:40:11   348s] #	MET3        368     1015        1        4        0     1388
[03/19 14:40:11   348s] #	MET4        568     1097        2        6       16     1689
[03/19 14:40:11   348s] #	MET5        444      809        4        0        0     1257
[03/19 14:40:11   348s] #	METTP        68       95        0        0        0      163
[03/19 14:40:11   348s] #	Totals     1536     3572        7       33       16     5164
[03/19 14:40:11   348s] #    number of process antenna violations = 1703
[03/19 14:40:11   348s] #cpu time = 00:00:39, elapsed time = 00:00:39, memory = 992.73 (MB), peak = 1134.15 (MB)
[03/19 14:40:11   348s] #Complete Detail Routing.
[03/19 14:40:11   348s] #Total wire length = 1207038 um.
[03/19 14:40:11   348s] #Total half perimeter of net bounding box = 1103176 um.
[03/19 14:40:11   348s] #Total wire length on LAYER MET1 = 111125 um.
[03/19 14:40:11   348s] #Total wire length on LAYER MET2 = 380560 um.
[03/19 14:40:11   348s] #Total wire length on LAYER MET3 = 175189 um.
[03/19 14:40:11   348s] #Total wire length on LAYER MET4 = 314730 um.
[03/19 14:40:11   348s] #Total wire length on LAYER MET5 = 214852 um.
[03/19 14:40:11   348s] #Total wire length on LAYER METTP = 10581 um.
[03/19 14:40:11   348s] #Total number of vias = 62627
[03/19 14:40:11   348s] #Up-Via Summary (total 62627):
[03/19 14:40:11   348s] #           
[03/19 14:40:11   348s] #-----------------------
[03/19 14:40:11   348s] #  Metal 1        29261
[03/19 14:40:11   348s] #  Metal 2        21957
[03/19 14:40:11   348s] #  Metal 3         6751
[03/19 14:40:11   348s] #  Metal 4         4454
[03/19 14:40:11   348s] #  Metal 5          204
[03/19 14:40:11   348s] #-----------------------
[03/19 14:40:11   348s] #                 62627 
[03/19 14:40:11   348s] #
[03/19 14:40:11   348s] #Total number of DRC violations = 5164
[03/19 14:40:11   348s] #Total number of violations on LAYER MET1 = 424
[03/19 14:40:11   348s] #Total number of violations on LAYER MET2 = 243
[03/19 14:40:11   348s] #Total number of violations on LAYER MET3 = 1388
[03/19 14:40:11   348s] #Total number of violations on LAYER MET4 = 1689
[03/19 14:40:11   348s] #Total number of violations on LAYER MET5 = 1257
[03/19 14:40:11   348s] #Total number of violations on LAYER METTP = 163
[03/19 14:40:11   348s] #Cpu time = 00:02:19
[03/19 14:40:11   348s] #Elapsed time = 00:02:19
[03/19 14:40:11   348s] #Increased memory = 32.28 (MB)
[03/19 14:40:11   348s] #Total memory = 982.84 (MB)
[03/19 14:40:11   348s] #Peak memory = 1134.15 (MB)
[03/19 14:40:12   349s] #
[03/19 14:40:12   349s] #detailRoute statistics:
[03/19 14:40:12   349s] #Cpu time = 00:02:21
[03/19 14:40:12   349s] #Elapsed time = 00:02:22
[03/19 14:40:12   349s] #Increased memory = 38.89 (MB)
[03/19 14:40:12   349s] #Total memory = 967.86 (MB)
[03/19 14:40:12   349s] #Peak memory = 1134.15 (MB)
[03/19 14:40:12   349s] #Number of warnings = 0
[03/19 14:40:12   349s] #Total number of warnings = 83
[03/19 14:40:12   349s] #Number of fails = 0
[03/19 14:40:12   349s] #Total number of fails = 0
[03/19 14:40:12   349s] #Complete detailRoute on Sun Mar 19 14:40:12 2023
[03/19 14:40:12   349s] #
[03/19 14:40:12   349s] 
[03/19 14:40:12   349s] globalDetailRoute
[03/19 14:40:12   349s] 
[03/19 14:40:12   349s] #Start globalDetailRoute on Sun Mar 19 14:40:12 2023
[03/19 14:40:12   349s] #
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[31] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[30] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[29] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[28] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[27] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[26] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[25] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[24] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[23] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[22] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[21] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[20] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[19] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[18] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[17] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[16] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[15] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[13] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (NRIG-44) Imported NET boot_address[12] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/19 14:40:13   349s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/19 14:40:13   349s] #To increase the message display limit, refer to the product command reference manual.
[03/19 14:40:14   351s] #NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
[03/19 14:40:14   351s] #Start routing data preparation.
[03/19 14:40:14   351s] #Minimum voltage of a net in the design = 0.000.
[03/19 14:40:14   351s] #Maximum voltage of a net in the design = 1.800.
[03/19 14:40:14   351s] #Voltage range [0.000 - 0.000] has 6 nets.
[03/19 14:40:14   351s] #Voltage range [0.000 - 1.800] has 7650 nets.
[03/19 14:40:14   351s] # MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
[03/19 14:40:14   351s] # MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 14:40:14   351s] # MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 14:40:14   351s] # MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
[03/19 14:40:14   351s] # MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
[03/19 14:40:14   351s] # METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
[03/19 14:40:15   352s] #Regenerating Ggrids automatically.
[03/19 14:40:16   352s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
[03/19 14:40:16   352s] #Using automatically generated G-grids.
[03/19 14:40:16   352s] #Done routing data preparation.
[03/19 14:40:16   352s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 989.79 (MB), peak = 1134.15 (MB)
[03/19 14:40:16   352s] #Merging special wires...
[03/19 14:40:16   353s] #
[03/19 14:40:16   353s] #Connectivity extraction summary:
[03/19 14:40:16   353s] #168 routed nets are extracted.
[03/19 14:40:16   353s] #7102 routed nets are imported.
[03/19 14:40:16   353s] #386 nets are fixed|skipped|trivial (not extracted).
[03/19 14:40:16   353s] #Total number of nets = 7656.
[03/19 14:40:16   353s] #
[03/19 14:40:16   353s] #WARNING (NRGR-22) Design is already detail routed.
[03/19 14:40:16   353s] #Cpu time = 00:00:02
[03/19 14:40:16   353s] #Elapsed time = 00:00:02
[03/19 14:40:16   353s] #Increased memory = 7.99 (MB)
[03/19 14:40:16   353s] #Total memory = 993.54 (MB)
[03/19 14:40:16   353s] #Peak memory = 1134.15 (MB)
[03/19 14:40:16   353s] #
[03/19 14:40:16   353s] #Start Detail Routing..
[03/19 14:40:16   353s] #start initial detail routing ...
[03/19 14:40:20   357s] #    completing 10% with 5105 violations
[03/19 14:40:20   357s] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1117.54 (MB), peak = 1134.15 (MB)
[03/19 14:40:22   359s] #    completing 20% with 5064 violations
[03/19 14:40:22   359s] #    cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1069.89 (MB), peak = 1134.15 (MB)
[03/19 14:40:24   361s] #    completing 30% with 5021 violations
[03/19 14:40:24   361s] #    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1070.52 (MB), peak = 1134.15 (MB)
[03/19 14:40:29   366s] #    completing 40% with 4983 violations
[03/19 14:40:29   366s] #    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1063.77 (MB), peak = 1134.15 (MB)
[03/19 14:40:39   376s] #    completing 50% with 4943 violations
[03/19 14:40:39   376s] #    cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1050.34 (MB), peak = 1134.15 (MB)
[03/19 14:40:43   380s] #    completing 60% with 4895 violations
[03/19 14:40:43   380s] #    cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1048.43 (MB), peak = 1134.15 (MB)
[03/19 14:40:45   382s] #    completing 70% with 4853 violations
[03/19 14:40:45   382s] #    cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1038.64 (MB), peak = 1134.15 (MB)
[03/19 14:40:48   385s] #    completing 80% with 4813 violations
[03/19 14:40:48   385s] #    cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1046.81 (MB), peak = 1134.15 (MB)
[03/19 14:40:50   386s] #    completing 90% with 4781 violations
[03/19 14:40:50   387s] #    cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1042.27 (MB), peak = 1134.15 (MB)
[03/19 14:40:52   389s] #    completing 100% with 4689 violations
[03/19 14:40:52   389s] #    cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1035.34 (MB), peak = 1134.15 (MB)
[03/19 14:40:52   389s] #    number of violations = 4689
[03/19 14:40:52   389s] #
[03/19 14:40:52   389s] #    By Layer and Type :
[03/19 14:40:52   389s] #	         MetSpc    Short   CShort      Mar   WreExt   Totals
[03/19 14:40:52   389s] #	MET1         78      342        0        0        0      420
[03/19 14:40:52   389s] #	MET2          2      211        0       23        0      236
[03/19 14:40:52   389s] #	MET3        343      904        1        4        0     1252
[03/19 14:40:52   389s] #	MET4        488     1008        2        6       16     1520
[03/19 14:40:52   389s] #	MET5        381      724        4        0        0     1109
[03/19 14:40:52   389s] #	METTP        60       92        0        0        0      152
[03/19 14:40:52   389s] #	Totals     1352     3281        7       33       16     4689
[03/19 14:40:52   389s] #cpu time = 00:00:36, elapsed time = 00:00:36, memory = 1035.34 (MB), peak = 1134.15 (MB)
[03/19 14:40:52   389s] #start 1st optimization iteration ...
[03/19 14:40:56   393s] #    completing 10% with 4663 violations
[03/19 14:40:56   393s] #    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1013.34 (MB), peak = 1134.15 (MB)
[03/19 14:41:00   397s] #    completing 20% with 4629 violations
[03/19 14:41:00   397s] #    cpu time = 00:00:08, elapsed time = 00:00:09, memory = 1014.51 (MB), peak = 1134.15 (MB)
[03/19 14:41:05   401s] #    completing 30% with 4644 violations
[03/19 14:41:05   401s] #    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1013.57 (MB), peak = 1134.15 (MB)
[03/19 14:41:09   406s] #    completing 40% with 4618 violations
[03/19 14:41:09   406s] #    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1013.50 (MB), peak = 1134.15 (MB)
[03/19 14:41:13   410s] #    completing 50% with 4620 violations
[03/19 14:41:13   410s] #    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1014.77 (MB), peak = 1134.15 (MB)
[03/19 14:41:17   414s] #    completing 60% with 4579 violations
[03/19 14:41:17   414s] #    cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1013.12 (MB), peak = 1134.15 (MB)
[03/19 14:41:22   419s] #    completing 70% with 4580 violations
[03/19 14:41:22   419s] #    cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1014.97 (MB), peak = 1134.15 (MB)
[03/19 14:41:26   423s] #    completing 80% with 4561 violations
[03/19 14:41:26   423s] #    cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1014.23 (MB), peak = 1134.15 (MB)
[03/19 14:41:30   427s] #    completing 90% with 4560 violations
[03/19 14:41:30   427s] #    cpu time = 00:00:38, elapsed time = 00:00:38, memory = 1014.37 (MB), peak = 1134.15 (MB)
[03/19 14:41:35   432s] #    completing 100% with 4566 violations
[03/19 14:41:35   432s] #    cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1015.14 (MB), peak = 1134.15 (MB)
[03/19 14:41:35   432s] #    number of violations = 4566
[03/19 14:41:35   432s] #
[03/19 14:41:35   432s] #    By Layer and Type :
[03/19 14:41:35   432s] #	         MetSpc    Short   CShort      Mar   WreExt   Totals
[03/19 14:41:35   432s] #	MET1         87      322        0        0        0      409
[03/19 14:41:35   432s] #	MET2          0      209        0       13        0      222
[03/19 14:41:35   432s] #	MET3        138      454        0        5        2      599
[03/19 14:41:35   432s] #	MET4        527     1033        1        7       15     1583
[03/19 14:41:35   432s] #	MET5        560      862        4        0        0     1426
[03/19 14:41:35   432s] #	METTP       151      176        0        0        0      327
[03/19 14:41:35   432s] #	Totals     1463     3056        5       25       17     4566
[03/19 14:41:35   432s] #    number of process antenna violations = 1894
[03/19 14:41:35   432s] #cpu time = 00:00:43, elapsed time = 00:00:43, memory = 1015.14 (MB), peak = 1134.15 (MB)
[03/19 14:41:35   432s] #Complete Detail Routing.
[03/19 14:41:35   432s] #Total wire length = 1205222 um.
[03/19 14:41:35   432s] #Total half perimeter of net bounding box = 1103176 um.
[03/19 14:41:35   432s] #Total wire length on LAYER MET1 = 111023 um.
[03/19 14:41:35   432s] #Total wire length on LAYER MET2 = 380453 um.
[03/19 14:41:35   432s] #Total wire length on LAYER MET3 = 170169 um.
[03/19 14:41:35   432s] #Total wire length on LAYER MET4 = 315328 um.
[03/19 14:41:35   432s] #Total wire length on LAYER MET5 = 217127 um.
[03/19 14:41:35   432s] #Total wire length on LAYER METTP = 11121 um.
[03/19 14:41:35   432s] #Total number of vias = 62671
[03/19 14:41:35   432s] #Up-Via Summary (total 62671):
[03/19 14:41:35   432s] #           
[03/19 14:41:35   432s] #-----------------------
[03/19 14:41:35   432s] #  Metal 1        29261
[03/19 14:41:35   432s] #  Metal 2        21949
[03/19 14:41:35   432s] #  Metal 3         6647
[03/19 14:41:35   432s] #  Metal 4         4568
[03/19 14:41:35   432s] #  Metal 5          246
[03/19 14:41:35   432s] #-----------------------
[03/19 14:41:35   432s] #                 62671 
[03/19 14:41:35   432s] #
[03/19 14:41:35   432s] #Total number of DRC violations = 4566
[03/19 14:41:35   432s] #Total number of violations on LAYER MET1 = 409
[03/19 14:41:35   432s] #Total number of violations on LAYER MET2 = 222
[03/19 14:41:35   432s] #Total number of violations on LAYER MET3 = 599
[03/19 14:41:35   432s] #Total number of violations on LAYER MET4 = 1583
[03/19 14:41:35   432s] #Total number of violations on LAYER MET5 = 1426
[03/19 14:41:35   432s] #Total number of violations on LAYER METTP = 327
[03/19 14:41:35   432s] #Cpu time = 00:01:19
[03/19 14:41:35   432s] #Elapsed time = 00:01:19
[03/19 14:41:35   432s] #Increased memory = 6.72 (MB)
[03/19 14:41:35   432s] #Total memory = 1000.26 (MB)
[03/19 14:41:35   432s] #Peak memory = 1134.15 (MB)
[03/19 14:41:35   432s] #detailRoute Statistics:
[03/19 14:41:35   432s] #Cpu time = 00:01:19
[03/19 14:41:35   432s] #Elapsed time = 00:01:19
[03/19 14:41:35   432s] #Increased memory = 6.72 (MB)
[03/19 14:41:35   432s] #Total memory = 1000.26 (MB)
[03/19 14:41:35   432s] #Peak memory = 1134.15 (MB)
[03/19 14:41:36   433s] #
[03/19 14:41:36   433s] #globalDetailRoute statistics:
[03/19 14:41:36   433s] #Cpu time = 00:01:24
[03/19 14:41:36   433s] #Elapsed time = 00:01:24
[03/19 14:41:36   433s] #Increased memory = 5.78 (MB)
[03/19 14:41:36   433s] #Total memory = 973.66 (MB)
[03/19 14:41:36   433s] #Peak memory = 1134.15 (MB)
[03/19 14:41:36   433s] #Number of warnings = 22
[03/19 14:41:36   433s] #Total number of warnings = 105
[03/19 14:41:36   433s] #Number of fails = 0
[03/19 14:41:36   433s] #Total number of fails = 0
[03/19 14:41:36   433s] #Complete globalDetailRoute on Sun Mar 19 14:41:36 2023
[03/19 14:41:36   433s] #
[03/19 14:41:36   433s] #spOpts: no_cmu 
[03/19 14:41:36   433s] Core basic site is core
[03/19 14:41:36   433s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:41:37   433s] Begin checking placement ... (start mem=1402.3M, init mem=1402.3M)
[03/19 14:41:37   434s] *info: Recommended don't use cell = 0           
[03/19 14:41:37   434s] *info: Placed = 107411         (Fixed = 100625)
[03/19 14:41:37   434s] *info: Unplaced = 0           
[03/19 14:41:37   434s] Placement Density:1.91%(176566/9248671)
[03/19 14:41:37   434s] Finished checkPlace (cpu: total=0:00:01.0, vio checks=0:00:00.3; mem=1402.3M)
[03/19 14:41:37   434s] ############################################################################
[03/19 14:41:37   434s] # Innovus Netlist Design Rule Check
[03/19 14:41:37   434s] # Sun Mar 19 14:41:37 2023
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] ############################################################################
[03/19 14:41:37   434s] Design: top
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] ------ Design Summary:
[03/19 14:41:37   434s] Total Standard Cell Number   (cells) : 107411
[03/19 14:41:37   434s] Total Block Cell Number      (cells) : 0
[03/19 14:41:37   434s] Total I/O Pad Cell Number    (cells) : 212
[03/19 14:41:37   434s] Total Standard Cell Area     ( um^2) : 485927.37
[03/19 14:41:37   434s] Total Block Cell Area        ( um^2) : 0.00
[03/19 14:41:37   434s] Total I/O Pad Cell Area      ( um^2) : 3471556.00
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] ------ Design Statistics:
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] Number of Instances            : 107623
[03/19 14:41:37   434s] Number of Nets                 : 7656
[03/19 14:41:37   434s] Average number of Pins per Net : 3.54
[03/19 14:41:37   434s] Maximum number of Pins in Net  : 468
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] ------ I/O Port summary
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] Number of Primary I/O Ports    : 266
[03/19 14:41:37   434s] Number of Input Ports          : 165
[03/19 14:41:37   434s] Number of Output Ports         : 101
[03/19 14:41:37   434s] Number of Bidirectional Ports  : 0
[03/19 14:41:37   434s] Number of Power/Ground Ports   : 0
[03/19 14:41:37   434s] Number of Floating Ports                     *: 0
[03/19 14:41:37   434s] Number of Ports Connected to Multiple Pads   *: 0
[03/19 14:41:37   434s] Number of Ports Connected to Core Instances   : 264
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] ------ Design Rule Checking:
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] Number of Output Pins connect to Power/Ground *: 2
[03/19 14:41:37   434s] Number of Insts with Input Pins tied together ?: 4
[03/19 14:41:37   434s] **WARN: (IMPDB-2148):	TieLo term 'PAD' of Io instance 'IOPADS_INST/PAD_data_rw_address1_o' is tied to net 'data_rw_address[1]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/19 14:41:37   434s] **WARN: (IMPDB-2148):	TieLo term 'PAD' of Io instance 'IOPADS_INST/PAD_data_rw_address0_o' is tied to net 'data_rw_address[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[03/19 14:41:37   434s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 2
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/csr_file_instance_g4221' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'E' of  instance 'top_INST/csr_file_instance_g4047' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'C' of  instance 'top_INST/g4872' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/g4836' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'top_INST/instruction_csr_address_stage3_reg[8]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'top_INST/instruction_csr_address_stage3_reg[6]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'SN' of  instance 'top_INST/instruction_csr_address_stage3_reg[4]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/csr_file_instance_RC_CG_HIER_INST9/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/csr_file_instance_RC_CG_HIER_INST8/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/csr_file_instance_RC_CG_HIER_INST7/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/csr_file_instance_RC_CG_HIER_INST6/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/csr_file_instance_RC_CG_HIER_INST5/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/csr_file_instance_RC_CG_HIER_INST4/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/csr_file_instance_RC_CG_HIER_INST3/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/csr_file_instance_RC_CG_HIER_INST2/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/csr_file_instance_RC_CG_HIER_INST1/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/integer_file_instance_RC_CG_HIER_INST40/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/integer_file_instance_RC_CG_HIER_INST39/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/integer_file_instance_RC_CG_HIER_INST38/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (IMPDB-2136):	Input term 'B' of  instance 'top_INST/integer_file_instance_RC_CG_HIER_INST37/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
[03/19 14:41:37   434s] **WARN: (EMS-27):	Message (IMPDB-2136) has exceeded the current message display limit of 20.
[03/19 14:41:37   434s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_interrupt_request_software_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_interrupt_request_timer_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_interrupt_request_external_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in31_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in30_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in29_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in28_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in27_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in26_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in25_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in24_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in23_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in22_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in21_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in20_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in19_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in18_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in17_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in16_i.
[03/19 14:41:37   434s] **WARN: (IMPDB-2137):	Floating Output term PO of Io inst IOPADS_INST/PAD_data_in15_i.
[03/19 14:41:37   434s] **WARN: (EMS-27):	Message (IMPDB-2137) has exceeded the current message display limit of 20.
[03/19 14:41:37   434s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:41:37   434s] **WARN: (IMPDB-2138):	Output term PAD of Io inst IOPADS_INST/PAD_data_rw_address1_o connected to PG net data_rw_address[1].
[03/19 14:41:37   434s] **WARN: (IMPDB-2138):	Output term PAD of Io inst IOPADS_INST/PAD_data_rw_address0_o connected to PG net data_rw_address[0].
[03/19 14:41:37   434s] Number of Input/InOut Floating Pins            : 249
[03/19 14:41:37   434s] Number of Output Floating Pins                 : 101
[03/19 14:41:37   434s] Number of Output Term Marked TieHi/Lo         *: 0
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] Number of nets with tri-state drivers          : 99
[03/19 14:41:37   434s] Number of nets with parallel drivers           : 0
[03/19 14:41:37   434s] Number of nets with multiple drivers           : 0
[03/19 14:41:37   434s] Number of nets with no driver (No FanIn)       : 97
[03/19 14:41:37   434s] Number of Output Floating nets (No FanOut)     : 284
[03/19 14:41:37   434s] Number of High Fanout nets (>50)               : 10
[03/19 14:41:37   434s] **ERROR: (IMPREPO-100):	Module 'BD8P' has inst 'IOPADS_INST/PAD_data_rw_address0_o' tie-hi/lo output at 'PAD'.
[03/19 14:41:37   434s] Check and correct the netlist data.
[03/19 14:41:37   434s] **ERROR: (IMPREPO-100):	Module 'BD8P' has inst 'IOPADS_INST/PAD_data_rw_address1_o' tie-hi/lo output at 'PAD'.
[03/19 14:41:37   434s] Check and correct the netlist data.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_write_mask[0]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_write_mask[1]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_write_mask[2]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_write_mask[3]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_write_request' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[0]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[1]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[2]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[3]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[4]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[5]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[6]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[7]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[8]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[9]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[10]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[11]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[12]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[13]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (IMPREPO-104):	Net 'data_out[14]' in module 'top' has multiple drivers. Check your netlist connection to see if this is expected.
[03/19 14:41:37   434s] **WARN: (EMS-27):	Message (IMPREPO-104) has exceeded the current message display limit of 20.
[03/19 14:41:37   434s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:41:37   434s] **ERROR: (IMPREPO-100):	Module 'BD8P' has inst 'IOPADS_INST/PAD_data_rw_address0_o' tie-hi/lo output at 'PAD'.
[03/19 14:41:37   434s] Check and correct the netlist data.
[03/19 14:41:37   434s] **ERROR: (IMPREPO-100):	Module 'BD8P' has inst 'IOPADS_INST/PAD_data_rw_address1_o' tie-hi/lo output at 'PAD'.
[03/19 14:41:37   434s] Check and correct the netlist data.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (IMPDB-2139):	Input netlist has a cell ICP which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
[03/19 14:41:37   434s] **WARN: (EMS-27):	Message (IMPDB-2139) has exceeded the current message display limit of 20.
[03/19 14:41:37   434s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] # Number of cells of input netlist marked dont_use = 100837.
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] Checking routing tracks.....
[03/19 14:41:37   434s] Checking other grids.....
[03/19 14:41:37   434s] Checking FINFET Grid is on Manufacture Grid.....
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] Checking core/die box is on Grid.....
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] WARNING (IMPFP-9999): DIE's corner: (2974.000 , 4474.000)is NOT on PlacementGrid,  Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Command floorplan can be used to fix this issue.
[03/19 14:41:37   434s] WARNING (IMPFP-9999): CORE's corner: (2703.770 , 4199.240)is NOT on PlacementGrid,  Please use command fpiGetSnapRule to check current Grid settings. And use command fpiSetSnapRule to change which grid to snap to. Command floorplan can be used to fix this issue.
[03/19 14:41:37   434s] Checking snap rule ......
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] Checking Row is on grid......
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] Checking AreaIO row.....
[03/19 14:41:37   434s] Checking routing blockage.....
[03/19 14:41:37   434s] Checking components.....
[03/19 14:41:37   434s] Checking IO Pins.....
[03/19 14:41:37   434s] Checking constraints (guide/region/fence).....
[03/19 14:41:37   434s] Checking groups.....
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] Checking Ptn Pins .....
[03/19 14:41:37   434s] Checking Ptn Core Box.....
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] Checking Preroutes.....
[03/19 14:41:37   434s] No. of regular pre-routes not on tracks : 0 
[03/19 14:41:37   434s]  Design check done.
[03/19 14:41:37   434s] Report saved in file checkDesign/top.main.htm.ascii.
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] *** Summary of all messages that are not suppressed in this session:
[03/19 14:41:37   434s] Severity  ID               Count  Summary                                  
[03/19 14:41:37   434s] WARNING   IMPDB-2138           2  %s term %s of %sinst %s connected to PG ...
[03/19 14:41:37   434s] WARNING   IMPDB-2139       100837  Input netlist has a cell %s which is mar...
[03/19 14:41:37   434s] WARNING   IMPDB-2136         249  %s term '%s' of %s instance '%s' does no...
[03/19 14:41:37   434s] WARNING   IMPDB-2137         101  Floating %s term %s of %sinst %s.        
[03/19 14:41:37   434s] WARNING   IMPDB-2148           2  %sterm '%s' of %sinstance '%s' is tied t...
[03/19 14:41:37   434s] WARNING   IMPREPO-104        101  Net '%s' in module '%s' has multiple dri...
[03/19 14:41:37   434s] ERROR     IMPREPO-100          4  Module '%s' has inst '%s' tie-hi/lo outp...
[03/19 14:41:37   434s] *** Message Summary: 101292 warning(s), 4 error(s)
[03/19 14:41:37   434s] 
[03/19 14:41:37   434s] ###############################################################
[03/19 14:41:37   434s] #  Generated by:      Cadence Innovus 15.20-p005_1
[03/19 14:41:37   434s] #  OS:                Linux x86_64(Host ID pgmicro02)
[03/19 14:41:37   434s] #  Generated on:      Sun Mar 19 14:41:37 2023
[03/19 14:41:37   434s] #  Design:            top
[03/19 14:41:37   434s] #  Command:           report_timing
[03/19 14:41:37   434s] ###############################################################
[03/19 14:41:37   434s] #################################################################################
[03/19 14:41:37   434s] # Design Stage: PostRoute
[03/19 14:41:37   434s] # Design Name: top
[03/19 14:41:37   434s] # Design Mode: 90nm
[03/19 14:41:37   434s] # Analysis Mode: MMMC Non-OCV 
[03/19 14:41:37   434s] # Parasitics Mode: No SPEF/RCDB
[03/19 14:41:37   434s] # Signoff Settings: SI Off 
[03/19 14:41:37   434s] #################################################################################
[03/19 14:41:37   434s] Extraction called for design 'top' of instances=107623 and nets=7656 using extraction engine 'preRoute' .
[03/19 14:41:37   434s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/19 14:41:37   434s] Type 'man IMPEXT-3530' for more detail.
[03/19 14:41:37   434s] PreRoute RC Extraction called for design top.
[03/19 14:41:37   434s] RC Extraction called in multi-corner(1) mode.
[03/19 14:41:37   434s] RCMode: PreRoute
[03/19 14:41:37   434s]       RC Corner Indexes            0   
[03/19 14:41:37   434s] Capacitance Scaling Factor   : 1.00000 
[03/19 14:41:37   434s] Resistance Scaling Factor    : 1.00000 
[03/19 14:41:37   434s] Clock Cap. Scaling Factor    : 1.00000 
[03/19 14:41:37   434s] Clock Res. Scaling Factor    : 1.00000 
[03/19 14:41:37   434s] Shrink Factor                : 1.00000
[03/19 14:41:37   434s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/19 14:41:37   434s] Using capacitance table file ...
[03/19 14:41:38   434s] Updating RC grid for preRoute extraction ...
[03/19 14:41:38   434s] Initializing multi-corner capacitance tables ... 
[03/19 14:41:38   434s] Initializing multi-corner resistance tables ...
[03/19 14:41:38   434s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1402.320M)
[03/19 14:41:38   435s] Calculate delays in Single mode...
[03/19 14:41:38   435s] Topological Sorting (CPU = 0:00:00.0, MEM = 1419.2M, InitMEM = 1418.1M)
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (IMPESI-3014):	The RC network is incomplete for net boot_address[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/19 14:41:38   435s] **WARN: (EMS-27):	Message (IMPESI-3014) has exceeded the current message display limit of 20.
[03/19 14:41:38   435s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:41:39   436s] **WARN: (IMPESI-3017):	 Multi-driver net instruction_address[0] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   436s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_request has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net instruction_address[1] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_rw_address[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_mask[3] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_mask[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_mask[0] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net instruction_address[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[25] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[24] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[7] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[31] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[6] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[30] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[5] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[29] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[4] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[28] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[3] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[27] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:41:40   437s] **WARN: (EMS-27):	Message (IMPESI-3017) has exceeded the current message display limit of 20.
[03/19 14:41:40   437s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:41:41   437s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 14:41:41   437s] End delay calculation. (MEM=1505.53 CPU=0:00:02.5 REAL=0:00:03.0)
[03/19 14:41:41   437s] *** CDM Built up (cpu=0:00:03.3  real=0:00:04.0  mem= 1505.5M) ***
[03/19 14:41:41   438s] Path 1: VIOLATED (-4.060 ns) Setup Check with Pin top_INST/program_counter_reg[2]/C->D 
[03/19 14:41:41   438s]              View:default_emulate_view
[03/19 14:41:41   438s]             Group:clock
[03/19 14:41:41   438s]        Startpoint:(R) top_INST/csr_file_instance_current_state_reg[3]/C
[03/19 14:41:41   438s]             Clock:(R) clock
[03/19 14:41:41   438s]          Endpoint:(R) top_INST/program_counter_reg[2]/D
[03/19 14:41:41   438s]             Clock:(R) clock
[03/19 14:41:41   438s]  
[03/19 14:41:41   438s]                            Capture             Launch
[03/19 14:41:41   438s]        Clock Edge:+         10.000              0.000
[03/19 14:41:41   438s]       Src Latency:+          0.000              0.000
[03/19 14:41:41   438s]       Net Latency:+          0.000 (I)          0.000 (I)
[03/19 14:41:41   438s]           Arrival:=         10.000              0.000
[03/19 14:41:41   438s]  
[03/19 14:41:41   438s]             Setup:-          0.038
[03/19 14:41:41   438s]     Required Time:=          9.962
[03/19 14:41:41   438s]      Launch Clock:-          0.000
[03/19 14:41:41   438s]         Data Path:-         14.022
[03/19 14:41:41   438s]             Slack:=         -4.060
[03/19 14:41:41   438s] 
[03/19 14:41:41   438s] #-----------------------------------------------------------------------------------------------------------------
[03/19 14:41:41   438s] # Timing Point                                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
[03/19 14:41:41   438s] #                                                                                            (ns)    (ns)     (ns)  
[03/19 14:41:41   438s] #-----------------------------------------------------------------------------------------------------------------
[03/19 14:41:41   438s]   top_INST/csr_file_instance_current_state_reg[3]/C  -      C      R     (arrival)       3  0.000       -    0.000  
[03/19 14:41:41   438s]   top_INST/csr_file_instance_current_state_reg[3]/Q  -      C->Q   F     DFRQX1          6      -   0.349    0.349  
[03/19 14:41:41   438s]   top_INST/csr_file_instance_g4045/Q                 -      A->Q   R     NO2X2           1  0.206   0.106    0.455  
[03/19 14:41:41   438s]   top_INST/g32692/Q                                  -      B->Q   F     NA3I1X4        12  0.125   0.159    0.614  
[03/19 14:41:41   438s]   top_INST/FE_DBTC1_n_1035/Q                         -      A->Q   R     INX8           31  0.241   0.155    0.769  
[03/19 14:41:41   438s]   top_INST/g33472/Q                                  -      A->Q   R     AND2X1         11  0.188   0.849    1.618  
[03/19 14:41:41   438s]   top_INST/integer_file_instance_g32385/Q            -      A->Q   F     INX1            4  1.452   0.172    1.789  
[03/19 14:41:41   438s]   top_INST/integer_file_instance_g31348/Q            -      B->Q   R     NO2X1           4  0.318   0.288    2.077  
[03/19 14:41:41   438s]   top_INST/integer_file_instance_g32425/Q            -      AN->Q  R     NO3I2X1        31  0.400   2.374    4.451  
[03/19 14:41:41   438s]   top_INST/integer_file_instance_g31267/Q            -      A->Q   F     INX1            2  4.289   0.098    4.549  
[03/19 14:41:41   438s]   top_INST/integer_file_instance_g31009/Q            -      A->Q   R     ON21X1          1  0.542   0.260    4.809  
[03/19 14:41:41   438s]   top_INST/integer_file_instance_g30590/Q            -      E->Q   F     AN221X1         1  0.269   0.086    4.895  
[03/19 14:41:41   438s]   top_INST/integer_file_instance_g30072/Q            -      A->Q   F     AND6X1          1  0.468   0.275    5.170  
[03/19 14:41:41   438s]   top_INST/integer_file_instance_g29911/Q            -      C->Q   R     NA3X1           8  0.098   1.390    6.560  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g2031/Q          -      A->Q   R     EN2X1           1  2.678   0.446    7.006  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g2011/Q          -      E->Q   F     ON221X1         1  0.393   0.150    7.156  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g2008/Q          -      E->Q   R     AN221X1         1  0.226   0.182    7.338  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g2004/Q          -      A->Q   R     AND6X1          1  0.299   0.430    7.768  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g2002/Q          -      C->Q   R     AND6X1          1  0.513   0.249    8.017  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g2001/Q          -      D->Q   R     AND6X1          1  0.201   0.233    8.250  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g2000/Q          -      A->Q   F     NA6X1           1  0.173   0.412    8.663  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g1999/Q          -      C->Q   R     ON32X1          1  0.307   0.253    8.915  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g1998/Q          -      A->Q   R     EN2X1           1  0.398   0.204    9.119  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g1997/Q          -      C->Q   F     ON321X1         1  0.363   0.130    9.248  
[03/19 14:41:41   438s]   top_INST/branch_decision_instance_g1996/Q          -      A->Q   F     AND3X1          4  0.199   0.246    9.494  
[03/19 14:41:41   438s]   top_INST/g4838/Q                                   -      B->Q   R     NO2I1X1        31  0.163   1.608   11.102  
[03/19 14:41:41   438s]   top_INST/g4788/Q                                   -      B->Q   R     AO221X1         2  2.989   2.920   14.022  
[03/19 14:41:41   438s]   top_INST/program_counter_reg[2]/D                  -      D      R     DFRQX1          2  5.483   0.005   14.022  
[03/19 14:41:41   438s] #-----------------------------------------------------------------------------------------------------------------
[03/19 14:41:41   438s] 
[03/19 14:41:41   438s]  *** Starting Verify DRC (MEM: 1505.5) ***
[03/19 14:41:41   438s] 
[03/19 14:41:41   438s]   VERIFY DRC ...... Starting Verification
[03/19 14:41:41   438s]   VERIFY DRC ...... Initializing
[03/19 14:41:41   438s]   VERIFY DRC ...... Deleting Existing Violations
[03/19 14:41:41   438s]   VERIFY DRC ...... Creating Sub-Areas
[03/19 14:41:41   438s]   VERIFY DRC ...... Using new threading
[03/19 14:41:41   438s]   VERIFY DRC ...... Sub-Area : 1 of 70
[03/19 14:41:41   438s]   VERIFY DRC ...... Sub-Area : 1 complete 64 Viols.
[03/19 14:41:41   438s]   VERIFY DRC ...... Sub-Area : 2 of 70
[03/19 14:41:42   438s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[03/19 14:41:42   438s]   VERIFY DRC ...... Sub-Area : 3 of 70
[03/19 14:41:42   438s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[03/19 14:41:42   438s]   VERIFY DRC ...... Sub-Area : 4 of 70
[03/19 14:41:42   438s]   VERIFY DRC ...... Sub-Area : 4 complete 7 Viols.
[03/19 14:41:42   438s]   VERIFY DRC ...... Sub-Area : 5 of 70
[03/19 14:41:42   439s]   VERIFY DRC ...... Sub-Area : 5 complete 6 Viols.
[03/19 14:41:42   439s]   VERIFY DRC ...... Sub-Area : 6 of 70
[03/19 14:41:42   439s]   VERIFY DRC ...... Sub-Area : 6 complete 6 Viols.
[03/19 14:41:42   439s]   VERIFY DRC ...... Sub-Area : 7 of 70
[03/19 14:41:42   439s]   VERIFY DRC ...... Sub-Area : 7 complete 47 Viols.
[03/19 14:41:42   439s]   VERIFY DRC ...... Sub-Area : 8 of 70
[03/19 14:41:42   439s]   VERIFY DRC ...... Sub-Area : 8 complete 200 Viols.
[03/19 14:41:42   439s]   VERIFY DRC ...... Sub-Area : 9 of 70
[03/19 14:41:42   439s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[03/19 14:41:42   439s]   VERIFY DRC ...... Sub-Area : 10 of 70
[03/19 14:41:43   439s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[03/19 14:41:43   439s]   VERIFY DRC ...... Sub-Area : 11 of 70
[03/19 14:41:43   439s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[03/19 14:41:43   439s]   VERIFY DRC ...... Sub-Area : 12 of 70
[03/19 14:41:43   439s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[03/19 14:41:43   439s]   VERIFY DRC ...... Sub-Area : 13 of 70
[03/19 14:41:43   440s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[03/19 14:41:43   440s]   VERIFY DRC ...... Sub-Area : 14 of 70
[03/19 14:41:43   440s]   VERIFY DRC ...... Sub-Area : 14 complete 195 Viols.
[03/19 14:41:43   440s]   VERIFY DRC ...... Sub-Area : 15 of 70
[03/19 14:41:43   440s]   VERIFY DRC ...... Sub-Area : 15 complete 203 Viols.
[03/19 14:41:43   440s]   VERIFY DRC ...... Sub-Area : 16 of 70
[03/19 14:41:43   440s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[03/19 14:41:43   440s]   VERIFY DRC ...... Sub-Area : 17 of 70
[03/19 14:41:43   440s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[03/19 14:41:43   440s]   VERIFY DRC ...... Sub-Area : 18 of 70
[03/19 14:41:44   440s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[03/19 14:41:44   440s]   VERIFY DRC ...... Sub-Area : 19 of 70
[03/19 14:41:44   440s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[03/19 14:41:44   440s]   VERIFY DRC ...... Sub-Area : 20 of 70
[03/19 14:41:44   441s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[03/19 14:41:44   441s]   VERIFY DRC ...... Sub-Area : 21 of 70
[03/19 14:41:44   441s]   VERIFY DRC ...... Sub-Area : 21 complete 232 Viols.
[03/19 14:41:44   441s]   VERIFY DRC ...... Sub-Area : 22 of 70
[03/19 14:41:44   441s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[03/19 14:41:44   441s] 
[03/19 14:41:44   441s]   Verification Complete : 1000 Viols.
[03/19 14:41:44   441s] 
[03/19 14:41:44   441s]  *** End Verify DRC (CPU: 0:00:02.9  ELAPSED TIME: 3.00  MEM: 75.4M) ***
[03/19 14:41:44   441s] 
[03/19 14:41:44   441s] [DEV]innovus 5> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
[03/19 14:43:24   458s] Type 'man IMPSP-5217' for more detail.
[03/19 14:43:24   458s] #spOpts: no_cmu 
[03/19 14:43:24   459s] Core basic site is core
[03/19 14:43:24   459s]   Signal wire search tree: 134683 elements. (cpu=0:00:00.1, mem=0.0M)
[03/19 14:43:25   459s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:43:25   460s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
[03/19 14:43:25   460s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
[03/19 14:43:25   460s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
[03/19 14:43:25   460s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
[03/19 14:43:25   460s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
[03/19 14:43:25   460s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
[03/19 14:43:25   460s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
[03/19 14:43:25   460s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
[03/19 14:43:25   460s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/19 14:43:32   466s] *INFO: Adding fillers to top-module.
[03/19 14:43:32   466s] *INFO:   Added 95781 filler insts (cell FEED25 / prefix FILLER).
[03/19 14:43:32   466s] *INFO:   Added 644 filler insts (cell FEED15 / prefix FILLER).
[03/19 14:43:32   466s] *INFO:   Added 2468 filler insts (cell FEED10 / prefix FILLER).
[03/19 14:43:32   466s] *INFO:   Added 1731 filler insts (cell FEED7 / prefix FILLER).
[03/19 14:43:32   466s] *INFO:   Added 98682 filler insts (cell FEED5 / prefix FILLER).
[03/19 14:43:32   466s] *INFO:   Added 2775 filler insts (cell FEED3 / prefix FILLER).
[03/19 14:43:32   466s] *INFO:   Added 2247 filler insts (cell FEED2 / prefix FILLER).
[03/19 14:43:32   466s] *INFO:   Added 3643 filler insts (cell FEED1 / prefix FILLER).
[03/19 14:43:32   466s] *INFO: Total 207971 filler insts added - prefix FILLER (CPU: 0:00:07.9).
[03/19 14:43:32   466s] For 207971 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.1)
[03/19 14:43:32   467s] Start to collect the design information.
[03/19 14:43:32   467s] Build netlist information for Cell top.
[03/19 14:43:33   467s] Finished collecting the design information.
[03/19 14:43:33   467s] Generating standard cells used in the design report.
[03/19 14:43:33   467s] Generating IO cells used in the design report.
[03/19 14:43:33   467s] Analyze library ... 
[03/19 14:43:33   467s] ** NOTE: Created directory path 'top_via_layer_VIATP.htmsummaryReport' for file 'top_via_layer_VIATP.htmsummaryReport/top_via_layer_VIA4.htm'.
[03/19 14:43:33   467s] ** NOTE: Created directory path 'top_via_layer_VIA4.htmsummaryReport' for file 'top_via_layer_VIA4.htmsummaryReport/top_via_layer_VIA3.htm'.
[03/19 14:43:33   467s] ** NOTE: Created directory path 'top_via_layer_VIA3.htmsummaryReport' for file 'top_via_layer_VIA3.htmsummaryReport/top_via_layer_VIA2.htm'.
[03/19 14:43:33   467s] ** NOTE: Created directory path 'top_via_layer_VIA2.htmsummaryReport' for file 'top_via_layer_VIA2.htmsummaryReport/top_via_layer_VIA1.htm'.
[03/19 14:43:33   467s] Analyze netlist ... 
[03/19 14:43:33   467s] Generating HFO information report.
[03/19 14:43:33   467s] Generate no-driven nets information report.
[03/19 14:43:33   467s] Generate multi-driven nets information report.
[03/19 14:43:33   467s] Analyze timing ... 
[03/19 14:43:33   467s] Analyze floorplan/placement ... 
[03/19 14:43:35   469s] Analysis Routing ...
[03/19 14:43:35   469s] Report saved in file summaryReport/top.main.htm.ascii.
[03/19 14:43:35   469s] Switching SI Aware to true by default in postroute mode   
[03/19 14:43:35   469s] 
[03/19 14:43:35   469s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type onChipVariation'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[03/19 14:43:35   469s] 
[03/19 14:43:35   469s]  *** Starting Verify Geometry (MEM: 1510.7) ***
[03/19 14:43:35   469s] 
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... Starting Verification
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... Initializing
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 14:43:35   469s]                   ...... bin size: 4160
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... SubArea : 1 of 54
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... SubArea : 1 of 54
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... SameNet        :  6 Viols.
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... Wiring         :  75 Viols.
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... SameNet        :  6 Viols.
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... Wiring         :  75 Viols.
[03/19 14:43:35   469s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 81 Viols. 0 Wrngs.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 81 Viols. 0 Wrngs.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... SubArea : 2 of 54
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... SubArea : 2 of 54
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... Wiring         :  6 Viols.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... Wiring         :  6 Viols.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 6 Viols. 0 Wrngs.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 6 Viols. 0 Wrngs.
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... SubArea : 3 of 54
[03/19 14:43:35   470s]   VERIFY GEOMETRY ...... SubArea : 3 of 54
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 7 Viols. 0 Wrngs.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 7 Viols. 0 Wrngs.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SubArea : 4 of 54
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SubArea : 4 of 54
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 8 Viols. 0 Wrngs.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 8 Viols. 0 Wrngs.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SubArea : 5 of 54
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SubArea : 5 of 54
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 7 Viols. 0 Wrngs.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 7 Viols. 0 Wrngs.
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SubArea : 6 of 54
[03/19 14:43:36   470s]   VERIFY GEOMETRY ...... SubArea : 6 of 54
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Wiring         :  64 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Wiring         :  64 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 64 Viols. 0 Wrngs.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 64 Viols. 0 Wrngs.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... SubArea : 7 of 54
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... SubArea : 7 of 54
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... SameNet        :  25 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... SameNet        :  25 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Wiring         :  204 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Wiring         :  204 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:36   471s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 229 Viols. 0 Wrngs.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 229 Viols. 0 Wrngs.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... SubArea : 8 of 54
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... SubArea : 8 of 54
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... SubArea : 9 of 54
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... SubArea : 9 of 54
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... SubArea : 10 of 54
[03/19 14:43:37   471s]   VERIFY GEOMETRY ...... SubArea : 10 of 54
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... SubArea : 11 of 54
[03/19 14:43:37   472s]   VERIFY GEOMETRY ...... SubArea : 11 of 54
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... SubArea : 12 of 54
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... SubArea : 12 of 54
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... SameNet        :  30 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... SameNet        :  30 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Wiring         :  227 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Wiring         :  227 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 257 Viols. 0 Wrngs.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 257 Viols. 0 Wrngs.
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... SubArea : 13 of 54
[03/19 14:43:38   472s]   VERIFY GEOMETRY ...... SubArea : 13 of 54
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... SameNet        :  40 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Wiring         :  189 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... SameNet        :  40 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Wiring         :  189 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 229 Viols. 0 Wrngs.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 229 Viols. 0 Wrngs.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... SubArea : 14 of 54
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... SubArea : 14 of 54
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... SubArea : 15 of 54
[03/19 14:43:38   473s]   VERIFY GEOMETRY ...... SubArea : 15 of 54
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... SubArea : 16 of 54
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... SubArea : 16 of 54
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... SubArea : 17 of 54
[03/19 14:43:39   473s]   VERIFY GEOMETRY ...... SubArea : 17 of 54
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... SubArea : 18 of 54
[03/19 14:43:39   474s]   VERIFY GEOMETRY ...... SubArea : 18 of 54
[03/19 14:43:40   474s] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[03/19 14:43:40   474s] VG: elapsed time: 5.00
[03/19 14:43:40   474s] Begin Summary ...
[03/19 14:43:40   474s]   Cells       : 0
[03/19 14:43:40   474s]   SameNet     : 101
[03/19 14:43:40   474s]   Wiring      : 149
[03/19 14:43:40   474s]   Antenna     : 0
[03/19 14:43:40   474s]   Short       : 750
[03/19 14:43:40   474s]   Overlap     : 0
[03/19 14:43:40   474s] End Summary
[03/19 14:43:40   474s] 
[03/19 14:43:40   474s]   Verification Complete : 1000 Viols.  0 Wrngs.
[03/19 14:43:40   474s] 
[03/19 14:43:40   474s] **********End: VERIFY GEOMETRY**********
[03/19 14:43:40   474s]  *** verify geometry (CPU: 0:00:04.7  MEM: 74.3M)
[03/19 14:43:40   474s] 
[03/19 14:43:40   474s] [DEV]innovus 6> check_drc
[03/19 14:44:08   480s]  *** Starting Verify DRC (MEM: 1585.0) ***
[03/19 14:44:08   480s] 
[03/19 14:44:08   480s]   VERIFY DRC ...... Starting Verification
[03/19 14:44:08   480s]   VERIFY DRC ...... Initializing
[03/19 14:44:08   480s]   VERIFY DRC ...... Deleting Existing Violations
[03/19 14:44:08   480s]   VERIFY DRC ...... Creating Sub-Areas
[03/19 14:44:08   480s]   VERIFY DRC ...... Using new threading
[03/19 14:44:08   480s]   VERIFY DRC ...... Sub-Area : 1 of 70
[03/19 14:44:08   480s]   VERIFY DRC ...... Sub-Area : 1 complete 64 Viols.
[03/19 14:44:08   480s]   VERIFY DRC ...... Sub-Area : 2 of 70
[03/19 14:44:08   480s]   VERIFY DRC ...... Sub-Area : 2 complete 7 Viols.
[03/19 14:44:08   480s]   VERIFY DRC ...... Sub-Area : 3 of 70
[03/19 14:44:08   480s]   VERIFY DRC ...... Sub-Area : 3 complete 5 Viols.
[03/19 14:44:08   480s]   VERIFY DRC ...... Sub-Area : 4 of 70
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 4 complete 7 Viols.
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 5 of 70
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 5 complete 6 Viols.
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 6 of 70
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 6 complete 6 Viols.
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 7 of 70
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 7 complete 47 Viols.
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 8 of 70
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 8 complete 200 Viols.
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 9 of 70
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[03/19 14:44:09   481s]   VERIFY DRC ...... Sub-Area : 10 of 70
[03/19 14:44:09   482s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[03/19 14:44:09   482s]   VERIFY DRC ...... Sub-Area : 11 of 70
[03/19 14:44:10   482s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[03/19 14:44:10   482s]   VERIFY DRC ...... Sub-Area : 12 of 70
[03/19 14:44:10   482s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[03/19 14:44:10   482s]   VERIFY DRC ...... Sub-Area : 13 of 70
[03/19 14:44:10   482s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[03/19 14:44:10   482s]   VERIFY DRC ...... Sub-Area : 14 of 70
[03/19 14:44:10   482s]   VERIFY DRC ...... Sub-Area : 14 complete 195 Viols.
[03/19 14:44:10   482s]   VERIFY DRC ...... Sub-Area : 15 of 70
[03/19 14:44:10   482s]   VERIFY DRC ...... Sub-Area : 15 complete 203 Viols.
[03/19 14:44:10   482s]   VERIFY DRC ...... Sub-Area : 16 of 70
[03/19 14:44:11   483s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[03/19 14:44:11   483s]   VERIFY DRC ...... Sub-Area : 17 of 70
[03/19 14:44:11   483s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[03/19 14:44:11   483s]   VERIFY DRC ...... Sub-Area : 18 of 70
[03/19 14:44:11   483s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[03/19 14:44:11   483s]   VERIFY DRC ...... Sub-Area : 19 of 70
[03/19 14:44:11   483s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[03/19 14:44:11   483s]   VERIFY DRC ...... Sub-Area : 20 of 70
[03/19 14:44:11   483s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[03/19 14:44:11   483s]   VERIFY DRC ...... Sub-Area : 21 of 70
[03/19 14:44:11   484s]   VERIFY DRC ...... Sub-Area : 21 complete 232 Viols.
[03/19 14:44:11   484s]   VERIFY DRC ...... Sub-Area : 22 of 70
[03/19 14:44:12   484s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[03/19 14:44:12   484s] 
[03/19 14:44:12   484s]   Verification Complete : 1000 Viols.
[03/19 14:44:12   484s] 
[03/19 14:44:12   484s]  *** End Verify DRC (CPU: 0:00:03.7  ELAPSED TIME: 4.00  MEM: -1.9M) ***
[03/19 14:44:12   484s] 
[03/19 14:44:22   487s]  *** Starting Verify Geometry (MEM: 1583.1) ***
[03/19 14:44:22   487s] 
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Starting Verification
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Initializing
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 14:44:22   487s]                   ...... bin size: 4160
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... SubArea : 1 of 54
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... SubArea : 1 of 54
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... SameNet        :  6 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Wiring         :  75 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... SameNet        :  6 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Wiring         :  75 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 81 Viols. 0 Wrngs.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 81 Viols. 0 Wrngs.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... SubArea : 2 of 54
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... SubArea : 2 of 54
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Wiring         :  6 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Wiring         :  6 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 6 Viols. 0 Wrngs.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 6 Viols. 0 Wrngs.
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... SubArea : 3 of 54
[03/19 14:44:22   487s]   VERIFY GEOMETRY ...... SubArea : 3 of 54
[03/19 14:44:23   487s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:23   487s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:23   487s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:23   487s]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/19 14:44:23   487s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:23   487s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:23   487s]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/19 14:44:23   487s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 7 Viols. 0 Wrngs.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 7 Viols. 0 Wrngs.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SubArea : 4 of 54
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SubArea : 4 of 54
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 8 Viols. 0 Wrngs.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 8 Viols. 0 Wrngs.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SubArea : 5 of 54
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SubArea : 5 of 54
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 7 Viols. 0 Wrngs.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 7 Viols. 0 Wrngs.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SubArea : 6 of 54
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SubArea : 6 of 54
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Wiring         :  64 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Wiring         :  64 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 64 Viols. 0 Wrngs.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 64 Viols. 0 Wrngs.
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SubArea : 7 of 54
[03/19 14:44:23   488s]   VERIFY GEOMETRY ...... SubArea : 7 of 54
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... SameNet        :  25 Viols.
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... Wiring         :  204 Viols.
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... SameNet        :  25 Viols.
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... Wiring         :  204 Viols.
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 229 Viols. 0 Wrngs.
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 229 Viols. 0 Wrngs.
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... SubArea : 8 of 54
[03/19 14:44:24   488s]   VERIFY GEOMETRY ...... SubArea : 8 of 54
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SubArea : 9 of 54
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SubArea : 9 of 54
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SubArea : 10 of 54
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SubArea : 10 of 54
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SubArea : 11 of 54
[03/19 14:44:24   489s]   VERIFY GEOMETRY ...... SubArea : 11 of 54
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SubArea : 12 of 54
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SubArea : 12 of 54
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SameNet        :  30 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Wiring         :  227 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SameNet        :  30 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Wiring         :  227 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 257 Viols. 0 Wrngs.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 257 Viols. 0 Wrngs.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SubArea : 13 of 54
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SubArea : 13 of 54
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SameNet        :  40 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SameNet        :  40 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Wiring         :  189 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Wiring         :  189 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 229 Viols. 0 Wrngs.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 229 Viols. 0 Wrngs.
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SubArea : 14 of 54
[03/19 14:44:25   490s]   VERIFY GEOMETRY ...... SubArea : 14 of 54
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... SubArea : 15 of 54
[03/19 14:44:26   490s]   VERIFY GEOMETRY ...... SubArea : 15 of 54
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SubArea : 16 of 54
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SubArea : 16 of 54
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SubArea : 17 of 54
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SubArea : 17 of 54
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SubArea : 18 of 54
[03/19 14:44:26   491s]   VERIFY GEOMETRY ...... SubArea : 18 of 54
[03/19 14:44:27   492s] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[03/19 14:44:27   492s] VG: elapsed time: 5.00
[03/19 14:44:27   492s] Begin Summary ...
[03/19 14:44:27   492s]   Cells       : 0
[03/19 14:44:27   492s]   SameNet     : 101
[03/19 14:44:27   492s]   Wiring      : 149
[03/19 14:44:27   492s]   Antenna     : 0
[03/19 14:44:27   492s]   Short       : 750
[03/19 14:44:27   492s]   Overlap     : 0
[03/19 14:44:27   492s] End Summary
[03/19 14:44:27   492s] 
[03/19 14:44:27   492s]   Verification Complete : 1000 Viols.  0 Wrngs.
[03/19 14:44:27   492s] 
[03/19 14:44:27   492s] **********End: VERIFY GEOMETRY**********
[03/19 14:44:27   492s]  *** verify geometry (CPU: 0:00:04.8  MEM: 1.9M)
[03/19 14:44:27   492s] 
[03/19 14:47:42   530s] gui_pan_page 1 0
[03/19 14:47:42   530s] gui_pan_page 1 0
[03/19 14:47:44   531s] gui_pan_page 1 0
[03/19 14:47:45   531s] gui_pan_page 1 0
[03/19 14:47:45   531s] gui_pan_page 1 0
[03/19 14:47:45   531s] gui_pan_page 1 0
[03/19 14:47:45   531s] gui_pan_page 1 0
[03/19 14:47:45   531s] gui_pan_page 1 0
[03/19 14:47:45   531s] gui_pan_page 1 0
[03/19 14:47:46   531s] gui_pan_page 1 0
[03/19 14:47:46   532s] gui_pan_page 1 0
[03/19 14:47:46   532s] gui_pan_page 1 0
[03/19 14:47:46   532s] gui_pan_page 1 0
[03/19 14:47:46   532s] gui_pan_page 1 0
[03/19 14:47:46   532s] gui_pan_page 1 0
[03/19 14:47:47   532s] gui_pan_page 1 0
[03/19 14:47:47   532s] gui_pan_page 1 0
[03/19 14:47:47   532s] gui_pan_page 1 0
[03/19 14:47:47   532s] gui_pan_page 1 0
[03/19 14:47:51   534s] gui_pan_page 1 0
[03/19 14:47:52   534s] gui_pan_page 1 0
[03/19 14:47:58   537s] eval_legacy { selectMarker 2905.4000 2053.1450 2905.5300 2054.1000 1 1 2 }
[03/19 14:48:16   545s] gui_pan_page 0 -1
[03/19 14:48:16   545s] gui_pan_page 0 -1
[03/19 14:48:16   545s] gui_pan_page 0 -1
[03/19 14:48:16   545s] gui_pan_page 0 -1
[03/19 14:48:16   545s] gui_pan_page 0 -1
[03/19 14:48:16   546s] gui_pan_page 0 -1
[03/19 14:48:17   546s] gui_pan_page 0 -1
[03/19 14:48:17   546s] gui_pan_page 0 -1
[03/19 14:48:17   546s] gui_pan_page 0 -1
[03/19 14:48:17   546s] gui_pan_page 0 -1
[03/19 14:48:17   546s] gui_pan_page 0 -1
[03/19 14:48:17   546s] gui_pan_page 0 -1
[03/19 14:48:18   546s] gui_pan_page 0 -1
[03/19 14:48:18   547s] gui_pan_page 0 -1
[03/19 14:48:18   547s] gui_pan_page 0 -1
[03/19 14:48:18   547s] gui_pan_page -1 0
[03/19 14:48:18   547s] gui_pan_page -1 0
[03/19 14:48:19   547s] gui_pan_page -1 0
[03/19 14:48:19   547s] gui_pan_page -1 0
[03/19 14:48:20   547s] gui_pan_page -1 0
[03/19 14:48:26   551s] gui_pan_page 0 -1
[03/19 14:48:26   551s] gui_pan_page 0 -1
[03/19 14:48:27   551s] gui_pan_page 0 1
[03/19 14:48:30   552s] gui_pan_page -1 0
[03/19 14:48:30   552s] gui_pan_page -1 0
[03/19 14:48:30   552s] gui_pan_page -1 0
[03/19 14:48:30   552s] gui_pan_page -1 0
[03/19 14:48:31   553s] gui_pan_page -1 0
[03/19 14:48:31   553s] gui_pan_page -1 0
[03/19 14:48:31   553s] gui_pan_page -1 0
[03/19 14:48:31   553s] gui_pan_page -1 0
[03/19 14:48:32   553s] gui_pan_page -1 0
[03/19 14:48:33   553s] gui_pan_page -1 0
[03/19 14:48:34   554s] gui_pan_page -1 0
[03/19 14:48:34   554s] gui_pan_page -1 0
[03/19 14:48:34   554s] gui_pan_page -1 0
[03/19 14:48:35   554s] gui_pan_page -1 0
[03/19 14:48:35   554s] gui_pan_page -1 0
[03/19 14:48:35   555s] gui_pan_page -1 0
[03/19 14:48:36   555s] gui_pan_page 1 0
[03/19 14:48:36   555s] gui_pan_page 1 0
[03/19 14:48:47   560s] gui_pan_page 0 1
[03/19 14:48:47   561s] gui_pan_page 0 1
[03/19 14:48:47   561s] gui_pan_page 0 1
[03/19 14:48:47   561s] gui_pan_page 0 1
[03/19 14:48:48   561s] gui_pan_page 0 1
[03/19 14:48:48   561s] gui_pan_page 0 1
[03/19 14:48:48   561s] gui_pan_page 0 1
[03/19 14:48:49   561s] gui_pan_page -1 0
[03/19 14:48:49   562s] gui_pan_page -1 0
[03/19 14:48:49   562s] gui_pan_page -1 0
[03/19 14:48:50   562s] gui_pan_page -1 0
exit
[03/19 14:48:58   565s] 
[03/19 14:48:58   565s] *** Memory Usage v#1 (Current mem = 1508.660M, initial mem = 170.848M) ***
[03/19 14:48:58   565s] 
[03/19 14:48:58   565s] *** Summary of all messages that are not suppressed in this session:
[03/19 14:48:58   565s] Severity  ID               Count  Summary                                  
[03/19 14:48:58   565s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/19 14:48:58   565s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/19 14:48:58   565s] WARNING   IMPFP-710            1  File version %s is too old.              
[03/19 14:48:58   565s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/19 14:48:58   565s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[03/19 14:48:58   565s] WARNING   IMPPTN-1235          2  Cannot find pin %s on partition %s       
[03/19 14:48:58   565s] WARNING   IMPPTN-1754        116  %.2f%% of possible pin-positions on laye...
[03/19 14:48:58   565s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/19 14:48:58   565s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[03/19 14:48:58   565s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[03/19 14:48:58   565s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/19 14:48:58   565s] WARNING   IMPVL-209            1  In Verilog file '%s', check line %d near...
[03/19 14:48:58   565s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[03/19 14:48:58   565s] WARNING   IMPVL-361            1  Number of nets (%d) more than bus (%s) p...
[03/19 14:48:58   565s] WARNING   IMPDB-2078           8  Output pin %s of instance %s is connecte...
[03/19 14:48:58   565s] WARNING   IMPDB-2138           2  %s term %s of %sinst %s connected to PG ...
[03/19 14:48:58   565s] WARNING   IMPDB-2139       100837  Input netlist has a cell %s which is mar...
[03/19 14:48:58   565s] WARNING   IMPDB-2136         249  %s term '%s' of %s instance '%s' does no...
[03/19 14:48:58   565s] WARNING   IMPDB-2137         101  Floating %s term %s of %sinst %s.        
[03/19 14:48:58   565s] WARNING   IMPDB-2148           2  %sterm '%s' of %sinstance '%s' is tied t...
[03/19 14:48:58   565s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/19 14:48:58   565s] WARNING   IMPESI-3014        169  The RC network is incomplete for net %s....
[03/19 14:48:58   565s] WARNING   IMPESI-3017        200   %s.                                     
[03/19 14:48:58   565s] WARNING   IMPVFG-1103          2  VERIFY DRC did not complete:             
[03/19 14:48:58   565s] WARNING   IMPVFG-103           2  VERIFY GEOMETRY issue this message when ...
[03/19 14:48:58   565s] WARNING   IMPPP-531           25  ViaGen Warning: %s rule violation, no vi...
[03/19 14:48:58   565s] WARNING   IMPPP-4022           4  Option "-%s" is obsolete and has been re...
[03/19 14:48:58   565s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/19 14:48:58   565s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/19 14:48:58   565s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[03/19 14:48:58   565s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/19 14:48:58   565s] WARNING   IMPSP-5213           1  Option -fitGap is set to true when one s...
[03/19 14:48:58   565s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/19 14:48:58   565s] WARNING   IMPSP-5217           1  add_fillers command is running on a post...
[03/19 14:48:58   565s] WARNING   IMPSP-5219           8  There is no any metal geometry in filler...
[03/19 14:48:58   565s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/19 14:48:58   565s] ERROR     IMPOPT-7027          1  The analysis mode needs to be set to 'OC...
[03/19 14:48:58   565s] WARNING   IMPREPO-104        101  Net '%s' in module '%s' has multiple dri...
[03/19 14:48:59   565s] ERROR     IMPREPO-100          4  Module '%s' has inst '%s' tie-hi/lo outp...
[03/19 14:48:59   565s] *** Message Summary: 104293 warning(s), 7 error(s)
[03/19 14:48:59   565s] 
[03/19 14:48:59   565s] --- Ending "Innovus" (totcpu=0:09:24, real=0:16:33, mem=1508.7M) ---
