This is a testbench demo. It will run in verilator simulation and on
an FPGA.