{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684395775449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684395775450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 09:42:55 2023 " "Processing started: Thu May 18 09:42:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684395775450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395775450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_spiloopback -c top_spiloopback " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_spiloopback -c top_spiloopback" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395775450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684395775692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1684395775692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_spiloopback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_spiloopback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_spiloopback-top_arch " "Found design unit 1: top_spiloopback-top_arch" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395783029 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_spiloopback " "Found entity 1: top_spiloopback" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395783029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395783029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_heartbeat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_heartbeat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink_heartbeat-Behavioral " "Found design unit 1: blink_heartbeat-Behavioral" {  } { { "blink_heartbeat.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/blink_heartbeat.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395783029 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink_heartbeat " "Found entity 1: blink_heartbeat" {  } { { "blink_heartbeat.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/blink_heartbeat.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395783029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395783029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_spi-Behavioral " "Found design unit 1: basic_spi-Behavioral" {  } { { "basic_spi.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/basic_spi.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395783029 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_spi " "Found entity 1: basic_spi" {  } { { "basic_spi.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/basic_spi.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395783029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395783029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-Behavioral " "Found design unit 1: spi-Behavioral" {  } { { "spi.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/spi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395783030 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/spi.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395783030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395783030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_spiloopback " "Elaborating entity \"top_spiloopback\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684395783089 ""}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[5\] ARDUINO_IO\[13\] top_spiloopback.vhd(18) " "Bidirectional port \"ARDUINO_IO\[13\]\" at top_spiloopback.vhd(18) has a one-way connection to bidirectional port \"ARDUINO_IO\[5\]\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684395783104 "|top_spiloopback"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[6\] ARDUINO_IO\[12\] top_spiloopback.vhd(18) " "Bidirectional port \"ARDUINO_IO\[12\]\" at top_spiloopback.vhd(18) has a one-way connection to bidirectional port \"ARDUINO_IO\[6\]\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684395783104 "|top_spiloopback"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "ARDUINO_IO\[7\] ARDUINO_IO\[11\] top_spiloopback.vhd(18) " "Bidirectional port \"ARDUINO_IO\[11\]\" at top_spiloopback.vhd(18) has a one-way connection to bidirectional port \"ARDUINO_IO\[7\]\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684395783104 "|top_spiloopback"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_spi basic_spi:spi0 " "Elaborating entity \"basic_spi\" for hierarchy \"basic_spi:spi0\"" {  } { { "top_spiloopback.vhd" "spi0" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684395783107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blink_heartbeat basic_spi:spi0\|blink_heartbeat:blink_hb " "Elaborating entity \"blink_heartbeat\" for hierarchy \"basic_spi:spi0\|blink_heartbeat:blink_hb\"" {  } { { "basic_spi.vhd" "blink_hb" { Text "/home/osboxes/de10nano-test/SPI_Loopback/basic_spi.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684395783108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi basic_spi:spi0\|spi:spi " "Elaborating entity \"spi\" for hierarchy \"basic_spi:spi0\|spi:spi\"" {  } { { "basic_spi.vhd" "spi" { Text "/home/osboxes/de10nano-test/SPI_Loopback/basic_spi.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684395783112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8e84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8e84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8e84 " "Found entity 1: altsyncram_8e84" {  } { { "db/altsyncram_8e84.tdf" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/altsyncram_8e84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395783984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395783984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395784050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395784050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395784097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395784097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b7i " "Found entity 1: cntr_b7i" {  } { { "db/cntr_b7i.tdf" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/cntr_b7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395784176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395784176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395784223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395784223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395784282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395784282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395784326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395784326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395784375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395784375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395784420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395784420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395784449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395784449 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684395784908 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1684395785037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.05.18.09:43:08 Progress: Loading sld16993479/alt_sld_fab_wrapper_hw.tcl " "2023.05.18.09:43:08 Progress: Loading sld16993479/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395788117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395789704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395789849 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395790690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395790787 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395790919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395791052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395791065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395791066 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1684395791743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld16993479/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld16993479/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld16993479/alt_sld_fab.v" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/ip/sld16993479/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395791994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395791994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395792066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395792066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395792066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395792066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395792164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395792164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395792275 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395792275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395792275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/db/ip/sld16993479/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684395792380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395792380 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[12\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[12\]\" and its non-tri-state driver." {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1684395793469 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1684395793469 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1684395793469 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1684395793469 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "ARDUINO_IO\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"ARDUINO_IO\[12\]\" is moved to its source" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1684395793469 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1684395793469 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[5\]~synth " "Node \"ARDUINO_IO\[5\]~synth\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684395793478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684395793478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684395793478 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[12\]~synth " "Node \"ARDUINO_IO\[12\]~synth\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1684395793478 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1684395793478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684395793583 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 39 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1684395794866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684395794876 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684395794876 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684395794980 "|top_spiloopback|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684395794980 "|top_spiloopback|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684395794980 "|top_spiloopback|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684395794980 "|top_spiloopback|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684395794980 "|top_spiloopback|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_spiloopback.vhd" "" { Text "/home/osboxes/de10nano-test/SPI_Loopback/top_spiloopback.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684395794980 "|top_spiloopback|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684395794980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "754 " "Implemented 754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684395794983 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684395794983 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1684395794983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "720 " "Implemented 720 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684395794983 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684395794983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684395794983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684395794998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 09:43:14 2023 " "Processing ended: Thu May 18 09:43:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684395794998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684395794998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684395794998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684395794998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684395795588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684395795589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 09:43:15 2023 " "Processing started: Thu May 18 09:43:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684395795589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684395795589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_spiloopback -c top_spiloopback " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_spiloopback -c top_spiloopback" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684395795589 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684395795606 ""}
{ "Info" "0" "" "Project  = top_spiloopback" {  } {  } 0 0 "Project  = top_spiloopback" 0 0 "Fitter" 0 0 1684395795607 ""}
{ "Info" "0" "" "Revision = top_spiloopback" {  } {  } 0 0 "Revision = top_spiloopback" 0 0 "Fitter" 0 0 1684395795607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684395795701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1684395795701 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_spiloopback 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"top_spiloopback\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684395795704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684395795770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684395795770 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684395796095 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1684395796103 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684395796133 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684395796142 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 26 " "No exact pin location assignment(s) for 1 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1684395796367 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1684395801991 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 263 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 263 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1684395802039 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1684395802039 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684395802039 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684395802043 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684395802044 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684395802046 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684395802047 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684395802047 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684395802048 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1684395802786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1684395802786 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1684395802786 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1684395802786 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1684395802786 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_spiloopback.sdc " "Synopsys Design Constraints File file not found: 'top_spiloopback.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684395802794 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register basic_spi:spi0\|blink_heartbeat:blink_hb\|counter_output\[0\] FPGA_CLK1_50 " "Register basic_spi:spi0\|blink_heartbeat:blink_hb\|counter_output\[0\] is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1684395802799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1684395802799 "|top_spiloopback|FPGA_CLK1_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684395802806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1684395802806 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1684395802807 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684395802807 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684395802807 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1684395802807 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1684395802807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684395802855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684395802866 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684395802866 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK2_50 " "Node \"FPGA_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_CLK3_50 " "Node \"FPGA_CLK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2C_SCL " "Node \"HDMI_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2C_SDA " "Node \"HDMI_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_I2S " "Node \"HDMI_I2S\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_LRCLK " "Node \"HDMI_LRCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_MCLK " "Node \"HDMI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_SCLK " "Node \"HDMI_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_CLK " "Node \"HDMI_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_DE " "Node \"HDMI_TX_DE\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_DE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[0\] " "Node \"HDMI_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[10\] " "Node \"HDMI_TX_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[11\] " "Node \"HDMI_TX_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[12\] " "Node \"HDMI_TX_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[13\] " "Node \"HDMI_TX_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[14\] " "Node \"HDMI_TX_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[15\] " "Node \"HDMI_TX_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[16\] " "Node \"HDMI_TX_D\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[17\] " "Node \"HDMI_TX_D\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[18\] " "Node \"HDMI_TX_D\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[19\] " "Node \"HDMI_TX_D\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[1\] " "Node \"HDMI_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[20\] " "Node \"HDMI_TX_D\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[21\] " "Node \"HDMI_TX_D\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[22\] " "Node \"HDMI_TX_D\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[23\] " "Node \"HDMI_TX_D\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[2\] " "Node \"HDMI_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[3\] " "Node \"HDMI_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[4\] " "Node \"HDMI_TX_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[5\] " "Node \"HDMI_TX_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[6\] " "Node \"HDMI_TX_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[7\] " "Node \"HDMI_TX_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[8\] " "Node \"HDMI_TX_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_D\[9\] " "Node \"HDMI_TX_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_HS " "Node \"HDMI_TX_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_INT " "Node \"HDMI_TX_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HDMI_TX_VS " "Node \"HDMI_TX_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_TX_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/osboxes/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1684395802897 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1684395802897 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684395802914 ""}
