Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\IP\paramBlkRam_512x72.ip --block-symbol-file --output-directory=E:\Z8\Z8_out_fiber20210207\src\IP\paramBlkRam_512x72 --family="Arria 10" --part=10AX027H4F34E3SG
: paramBlkRam_512x72.ram_2port_0: Targeting device family: Arria 10.
: paramBlkRam_512x72.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: paramBlkRam_512x72.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\Z8\Z8_out_fiber20210207\src\IP\paramBlkRam_512x72.ip --synthesis=VERILOG --output-directory=E:\Z8\Z8_out_fiber20210207\src\IP\paramBlkRam_512x72 --family="Arria 10" --part=10AX027H4F34E3SG
: paramBlkRam_512x72.ram_2port_0: Targeting device family: Arria 10.
: paramBlkRam_512x72.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: paramBlkRam_512x72.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: paramBlkRam_512x72: "Transforming system: paramBlkRam_512x72"
Info: paramBlkRam_512x72: "Naming system components in system: paramBlkRam_512x72"
Info: paramBlkRam_512x72: "Processing generation queue"
Info: paramBlkRam_512x72: "Generating: paramBlkRam_512x72"
Info: paramBlkRam_512x72: "Generating: paramBlkRam_512x72_ram_2port_181_ljwgruq"
Info: paramBlkRam_512x72: Done "paramBlkRam_512x72" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in paramBlkRam_512x72. No files generated.
Info: Finished: Generate IP Core Documentation
