{
  "Top": "fast_accel",
  "RtlTop": "fast_accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "fast_accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<9>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "img_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "threshold": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "threshold",
          "name": "threshold",
          "usage": "data",
          "direction": "in"
        }]
    },
    "img_out": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_int<9>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "img_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "rows": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "rows",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "cols",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_pipeline \"fast_accel\/Compute_Loop\"",
      "set_directive_array_partition -type complete -dim 1 \"fast_accel\" buffer",
      "set_directive_interface -mode axis -register_mode both -depth 17000 -register \"fast_accel\" img_in",
      "set_directive_interface -mode axis -register_mode both -depth 17000 -register \"fast_accel\" img_out",
      "set_directive_top fast_accel -name fast_accel"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fast_accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "6.7",
    "IsCombinational": "0",
    "II": "16784",
    "Latency": "16783"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fast_accel",
    "Version": "1.0",
    "DisplayName": "Fast_accel",
    "Revision": "2112765766",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fast_accel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/code_src\/fast.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fast_accel_fast_accel_Pipeline_Compute_Loop.vhd",
      "impl\/vhdl\/fast_accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fast_accel_regslice_both.vhd",
      "impl\/vhdl\/fast_accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fast_accel_fast_accel_Pipeline_Compute_Loop.v",
      "impl\/verilog\/fast_accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fast_accel_regslice_both.v",
      "impl\/verilog\/fast_accel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fast_accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "img_in:img_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "img_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "16",
      "portPrefix": "img_in_",
      "ports": [
        "img_in_TDATA",
        "img_in_TREADY",
        "img_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "img_in"
        }]
    },
    "threshold": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"threshold": "DATA"},
      "ports": ["threshold"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "threshold"
        }]
    },
    "img_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "16",
      "portPrefix": "img_out_",
      "ports": [
        "img_out_TDATA",
        "img_out_TREADY",
        "img_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "img_out"
        }]
    },
    "rows": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"rows": "DATA"},
      "ports": ["rows"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rows"
        }]
    },
    "cols": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"cols": "DATA"},
      "ports": ["cols"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cols"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "img_in_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "img_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "img_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "threshold": {
      "dir": "in",
      "width": "32"
    },
    "img_out_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "img_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "img_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "rows": {
      "dir": "in",
      "width": "32"
    },
    "cols": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fast_accel",
      "Instances": [{
          "ModuleName": "fast_accel_Pipeline_Compute_Loop",
          "InstanceName": "grp_fast_accel_Pipeline_Compute_Loop_fu_60"
        }]
    },
    "Info": {
      "fast_accel_Pipeline_Compute_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fast_accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "fast_accel_Pipeline_Compute_Loop": {
        "Latency": {
          "LatencyBest": "16780",
          "LatencyAvg": "16780",
          "LatencyWorst": "16780",
          "PipelineII": "16780",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "6.70",
          "Estimate": "3.130"
        },
        "Loops": [{
            "Name": "Compute_Loop",
            "TripCount": "16769",
            "Latency": "16778",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "FF": "7697",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "1537",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fast_accel": {
        "Latency": {
          "LatencyBest": "16783",
          "LatencyAvg": "16783",
          "LatencyWorst": "16783",
          "PipelineII": "16784",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "6.70",
          "Estimate": "3.130"
        },
        "Area": {
          "FF": "7766",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "1651",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-11 20:46:54 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
