// Seed: 2162810424
module module_0 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wire id_4,
    input tri1 id_5,
    output wire id_6,
    input tri0 id_7,
    output wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wor id_11,
    output supply1 id_12,
    output wand id_13,
    output wor id_14,
    input wor id_15,
    input wand id_16
);
  assign id_4 = id_10;
  id_18(
      1
  ); id_19(
      1
  );
  assign module_0 = id_7;
  wire id_20;
  assign id_3 = 1;
  wire id_21;
  assign id_20 = !id_10;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    inout supply1 id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    output tri id_6,
    output tri id_7,
    input uwire id_8,
    output tri id_9,
    output tri1 id_10,
    output tri id_11,
    input wire id_12,
    output tri1 id_13,
    input uwire id_14,
    input tri0 id_15
);
  tri1 id_17 = id_8;
  module_0(
      id_6,
      id_5,
      id_13,
      id_17,
      id_1,
      id_5,
      id_13,
      id_12,
      id_17,
      id_15,
      id_17,
      id_14,
      id_10,
      id_2,
      id_1,
      id_12,
      id_2
  );
  wire id_18;
endmodule
