{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "import math\n",
    "import import_ipynb\n",
    "from Generator_MatrixVectorMultiply_SI_HR_V1_6 import MatrixVectorMultiply_SI"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Enter M: 10\n",
      "Enter N: 12\n",
      "Enter No Of Parallel Row (empty for 1): 10\n",
      "Enter HRR Upper Limit (>=2, <=12, empty for 2, not all HRR values are acceptable): 4\n",
      "HRR calculated value: 4\n",
      "Enter Multiply-Add Max Component Size (empty for 3): \n",
      "Enable Input Latch? (empty or 0 to disable, 1 to enable): \n",
      "Enable SI Mux Output Registers? (empty or 0 to disable, 1 to enable): \n",
      "Enter IN_WIDTH default value (empty for 10): \n",
      "Enter INPUT_REG_DEPTH default value (empty for 1): \n",
      "Enter MULT_PIPE_DEPTH default value (empty for 1): \n"
     ]
    }
   ],
   "source": [
    "#M>=1\n",
    "M = input('Enter M: ')\n",
    "#N>=2\n",
    "N = input('Enter N: ')\n",
    "#>=1, <=M\n",
    "PR = input('Enter No Of Parallel Row (empty for 1): ')\n",
    "M = int(M)\n",
    "if M<1:\n",
    "    M = 1\n",
    "N = int(N)\n",
    "if N<2:\n",
    "    N = 2\n",
    "if not PR:\n",
    "    PR = 1\n",
    "else:\n",
    "    PR = int(PR)\n",
    "    if PR>M:\n",
    "        PR = M\n",
    "#HRR>=2\n",
    "HRR = input('Enter HRR Upper Limit (>=2, <={}, empty for 2, not all HRR values are acceptable): '.format(N))\n",
    "if not HRR:\n",
    "    HRR = 2\n",
    "else:\n",
    "    HRR = int(HRR)\n",
    "    if HRR<2:\n",
    "        HRR = 2\n",
    "    if HRR>N:\n",
    "        HRR = N\n",
    "NMult = math.ceil(N/HRR)\n",
    "#print(\"NMult: {}\".format(NMult))\n",
    "\n",
    "while math.ceil(N/NMult) != HRR:\n",
    "    HRR -= 1\n",
    "print(\"HRR calculated value: {}\".format(HRR))\n",
    "\n",
    "#MAMCS>=1\n",
    "MAMCS = input('Enter Multiply-Add Max Component Size (empty for {}): '.format(NMult))\n",
    "\n",
    "if not MAMCS:\n",
    "    MAMCS = NMult\n",
    "else:\n",
    "    MAMCS = int(MAMCS)\n",
    "    if MAMCS>NMult:\n",
    "        MAMCS = NMult\n",
    "    elif MAMCS<1:\n",
    "        MAMCS = 1\n",
    "\n",
    "#AdderSize>=2\n",
    "if MAMCS<NMult:\n",
    "    AdderSize = input('Enter maximum size allowed for base adders (empty for 2): ')\n",
    "\n",
    "Enable_Input_Latch = input('Enable Input Latch? (empty or 0 to disable, 1 to enable): ')\n",
    "\n",
    "RS=math.ceil(M/PR)\n",
    "\n",
    "if RS>1:\n",
    "    Enable_Vector_Latch = input('Enable Vector Latch? (empty or 0 to disable, 1 to enable): ')\n",
    "\n",
    "Enable_SIM_Output_Registers = input('Enable SI Mux Output Registers? (empty or 0 to disable, 1 to enable): ')\n",
    "\n",
    "#IN_WIDTH>=1\n",
    "IN_WIDTH = input('Enter IN_WIDTH default value (empty for 10): ')\n",
    "\n",
    "#INPUT_REG_DEPTH>=0\n",
    "INPUT_REG_DEPTH = input('Enter INPUT_REG_DEPTH default value (empty for 1): ')\n",
    "\n",
    "#MULT_PIPE_DEPTH>=0\n",
    "MULT_PIPE_DEPTH = input('Enter MULT_PIPE_DEPTH default value (empty for 1): ')\n",
    "\n",
    "NumOfComponents = math.ceil(NMult/MAMCS)\n",
    "if MAMCS==NMult:\n",
    "    AdderSize = 0\n",
    "else:\n",
    "    if not AdderSize:\n",
    "        AdderSize = 2\n",
    "    else:\n",
    "        AdderSize = int(AdderSize)\n",
    "        if AdderSize<2:\n",
    "            AdderSize = 2\n",
    "        if AdderSize>NumOfComponents:\n",
    "            AdderSize = NumOfComponents\n",
    "            \n",
    "if not Enable_Input_Latch:\n",
    "    Enable_Input_Latch = 0\n",
    "else:\n",
    "    Enable_Input_Latch = int(Enable_Input_Latch)\n",
    "if RS==1:\n",
    "    Enable_Vector_Latch = 0;\n",
    "else:\n",
    "    if not Enable_Vector_Latch:\n",
    "        Enable_Vector_Latch = 0\n",
    "    else:\n",
    "        Enable_Vector_Latch = int(Enable_Vector_Latch)\n",
    "\n",
    "if not Enable_SIM_Output_Registers:\n",
    "    Enable_SIM_Output_Registers = 0\n",
    "else:\n",
    "    Enable_SIM_Output_Registers = int(Enable_SIM_Output_Registers)\n",
    "        \n",
    "if not IN_WIDTH:\n",
    "    IN_WIDTH = 10\n",
    "else:\n",
    "    IN_WIDTH = int(IN_WIDTH)\n",
    "    if IN_WIDTH<1:\n",
    "        IN_WIDTH = 1\n",
    "\n",
    "if not INPUT_REG_DEPTH:\n",
    "    INPUT_REG_DEPTH = 1\n",
    "else:\n",
    "    INPUT_REG_DEPTH = int(INPUT_REG_DEPTH)\n",
    "    if INPUT_REG_DEPTH<0:\n",
    "        INPUT_REG_DEPTH = 0\n",
    "\n",
    "if not MULT_PIPE_DEPTH:\n",
    "    MULT_PIPE_DEPTH=1\n",
    "else:\n",
    "    MULT_PIPE_DEPTH = int(MULT_PIPE_DEPTH)\n",
    "    if MULT_PIPE_DEPTH<0:\n",
    "        MULT_PIPE_DEPTH = 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "lghrr=math.ceil(math.log2(HRR))\n",
    "lgN=math.ceil(math.log2(N))\n",
    "parameters={ \n",
    "    \"M\":M,\n",
    "    \"N\":N,\n",
    "    \"PR\":PR,\n",
    "    \"HRR\":HRR,\n",
    "    \"MAMCS\":MAMCS,\n",
    "    \"ADDER_SIZE\":AdderSize,\n",
    "    \"ENABLE_INPUT_LATCH\":Enable_Input_Latch,\n",
    "    \"Enable_Vector_Latch\":Enable_Vector_Latch,\n",
    "    \"ENABLE_SIM_OUTPUT_REGISTERS\":Enable_SIM_Output_Registers,\n",
    "    \"INPUT_REG_DEPTH\":INPUT_REG_DEPTH,\n",
    "    \"MULT_PIPE_DEPTH\":MULT_PIPE_DEPTH,\n",
    "    \"IN_WIDTH\":IN_WIDTH\n",
    "}\n",
    "\n",
    "IN_DATA_LENGHT=N*(PR+1)*IN_WIDTH\n",
    "OUT_WIDTH=2*IN_WIDTH+lgN\n",
    "OUT_DATA_LENGHT=PR*OUT_WIDTH\n",
    "\n",
    "Print_To_File=1\n",
    "Files_Location='MatrixVectorMultiply_GeneratedVerilogCodes/'\n",
    "Is_Top=1\n",
    "modules={}\n",
    "GeneratedFileName=MatrixVectorMultiply_SI(parameters,Print_To_File,Files_Location,Is_Top,modules)\n",
    "Files_Location+=GeneratedFileName+\"/\"\n",
    "wrapperModuleName=GeneratedFileName+\"_AXIStream\"\n",
    "of=open(Files_Location+wrapperModuleName+\".v\", 'w+')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "# in this cell we will use the generated file and instanciate it in our new AXI wrapper module.\n",
    "print(\"`timescale 1ns / 1ps\\n\",file=of)\n",
    "print(\"module \"+wrapperModuleName,file=of)\n",
    "print(\"#(\",file=of)\n",
    "print(\"parameter IN_DATA_LENGHT= {}, \".format(IN_DATA_LENGHT),file=of)\n",
    "print(\"parameter OUT_DATA_LENGHT= {} \".format(OUT_DATA_LENGHT),file=of)\n",
    "print(\")( \\n\",file=of)\n",
    "print(\"input aclk,\".format(),file=of)\n",
    "print(\"input aresetn,\".format(),file=of)\n",
    "print(\"input enable,\".format(),file=of)\n",
    "print(\"input [IN_DATA_LENGHT-1:0]s_axi_data,\".format(),file=of)\n",
    "print(\"input s_axi_valid,\".format(),file=of)\n",
    "print(\"input m_axi_ready,\".format(),file=of)\n",
    "print(\"output reg[OUT_DATA_LENGHT-1:0]m_axi_data,\".format(),file=of)\n",
    "print(\"output reg m_axi_valid,\".format(),file=of)\n",
    "print(\"output reg s_axi_ready\".format(),file=of)\n",
    "print(\");\\n\".format(),file=of) \n",
    "print(\"reg inready;\".format(),file=of)\n",
    "print(\"reg [IN_DATA_LENGHT-1:0]indata;\".format(),file=of)\n",
    "print(\"wire outready;\".format(),file=of)\n",
    "print(\"wire earlyoutready;\".format(),file=of)\n",
    "print(\"wire [OUT_DATA_LENGHT-1:0]outdata;\".format(),file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "print(\"////////////////instancing wrapping module///////////////////\".format(),file=of)\n",
    "print(\"{} {}(\".format(GeneratedFileName,GeneratedFileName+\"_inst\"),file=of)\n",
    "print(\".clk(aclk),\".format(),file=of)\n",
    "print(\".reset(!aresetn),\".format(),file=of)\n",
    "print(\".enable(enable),\".format(),file=of)\n",
    "print(\".inReady(inready),\".format(),file=of)\n",
    "for j in range (PR):\n",
    "    for i in range (N):\n",
    "        print(\".AE{}R{}(indata[{}:{}]),\".format( i, j, IN_DATA_LENGHT-((i+j*N)*(IN_WIDTH))-1 , IN_DATA_LENGHT-((i+j*N+1)*(IN_WIDTH)) ), file=of )\n",
    "for i in range (N):    \n",
    "    print(\".VE{}(indata[{}:{}]),\".format( i, IN_DATA_LENGHT-(PR*N+i)*(IN_WIDTH)-1 , (IN_DATA_LENGHT-(PR*N+i+1)*(IN_WIDTH)) ), file=of )\n",
    "print(\".E{}toE{}Ready(outready),\".format(0,PR-1),file=of)\n",
    "for j in range (PR):\n",
    "        print(\".E{}(outdata[{}:{}]),\".format( j, OUT_DATA_LENGHT-(j*OUT_WIDTH+1) ,  OUT_DATA_LENGHT-((j+1)*OUT_WIDTH) ), file=of)\n",
    "print(\".earlyE{}toE{}Ready(earlyoutready)\".format(0,PR-1),file=of)\n",
    "print(\");\".format(),file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "#in this cell we will add Axi stream compatability codes to wrapp the generated module in the previeous cell\n",
    "print(\"/////////////////Main body/////////////\".format(),file=of)\n",
    "print(\"always @(posedge aclk)begin\".format(),file=of)\n",
    "print(\" if(aresetn==0)begin\".format(),file=of)\n",
    "print(\"  m_axi_data<=0;\".format(),file=of)\n",
    "print(\"  m_axi_valid<=0;\".format(),file=of)\n",
    "print(\" end\".format(),file=of)\n",
    "print(\" else begin\".format(),file=of)\n",
    "print(\"  if(m_axi_ready==1 && m_axi_valid==1)begin\".format(),file=of)\n",
    "print(\"   m_axi_valid<=0;\".format(),file=of)\n",
    "print(\"  end\".format(),file=of)\n",
    "print(\"  else if(outready==1)begin\".format(),file=of)\n",
    "print(\"   m_axi_valid<=1;\".format(),file=of)\n",
    "print(\"   m_axi_data<=outdata;\".format(),file=of)\n",
    "print(\"  end\".format(),file=of)\n",
    "print(\" end\".format(),file=of)\n",
    "print(\"end\".format(),file=of)\n",
    "print(\"always @(posedge aclk)begin\".format(),file=of)\n",
    "print(\" if(aresetn==0)begin\".format(),file=of)\n",
    "print(\"  s_axi_ready<=1;\".format(),file=of)\n",
    "print(\"  inready<=0;\".format(),file=of)\n",
    "print(\"  indata<=0;\".format(),file=of)\n",
    "print(\" end\".format(),file=of)\n",
    "print(\" else begin\".format(),file=of)\n",
    "print(\"  inready<=0;\".format(),file=of)\n",
    "print(\"  if(s_axi_valid==1 && s_axi_ready==1)begin\".format(),file=of)\n",
    "print(\"   s_axi_ready<=0;\".format(),file=of)\n",
    "print(\"   inready<=1;\".format(),file=of)\n",
    "print(\"   indata<= s_axi_data;\".format(),file=of)\n",
    "print(\"  end\".format(),file=of)\n",
    "print(\"  else if(m_axi_valid==1 && m_axi_ready==1)begin\".format(),file=of)\n",
    "print(\"   s_axi_ready<=1;\".format(),file=of)\n",
    "print(\"  end\".format(),file=of)\n",
    "print(\" end\".format(),file=of)\n",
    "print(\"end\".format(),file=of)\n",
    "print(\"\\nendmodule\",file=of)\n",
    "of.close()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
