"marvell,xenon-tun-count"	,	L_5
sdhci_priv	,	F_19
MMC_TIMING_UHS_SDR104	,	V_41
ios	,	V_56
XENON_MASK_CMD_CONFLICT_ERR	,	V_21
supply	,	V_66
sdhci_xenon_pdata	,	V_94
xenon_enable_sdio_irq	,	F_37
"marvell,armada-ap806-sdhci"	,	L_2
dev	,	V_85
xenon_phy_parse_dt	,	F_45
enable	,	V_11
XENON_DEFAULT_SDCLK_FREQ	,	V_64
of_device_is_compatible	,	F_42
pltfm_host	,	V_23
SDHCI_INT_RETUNE	,	V_29
quirks2	,	V_59
SDHCI_QUIRK2_PRESET_VALUE_BROKEN	,	V_60
sdhci_host	,	V_1
MMC_CAP_WAIT_WHILE_BUSY	,	V_18
sdhci_pltfm_priv	,	F_20
unlikely	,	F_44
xenon_replace_mmc_host_ops	,	F_39
sdhci_reset	,	F_23
clk	,	V_95
SDHCI_QUIRK2_BROKEN_HS200	,	V_88
"SDHC Index %d exceeds Number of SDHCs %d\n"	,	L_4
sdhci_pltfm_host	,	V_22
SDHCI_CLOCK_CONTROL	,	V_5
MMC_TIMING_MMC_HS400	,	V_52
"core"	,	L_7
preset_enabled	,	V_58
xenon_retune_setup	,	F_18
mmc_ios	,	V_55
sdhci_execute_tuning	,	F_36
of_node	,	V_86
xenon_probe_dt	,	F_40
mmc_dev	,	F_9
card	,	V_70
"Wrong Re-tuning Count. Set default value %d\n"	,	L_6
ENODEV	,	V_68
nr_sdhc	,	V_87
xenon_set_acg	,	F_12
xenon_start_signal_voltage_switch	,	F_30
init_card	,	V_78
XENON_TMR_RETUN_NO_PRESENT	,	V_92
MMC_CAP_BUS_WIDTH_TEST	,	V_19
flags	,	V_61
usleep_range	,	F_10
"Failed to setup input clk: %d\n"	,	L_8
mmc_card	,	V_69
device_node	,	V_83
start_signal_voltage_switch	,	V_77
of_property_read_u32	,	F_43
MMC_TIMING_UHS_DDR50	,	V_49
XENON_RETUNING_COMPATIBLE	,	V_27
XENON_SLOT_RETUNING_REQ_CTRL	,	V_26
SDHCI_TUNING_MODE_1	,	V_32
MMC_TIMING_UHS_SDR25	,	V_45
SDHCI_CTRL_UHS_SDR50	,	V_48
XENON_SYS_CFG_INFO	,	V_73
u16	,	T_4
XENON_CTRL_HS200	,	V_40
execute_tuning	,	V_79
clk_prepare_enable	,	F_52
sdhci_get_of_property	,	F_54
sdhci_pltfm_free	,	F_57
u8	,	T_3
err	,	V_93
remove_sdhc	,	V_98
XENON_SYS_OP_CTRL	,	V_13
"Internal clock never stabilised.\n"	,	L_1
SDHCI_SIGNAL_ENABLE	,	V_28
EINVAL	,	V_90
sdhci_enable_sdio_irq	,	F_38
xenon_execute_tuning	,	F_35
enable_sdio_irq	,	V_80
sdhci_remove_host	,	F_59
xenon_sdhc_unprepare	,	F_47
xenon_disable_sdhc	,	F_15
sdhci_start_signal_voltage_switch	,	F_33
mmc_host_ops	,	V_75
platform_device	,	V_81
MMC_TIMING_UHS_SDR12	,	V_43
XENON_DEF_TUNING_COUNT	,	V_91
ktime_get	,	F_5
ktime_t	,	T_2
SDHCI_PV_ENABLED	,	V_62
opcode	,	V_72
pdev	,	V_82
u32	,	T_1
reg	,	V_3
"marvell,xenon-sdhc-id"	,	L_3
xenon_set_sdclk_off_idle	,	F_11
host	,	V_2
err_clk	,	V_97
priv	,	V_25
vqmmc	,	V_67
xenon_reset_exit	,	F_21
SDHCI_CTRL_UHS_MASK	,	V_38
SDHCI_CTRL_UHS_SDR104	,	V_42
timing	,	V_35
xenon_reset	,	F_22
MMC_TIMING_MMC_HS200	,	V_39
PTR_ERR	,	F_32
ETIMEDOUT	,	V_9
SDHCI_HOST_CONTROL2	,	V_37
MMC_TIMING_MMC_HS	,	V_57
XENON_SLOT_TYPE_SDIO_SHIFT	,	V_74
SDHCI_CTRL_PRESET_VAL_ENABLE	,	V_63
MMC_TIMING_MMC_DDR52	,	V_50
xenon_enable_internal_clk	,	F_1
SDHCI_INT_ENABLE	,	V_30
mmc	,	V_8
SDHCI_CTRL_UHS_SDR12	,	V_44
np	,	V_84
platform_get_drvdata	,	F_41
XENON_SDCLK_IDLEOFF_ENABLE_SHIFT	,	V_14
xenon_set_uhs_signaling	,	F_24
SDHCI_RESET_ALL	,	V_34
sdhci_set_ios	,	F_28
sdhci_writel	,	F_3
ktime_add_ms	,	F_4
XENON_AUTO_CLKGATE_DISABLE_MASK	,	V_15
timeout	,	V_4
tuning_count	,	V_33
free_pltfm	,	V_96
dev_err	,	F_8
caps	,	V_17
xenon_probe	,	F_48
SDHCI_CLOCK_INT_EN	,	V_6
xenon_remove	,	F_58
XENON_SLOT_ENABLE_SHIFT	,	V_16
signal_voltage	,	V_65
sdhc_id	,	V_10
ctrl_2	,	V_36
xenon_set_ios	,	F_26
xenon_sdhc_prepare	,	F_46
ktime_after	,	F_7
XENON_CTRL_HS400	,	V_53
xenon_soc_pad_ctrl	,	F_31
sdhci_writew	,	F_25
mask	,	V_12
xenon_mask_cmd_conflict_err	,	F_17
sdhci_pltfm_init	,	F_49
SDHCI_CTRL_UHS_SDR25	,	V_46
devm_clk_get	,	F_51
xenon_enable_sdhc	,	F_13
set_ios	,	V_76
XENON_NR_SUPPORTED_SLOT_MASK	,	V_89
mmc_of_parse	,	F_53
xenon_enable_sdhc_parallel_tran	,	F_16
XENON_SYS_EXT_OP_CTRL	,	V_20
mmc_host	,	V_54
xenon_priv	,	V_24
clk_disable_unprepare	,	F_56
sdhci_add_host	,	F_55
BIT	,	F_14
mmc_priv	,	F_27
SDHCI_CLOCK_INT_STABLE	,	V_7
MMC_TIMING_UHS_SDR50	,	V_47
xenon_init_card	,	F_34
sdhci_readw	,	F_6
init_card_type	,	V_71
xenon_phy_adj	,	F_29
sdhci_readl	,	F_2
SDHCI_CTRL_UHS_DDR50	,	V_51
tuning_mode	,	V_31
IS_ERR	,	F_50
