# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1MEDIAN.srcs/sources_1/new/type_def.vhd" \
"../../../../project_1MEDIAN.srcs/sources_1/new/median_filter.vhd" \
"../../../../project_1MEDIAN.srcs/sources_1/new/sorter.vhd" \
"../../../../project_1MEDIAN.srcs/sim_1/new/median_filter_tb.vhd" \

# Do not sort compile order
nosort
