
RCC_PLL_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b1c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08002cec  08002cec  00012cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d7c  08002d7c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08002d7c  08002d7c  00012d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002d84  08002d84  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d84  08002d84  00012d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d88  08002d88  00012d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002d8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  20000070  08002dfc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000144  08002dfc  00020144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008584  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000014d3  00000000  00000000  00028624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000650  00000000  00000000  00029af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005c8  00000000  00000000  0002a148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021196  00000000  00000000  0002a710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008de2  00000000  00000000  0004b8a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8381  00000000  00000000  00054688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011ca09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c90  00000000  00000000  0011ca5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002cd4 	.word	0x08002cd4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08002cd4 	.word	0x08002cd4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <SysTick_Handler>:
#include "stm32f4xx_hal.h"



void SysTick_Handler(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80005c8:	f000 fa52 	bl	8000a70 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80005cc:	f000 fb9e 	bl	8000d0c <HAL_SYSTICK_IRQHandler>
}
 80005d0:	bf00      	nop
 80005d2:	bd80      	pop	{r7, pc}

080005d4 <main>:

void SystemClock_Config(void);


int main()
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b09a      	sub	sp, #104	; 0x68
 80005d8:	af00      	add	r7, sp, #0
	HAL_Init();
 80005da:	f000 f9f7 	bl	80009cc <HAL_Init>

	SystemClock_Config();
 80005de:	f000 f89b 	bl	8000718 <SystemClock_Config>


	UART2_init();
 80005e2:	f000 f86f 	bl	80006c4 <UART2_init>

	char buffer[100];

	/*print the SYSCLCK*/
	sprintf(buffer, "SYSCLCK =%ld HZ\r\n",HAL_RCC_GetSysClockFreq());
 80005e6:	f000 fe4d 	bl	8001284 <HAL_RCC_GetSysClockFreq>
 80005ea:	4602      	mov	r2, r0
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	492d      	ldr	r1, [pc, #180]	; (80006a4 <main+0xd0>)
 80005f0:	4618      	mov	r0, r3
 80005f2:	f001 ff01 	bl	80023f8 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)buffer,strlen(buffer),HAL_MAX_DELAY);
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	4618      	mov	r0, r3
 80005fa:	f7ff fe09 	bl	8000210 <strlen>
 80005fe:	4603      	mov	r3, r0
 8000600:	b29a      	uxth	r2, r3
 8000602:	1d39      	adds	r1, r7, #4
 8000604:	f04f 33ff 	mov.w	r3, #4294967295
 8000608:	4827      	ldr	r0, [pc, #156]	; (80006a8 <main+0xd4>)
 800060a:	f001 fb56 	bl	8001cba <HAL_UART_Transmit>

	/*print the HCLK*/
	sprintf(buffer, "HCLK  =%ld HZ\r\n",HAL_RCC_GetHCLKFreq());
 800060e:	f000 fe05 	bl	800121c <HAL_RCC_GetHCLKFreq>
 8000612:	4602      	mov	r2, r0
 8000614:	1d3b      	adds	r3, r7, #4
 8000616:	4925      	ldr	r1, [pc, #148]	; (80006ac <main+0xd8>)
 8000618:	4618      	mov	r0, r3
 800061a:	f001 feed 	bl	80023f8 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)buffer,strlen(buffer),HAL_MAX_DELAY);
 800061e:	1d3b      	adds	r3, r7, #4
 8000620:	4618      	mov	r0, r3
 8000622:	f7ff fdf5 	bl	8000210 <strlen>
 8000626:	4603      	mov	r3, r0
 8000628:	b29a      	uxth	r2, r3
 800062a:	1d39      	adds	r1, r7, #4
 800062c:	f04f 33ff 	mov.w	r3, #4294967295
 8000630:	481d      	ldr	r0, [pc, #116]	; (80006a8 <main+0xd4>)
 8000632:	f001 fb42 	bl	8001cba <HAL_UART_Transmit>

	/*print the P1CLK*/
	sprintf(buffer, "P1CLK =%ld HZ\r\n",HAL_RCC_GetPCLK1Freq());
 8000636:	f000 fdfd 	bl	8001234 <HAL_RCC_GetPCLK1Freq>
 800063a:	4602      	mov	r2, r0
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	491c      	ldr	r1, [pc, #112]	; (80006b0 <main+0xdc>)
 8000640:	4618      	mov	r0, r3
 8000642:	f001 fed9 	bl	80023f8 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)buffer,strlen(buffer),HAL_MAX_DELAY);
 8000646:	1d3b      	adds	r3, r7, #4
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff fde1 	bl	8000210 <strlen>
 800064e:	4603      	mov	r3, r0
 8000650:	b29a      	uxth	r2, r3
 8000652:	1d39      	adds	r1, r7, #4
 8000654:	f04f 33ff 	mov.w	r3, #4294967295
 8000658:	4813      	ldr	r0, [pc, #76]	; (80006a8 <main+0xd4>)
 800065a:	f001 fb2e 	bl	8001cba <HAL_UART_Transmit>

	/*print the P2CLK*/
	sprintf(buffer, "P2CLK =%ld HZ\r\n",HAL_RCC_GetPCLK2Freq());
 800065e:	f000 fdfd 	bl	800125c <HAL_RCC_GetPCLK2Freq>
 8000662:	4602      	mov	r2, r0
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	4913      	ldr	r1, [pc, #76]	; (80006b4 <main+0xe0>)
 8000668:	4618      	mov	r0, r3
 800066a:	f001 fec5 	bl	80023f8 <siprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)buffer,strlen(buffer),HAL_MAX_DELAY);
 800066e:	1d3b      	adds	r3, r7, #4
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff fdcd 	bl	8000210 <strlen>
 8000676:	4603      	mov	r3, r0
 8000678:	b29a      	uxth	r2, r3
 800067a:	1d39      	adds	r1, r7, #4
 800067c:	f04f 33ff 	mov.w	r3, #4294967295
 8000680:	4809      	ldr	r0, [pc, #36]	; (80006a8 <main+0xd4>)
 8000682:	f001 fb1a 	bl	8001cba <HAL_UART_Transmit>

	/*SYSTICK CONFIGURATION*/
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000686:	2004      	movs	r0, #4
 8000688:	f000 fb24 	bl	8000cd4 <HAL_SYSTICK_CLKSourceConfig>
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 800068c:	f000 fdc6 	bl	800121c <HAL_RCC_GetHCLKFreq>
 8000690:	4603      	mov	r3, r0
 8000692:	4a09      	ldr	r2, [pc, #36]	; (80006b8 <main+0xe4>)
 8000694:	fba2 2303 	umull	r2, r3, r2, r3
 8000698:	099b      	lsrs	r3, r3, #6
 800069a:	4618      	mov	r0, r3
 800069c:	f000 fb0d 	bl	8000cba <HAL_SYSTICK_Config>


	while(1);
 80006a0:	e7fe      	b.n	80006a0 <main+0xcc>
 80006a2:	bf00      	nop
 80006a4:	08002cec 	.word	0x08002cec
 80006a8:	2000008c 	.word	0x2000008c
 80006ac:	08002d00 	.word	0x08002d00
 80006b0:	08002d10 	.word	0x08002d10
 80006b4:	08002d20 	.word	0x08002d20
 80006b8:	10624dd3 	.word	0x10624dd3

080006bc <error_handler>:
	return 0;
}


void error_handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
	while(1);
 80006c0:	e7fe      	b.n	80006c0 <error_handler+0x4>
	...

080006c4 <UART2_init>:
}

void UART2_init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
	huart2.Instance 		= USART2;
 80006c8:	4b11      	ldr	r3, [pc, #68]	; (8000710 <UART2_init+0x4c>)
 80006ca:	4a12      	ldr	r2, [pc, #72]	; (8000714 <UART2_init+0x50>)
 80006cc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate 	= 115200;
 80006ce:	4b10      	ldr	r3, [pc, #64]	; (8000710 <UART2_init+0x4c>)
 80006d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006d4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength 	= UART_WORDLENGTH_8B;
 80006d6:	4b0e      	ldr	r3, [pc, #56]	; (8000710 <UART2_init+0x4c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	609a      	str	r2, [r3, #8]
	huart2.Init.HwFlowCtl 	= UART_HWCONTROL_NONE;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	; (8000710 <UART2_init+0x4c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode		= UART_MODE_TX_RX;
 80006e2:	4b0b      	ldr	r3, [pc, #44]	; (8000710 <UART2_init+0x4c>)
 80006e4:	220c      	movs	r2, #12
 80006e6:	615a      	str	r2, [r3, #20]
	huart2.Init.OverSampling= UART_OVERSAMPLING_16;
 80006e8:	4b09      	ldr	r3, [pc, #36]	; (8000710 <UART2_init+0x4c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
	huart2.Init.StopBits	= UART_STOPBITS_1;
 80006ee:	4b08      	ldr	r3, [pc, #32]	; (8000710 <UART2_init+0x4c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity		= UART_PARITY_NONE;
 80006f4:	4b06      	ldr	r3, [pc, #24]	; (8000710 <UART2_init+0x4c>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	611a      	str	r2, [r3, #16]



	if (HAL_UART_Init(&huart2) != HAL_OK)
 80006fa:	4805      	ldr	r0, [pc, #20]	; (8000710 <UART2_init+0x4c>)
 80006fc:	f001 fa90 	bl	8001c20 <HAL_UART_Init>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <UART2_init+0x46>
	{
		error_handler();
 8000706:	f7ff ffd9 	bl	80006bc <error_handler>
	}

}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	2000008c 	.word	0x2000008c
 8000714:	40004400 	.word	0x40004400

08000718 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
	/* This is an example to source the HCLK with maximum clock (180 Mhz)*/

	/*************** Necessary configuration for Hclk > 120 ***************/
	//enable the clock for power controller
	__HAL_RCC_PWR_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	4b35      	ldr	r3, [pc, #212]	; (80007f8 <SystemClock_Config+0xe0>)
 8000724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000726:	4a34      	ldr	r2, [pc, #208]	; (80007f8 <SystemClock_Config+0xe0>)
 8000728:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072c:	6413      	str	r3, [r2, #64]	; 0x40
 800072e:	4b32      	ldr	r3, [pc, #200]	; (80007f8 <SystemClock_Config+0xe0>)
 8000730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000732:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]
	//set voltage scale to VOLTAGE SCALE1
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800073a:	2300      	movs	r3, #0
 800073c:	603b      	str	r3, [r7, #0]
 800073e:	4b2f      	ldr	r3, [pc, #188]	; (80007fc <SystemClock_Config+0xe4>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4a2e      	ldr	r2, [pc, #184]	; (80007fc <SystemClock_Config+0xe4>)
 8000744:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000748:	6013      	str	r3, [r2, #0]
 800074a:	4b2c      	ldr	r3, [pc, #176]	; (80007fc <SystemClock_Config+0xe4>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	683b      	ldr	r3, [r7, #0]
	//turn on Overdrive mode
	__HAL_PWR_OVERDRIVE_ENABLE();
 8000756:	4b2a      	ldr	r3, [pc, #168]	; (8000800 <SystemClock_Config+0xe8>)
 8000758:	2201      	movs	r2, #1
 800075a:	601a      	str	r2, [r3, #0]
	/********************************************************/

	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800075c:	4b29      	ldr	r3, [pc, #164]	; (8000804 <SystemClock_Config+0xec>)
 800075e:	2202      	movs	r2, #2
 8000760:	601a      	str	r2, [r3, #0]
	osc_init.HSEState		= RCC_HSE_OFF;
 8000762:	4b28      	ldr	r3, [pc, #160]	; (8000804 <SystemClock_Config+0xec>)
 8000764:	2200      	movs	r2, #0
 8000766:	605a      	str	r2, [r3, #4]
	osc_init.HSIState		= RCC_HSI_ON;
 8000768:	4b26      	ldr	r3, [pc, #152]	; (8000804 <SystemClock_Config+0xec>)
 800076a:	2201      	movs	r2, #1
 800076c:	60da      	str	r2, [r3, #12]
	osc_init.HSICalibrationValue	= 16;
 800076e:	4b25      	ldr	r3, [pc, #148]	; (8000804 <SystemClock_Config+0xec>)
 8000770:	2210      	movs	r2, #16
 8000772:	611a      	str	r2, [r3, #16]
	osc_init.LSEState		= RCC_LSE_OFF;
 8000774:	4b23      	ldr	r3, [pc, #140]	; (8000804 <SystemClock_Config+0xec>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
	osc_init.LSIState		= RCC_LSI_OFF;
 800077a:	4b22      	ldr	r3, [pc, #136]	; (8000804 <SystemClock_Config+0xec>)
 800077c:	2200      	movs	r2, #0
 800077e:	615a      	str	r2, [r3, #20]

	osc_init.PLL.PLLSource  = RCC_PLLSOURCE_HSI;
 8000780:	4b20      	ldr	r3, [pc, #128]	; (8000804 <SystemClock_Config+0xec>)
 8000782:	2200      	movs	r2, #0
 8000784:	61da      	str	r2, [r3, #28]
	osc_init.PLL.PLLState	= RCC_PLL_ON;
 8000786:	4b1f      	ldr	r3, [pc, #124]	; (8000804 <SystemClock_Config+0xec>)
 8000788:	2202      	movs	r2, #2
 800078a:	619a      	str	r2, [r3, #24]
	osc_init.PLL.PLLM		= 16;
 800078c:	4b1d      	ldr	r3, [pc, #116]	; (8000804 <SystemClock_Config+0xec>)
 800078e:	2210      	movs	r2, #16
 8000790:	621a      	str	r2, [r3, #32]
	osc_init.PLL.PLLN		= 360;
 8000792:	4b1c      	ldr	r3, [pc, #112]	; (8000804 <SystemClock_Config+0xec>)
 8000794:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8000798:	625a      	str	r2, [r3, #36]	; 0x24
	osc_init.PLL.PLLP		= 2;
 800079a:	4b1a      	ldr	r3, [pc, #104]	; (8000804 <SystemClock_Config+0xec>)
 800079c:	2202      	movs	r2, #2
 800079e:	629a      	str	r2, [r3, #40]	; 0x28
	osc_init.PLL.PLLQ		= 2;
 80007a0:	4b18      	ldr	r3, [pc, #96]	; (8000804 <SystemClock_Config+0xec>)
 80007a2:	2202      	movs	r2, #2
 80007a4:	62da      	str	r2, [r3, #44]	; 0x2c
	osc_init.PLL.PLLR		= 2;
 80007a6:	4b17      	ldr	r3, [pc, #92]	; (8000804 <SystemClock_Config+0xec>)
 80007a8:	2202      	movs	r2, #2
 80007aa:	631a      	str	r2, [r3, #48]	; 0x30



	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK)
 80007ac:	4815      	ldr	r0, [pc, #84]	; (8000804 <SystemClock_Config+0xec>)
 80007ae:	f000 ff99 	bl	80016e4 <HAL_RCC_OscConfig>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <SystemClock_Config+0xa4>
	{
		error_handler();
 80007b8:	f7ff ff80 	bl	80006bc <error_handler>
	}

	clk_init.ClockType	   	= (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80007bc:	4b12      	ldr	r3, [pc, #72]	; (8000808 <SystemClock_Config+0xf0>)
 80007be:	220f      	movs	r2, #15
 80007c0:	601a      	str	r2, [r3, #0]
	clk_init.SYSCLKSource  	= RCC_SYSCLKSOURCE_PLLCLK;
 80007c2:	4b11      	ldr	r3, [pc, #68]	; (8000808 <SystemClock_Config+0xf0>)
 80007c4:	2202      	movs	r2, #2
 80007c6:	605a      	str	r2, [r3, #4]
	clk_init.AHBCLKDivider 	= RCC_SYSCLK_DIV1;
 80007c8:	4b0f      	ldr	r3, [pc, #60]	; (8000808 <SystemClock_Config+0xf0>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
	clk_init.APB1CLKDivider	= RCC_HCLK_DIV8;
 80007ce:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <SystemClock_Config+0xf0>)
 80007d0:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 80007d4:	60da      	str	r2, [r3, #12]
	clk_init.APB2CLKDivider	= RCC_HCLK_DIV8;
 80007d6:	4b0c      	ldr	r3, [pc, #48]	; (8000808 <SystemClock_Config+0xf0>)
 80007d8:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
 80007dc:	611a      	str	r2, [r3, #16]


	if(HAL_RCC_ClockConfig(&clk_init, FLASH_ACR_LATENCY_5WS)!= HAL_OK)
 80007de:	2105      	movs	r1, #5
 80007e0:	4809      	ldr	r0, [pc, #36]	; (8000808 <SystemClock_Config+0xf0>)
 80007e2:	f000 fc35 	bl	8001050 <HAL_RCC_ClockConfig>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <SystemClock_Config+0xd8>
	{
		error_handler();
 80007ec:	f7ff ff66 	bl	80006bc <error_handler>
	}
//	__HAL_RCC_HSI_DISABLE();



}
 80007f0:	bf00      	nop
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40007000 	.word	0x40007000
 8000800:	420e0040 	.word	0x420e0040
 8000804:	200000d0 	.word	0x200000d0
 8000808:	20000104 	.word	0x20000104

0800080c <HAL_MspInit>:

#define AF7_USART2  	0x07U

GPIO_InitTypeDef GPIOA_H;
void HAL_MspInit(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
	//1. Set the priority grouping.
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000810:	2003      	movs	r0, #3
 8000812:	f000 fa1d 	bl	8000c50 <HAL_NVIC_SetPriorityGrouping>
	//2. Enable required system exceptions.
	SCB->SHCSR |= (1 << 16 | 1 << 17 | 1 << 18); //enable MEMFAULT BUSFAULT USGFAULT
 8000816:	4b0d      	ldr	r3, [pc, #52]	; (800084c <HAL_MspInit+0x40>)
 8000818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800081a:	4a0c      	ldr	r2, [pc, #48]	; (800084c <HAL_MspInit+0x40>)
 800081c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000820:	6253      	str	r3, [r2, #36]	; 0x24
	//3. Configure the priority for system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 8000822:	2200      	movs	r2, #0
 8000824:	2100      	movs	r1, #0
 8000826:	f06f 000b 	mvn.w	r0, #11
 800082a:	f000 fa1c 	bl	8000c66 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 800082e:	2200      	movs	r2, #0
 8000830:	2100      	movs	r1, #0
 8000832:	f06f 000b 	mvn.w	r0, #11
 8000836:	f000 fa16 	bl	8000c66 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 800083a:	2200      	movs	r2, #0
 800083c:	2100      	movs	r1, #0
 800083e:	f06f 000a 	mvn.w	r0, #10
 8000842:	f000 fa10 	bl	8000c66 <HAL_NVIC_SetPriority>

}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	e000ed00 	.word	0xe000ed00

08000850 <HAL_UART_MspInit>:
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
	//1. enable clock for USART2
	__HAL_RCC_USART2_CLK_ENABLE();
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	4b1f      	ldr	r3, [pc, #124]	; (80008dc <HAL_UART_MspInit+0x8c>)
 800085e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000860:	4a1e      	ldr	r2, [pc, #120]	; (80008dc <HAL_UART_MspInit+0x8c>)
 8000862:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000866:	6413      	str	r3, [r2, #64]	; 0x40
 8000868:	4b1c      	ldr	r3, [pc, #112]	; (80008dc <HAL_UART_MspInit+0x8c>)
 800086a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	68fb      	ldr	r3, [r7, #12]

	//2.   configure the GPIO peripheral

	//2.1. configure the clock for the corresponding GPIO peripheral
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000874:	2300      	movs	r3, #0
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	4b18      	ldr	r3, [pc, #96]	; (80008dc <HAL_UART_MspInit+0x8c>)
 800087a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087c:	4a17      	ldr	r2, [pc, #92]	; (80008dc <HAL_UART_MspInit+0x8c>)
 800087e:	f043 0301 	orr.w	r3, r3, #1
 8000882:	6313      	str	r3, [r2, #48]	; 0x30
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <HAL_UART_MspInit+0x8c>)
 8000886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000888:	f003 0301 	and.w	r3, r3, #1
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	68bb      	ldr	r3, [r7, #8]

	//2.2. configure pins USART2_Tx and USART2_Rx

	//USART2_TX
	GPIOA_H.Pin 	= GPIO_PIN_2;
 8000890:	4b13      	ldr	r3, [pc, #76]	; (80008e0 <HAL_UART_MspInit+0x90>)
 8000892:	2204      	movs	r2, #4
 8000894:	601a      	str	r2, [r3, #0]
	GPIOA_H.Mode	= GPIO_MODE_AF_PP;
 8000896:	4b12      	ldr	r3, [pc, #72]	; (80008e0 <HAL_UART_MspInit+0x90>)
 8000898:	2202      	movs	r2, #2
 800089a:	605a      	str	r2, [r3, #4]
	GPIOA_H.Speed	= GPIO_SPEED_FREQ_LOW;
 800089c:	4b10      	ldr	r3, [pc, #64]	; (80008e0 <HAL_UART_MspInit+0x90>)
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
	GPIOA_H.Pull	= GPIO_PULLUP;
 80008a2:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <HAL_UART_MspInit+0x90>)
 80008a4:	2201      	movs	r2, #1
 80008a6:	609a      	str	r2, [r3, #8]
	GPIOA_H.Alternate = AF7_USART2;
 80008a8:	4b0d      	ldr	r3, [pc, #52]	; (80008e0 <HAL_UART_MspInit+0x90>)
 80008aa:	2207      	movs	r2, #7
 80008ac:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOA,&GPIOA_H);
 80008ae:	490c      	ldr	r1, [pc, #48]	; (80008e0 <HAL_UART_MspInit+0x90>)
 80008b0:	480c      	ldr	r0, [pc, #48]	; (80008e4 <HAL_UART_MspInit+0x94>)
 80008b2:	f000 fa39 	bl	8000d28 <HAL_GPIO_Init>

	//USART2_RX
	GPIOA_H.Pin 	= GPIO_PIN_3;
 80008b6:	4b0a      	ldr	r3, [pc, #40]	; (80008e0 <HAL_UART_MspInit+0x90>)
 80008b8:	2208      	movs	r2, #8
 80008ba:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOA,&GPIOA_H);
 80008bc:	4908      	ldr	r1, [pc, #32]	; (80008e0 <HAL_UART_MspInit+0x90>)
 80008be:	4809      	ldr	r0, [pc, #36]	; (80008e4 <HAL_UART_MspInit+0x94>)
 80008c0:	f000 fa32 	bl	8000d28 <HAL_GPIO_Init>

	//3. NVIC settings
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 80008c4:	2026      	movs	r0, #38	; 0x26
 80008c6:	f000 f9ea 	bl	8000c9e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(USART2_IRQn,15,0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	210f      	movs	r1, #15
 80008ce:	2026      	movs	r0, #38	; 0x26
 80008d0:	f000 f9c9 	bl	8000c66 <HAL_NVIC_SetPriority>

}
 80008d4:	bf00      	nop
 80008d6:	3710      	adds	r7, #16
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40023800 	.word	0x40023800
 80008e0:	20000118 	.word	0x20000118
 80008e4:	40020000 	.word	0x40020000

080008e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b086      	sub	sp, #24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008f0:	4a14      	ldr	r2, [pc, #80]	; (8000944 <_sbrk+0x5c>)
 80008f2:	4b15      	ldr	r3, [pc, #84]	; (8000948 <_sbrk+0x60>)
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008fc:	4b13      	ldr	r3, [pc, #76]	; (800094c <_sbrk+0x64>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d102      	bne.n	800090a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000904:	4b11      	ldr	r3, [pc, #68]	; (800094c <_sbrk+0x64>)
 8000906:	4a12      	ldr	r2, [pc, #72]	; (8000950 <_sbrk+0x68>)
 8000908:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800090a:	4b10      	ldr	r3, [pc, #64]	; (800094c <_sbrk+0x64>)
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4413      	add	r3, r2
 8000912:	693a      	ldr	r2, [r7, #16]
 8000914:	429a      	cmp	r2, r3
 8000916:	d207      	bcs.n	8000928 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000918:	f001 fd44 	bl	80023a4 <__errno>
 800091c:	4603      	mov	r3, r0
 800091e:	220c      	movs	r2, #12
 8000920:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000922:	f04f 33ff 	mov.w	r3, #4294967295
 8000926:	e009      	b.n	800093c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000928:	4b08      	ldr	r3, [pc, #32]	; (800094c <_sbrk+0x64>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800092e:	4b07      	ldr	r3, [pc, #28]	; (800094c <_sbrk+0x64>)
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	4413      	add	r3, r2
 8000936:	4a05      	ldr	r2, [pc, #20]	; (800094c <_sbrk+0x64>)
 8000938:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800093a:	68fb      	ldr	r3, [r7, #12]
}
 800093c:	4618      	mov	r0, r3
 800093e:	3718      	adds	r7, #24
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20020000 	.word	0x20020000
 8000948:	00000400 	.word	0x00000400
 800094c:	2000012c 	.word	0x2000012c
 8000950:	20000148 	.word	0x20000148

08000954 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000958:	4b06      	ldr	r3, [pc, #24]	; (8000974 <SystemInit+0x20>)
 800095a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800095e:	4a05      	ldr	r2, [pc, #20]	; (8000974 <SystemInit+0x20>)
 8000960:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000964:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000968:	bf00      	nop
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	e000ed00 	.word	0xe000ed00

08000978 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000978:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009b0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800097c:	480d      	ldr	r0, [pc, #52]	; (80009b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800097e:	490e      	ldr	r1, [pc, #56]	; (80009b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000980:	4a0e      	ldr	r2, [pc, #56]	; (80009bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000982:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000984:	e002      	b.n	800098c <LoopCopyDataInit>

08000986 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000986:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000988:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800098a:	3304      	adds	r3, #4

0800098c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800098c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800098e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000990:	d3f9      	bcc.n	8000986 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000992:	4a0b      	ldr	r2, [pc, #44]	; (80009c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000994:	4c0b      	ldr	r4, [pc, #44]	; (80009c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000996:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000998:	e001      	b.n	800099e <LoopFillZerobss>

0800099a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800099a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800099c:	3204      	adds	r2, #4

0800099e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800099e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a0:	d3fb      	bcc.n	800099a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80009a2:	f7ff ffd7 	bl	8000954 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009a6:	f001 fd03 	bl	80023b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009aa:	f7ff fe13 	bl	80005d4 <main>
  bx  lr    
 80009ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80009bc:	08002d8c 	.word	0x08002d8c
  ldr r2, =_sbss
 80009c0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80009c4:	20000144 	.word	0x20000144

080009c8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009c8:	e7fe      	b.n	80009c8 <ADC_IRQHandler>
	...

080009cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009d0:	4b0e      	ldr	r3, [pc, #56]	; (8000a0c <HAL_Init+0x40>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a0d      	ldr	r2, [pc, #52]	; (8000a0c <HAL_Init+0x40>)
 80009d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009da:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009dc:	4b0b      	ldr	r3, [pc, #44]	; (8000a0c <HAL_Init+0x40>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a0a      	ldr	r2, [pc, #40]	; (8000a0c <HAL_Init+0x40>)
 80009e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009e6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009e8:	4b08      	ldr	r3, [pc, #32]	; (8000a0c <HAL_Init+0x40>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a07      	ldr	r2, [pc, #28]	; (8000a0c <HAL_Init+0x40>)
 80009ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009f2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009f4:	2003      	movs	r0, #3
 80009f6:	f000 f92b 	bl	8000c50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009fa:	2000      	movs	r0, #0
 80009fc:	f000 f808 	bl	8000a10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a00:	f7ff ff04 	bl	800080c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a04:	2300      	movs	r3, #0
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40023c00 	.word	0x40023c00

08000a10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a18:	4b12      	ldr	r3, [pc, #72]	; (8000a64 <HAL_InitTick+0x54>)
 8000a1a:	681a      	ldr	r2, [r3, #0]
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <HAL_InitTick+0x58>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	4619      	mov	r1, r3
 8000a22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f000 f943 	bl	8000cba <HAL_SYSTICK_Config>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e00e      	b.n	8000a5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2b0f      	cmp	r3, #15
 8000a42:	d80a      	bhi.n	8000a5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a44:	2200      	movs	r2, #0
 8000a46:	6879      	ldr	r1, [r7, #4]
 8000a48:	f04f 30ff 	mov.w	r0, #4294967295
 8000a4c:	f000 f90b 	bl	8000c66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a50:	4a06      	ldr	r2, [pc, #24]	; (8000a6c <HAL_InitTick+0x5c>)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a56:	2300      	movs	r3, #0
 8000a58:	e000      	b.n	8000a5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a5a:	2301      	movs	r3, #1
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	20000000 	.word	0x20000000
 8000a68:	20000008 	.word	0x20000008
 8000a6c:	20000004 	.word	0x20000004

08000a70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a74:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <HAL_IncTick+0x20>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	461a      	mov	r2, r3
 8000a7a:	4b06      	ldr	r3, [pc, #24]	; (8000a94 <HAL_IncTick+0x24>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	4413      	add	r3, r2
 8000a80:	4a04      	ldr	r2, [pc, #16]	; (8000a94 <HAL_IncTick+0x24>)
 8000a82:	6013      	str	r3, [r2, #0]
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop
 8000a90:	20000008 	.word	0x20000008
 8000a94:	20000130 	.word	0x20000130

08000a98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a9c:	4b03      	ldr	r3, [pc, #12]	; (8000aac <HAL_GetTick+0x14>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	20000130 	.word	0x20000130

08000ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	f003 0307 	and.w	r3, r3, #7
 8000abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac0:	4b0c      	ldr	r3, [pc, #48]	; (8000af4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000acc:	4013      	ands	r3, r2
 8000ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ad8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000adc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae2:	4a04      	ldr	r2, [pc, #16]	; (8000af4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	60d3      	str	r3, [r2, #12]
}
 8000ae8:	bf00      	nop
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000afc:	4b04      	ldr	r3, [pc, #16]	; (8000b10 <__NVIC_GetPriorityGrouping+0x18>)
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	0a1b      	lsrs	r3, r3, #8
 8000b02:	f003 0307 	and.w	r3, r3, #7
}
 8000b06:	4618      	mov	r0, r3
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr
 8000b10:	e000ed00 	.word	0xe000ed00

08000b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	db0b      	blt.n	8000b3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	f003 021f 	and.w	r2, r3, #31
 8000b2c:	4907      	ldr	r1, [pc, #28]	; (8000b4c <__NVIC_EnableIRQ+0x38>)
 8000b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b32:	095b      	lsrs	r3, r3, #5
 8000b34:	2001      	movs	r0, #1
 8000b36:	fa00 f202 	lsl.w	r2, r0, r2
 8000b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b3e:	bf00      	nop
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	e000e100 	.word	0xe000e100

08000b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4603      	mov	r3, r0
 8000b58:	6039      	str	r1, [r7, #0]
 8000b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	db0a      	blt.n	8000b7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	b2da      	uxtb	r2, r3
 8000b68:	490c      	ldr	r1, [pc, #48]	; (8000b9c <__NVIC_SetPriority+0x4c>)
 8000b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b6e:	0112      	lsls	r2, r2, #4
 8000b70:	b2d2      	uxtb	r2, r2
 8000b72:	440b      	add	r3, r1
 8000b74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b78:	e00a      	b.n	8000b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	b2da      	uxtb	r2, r3
 8000b7e:	4908      	ldr	r1, [pc, #32]	; (8000ba0 <__NVIC_SetPriority+0x50>)
 8000b80:	79fb      	ldrb	r3, [r7, #7]
 8000b82:	f003 030f 	and.w	r3, r3, #15
 8000b86:	3b04      	subs	r3, #4
 8000b88:	0112      	lsls	r2, r2, #4
 8000b8a:	b2d2      	uxtb	r2, r2
 8000b8c:	440b      	add	r3, r1
 8000b8e:	761a      	strb	r2, [r3, #24]
}
 8000b90:	bf00      	nop
 8000b92:	370c      	adds	r7, #12
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	e000e100 	.word	0xe000e100
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b089      	sub	sp, #36	; 0x24
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	60f8      	str	r0, [r7, #12]
 8000bac:	60b9      	str	r1, [r7, #8]
 8000bae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	f003 0307 	and.w	r3, r3, #7
 8000bb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bb8:	69fb      	ldr	r3, [r7, #28]
 8000bba:	f1c3 0307 	rsb	r3, r3, #7
 8000bbe:	2b04      	cmp	r3, #4
 8000bc0:	bf28      	it	cs
 8000bc2:	2304      	movcs	r3, #4
 8000bc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bc6:	69fb      	ldr	r3, [r7, #28]
 8000bc8:	3304      	adds	r3, #4
 8000bca:	2b06      	cmp	r3, #6
 8000bcc:	d902      	bls.n	8000bd4 <NVIC_EncodePriority+0x30>
 8000bce:	69fb      	ldr	r3, [r7, #28]
 8000bd0:	3b03      	subs	r3, #3
 8000bd2:	e000      	b.n	8000bd6 <NVIC_EncodePriority+0x32>
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bdc:	69bb      	ldr	r3, [r7, #24]
 8000bde:	fa02 f303 	lsl.w	r3, r2, r3
 8000be2:	43da      	mvns	r2, r3
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	401a      	ands	r2, r3
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bec:	f04f 31ff 	mov.w	r1, #4294967295
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf6:	43d9      	mvns	r1, r3
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bfc:	4313      	orrs	r3, r2
         );
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	3724      	adds	r7, #36	; 0x24
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
	...

08000c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c1c:	d301      	bcc.n	8000c22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c1e:	2301      	movs	r3, #1
 8000c20:	e00f      	b.n	8000c42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c22:	4a0a      	ldr	r2, [pc, #40]	; (8000c4c <SysTick_Config+0x40>)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	3b01      	subs	r3, #1
 8000c28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c2a:	210f      	movs	r1, #15
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	f7ff ff8e 	bl	8000b50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c34:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <SysTick_Config+0x40>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c3a:	4b04      	ldr	r3, [pc, #16]	; (8000c4c <SysTick_Config+0x40>)
 8000c3c:	2207      	movs	r2, #7
 8000c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	e000e010 	.word	0xe000e010

08000c50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f7ff ff29 	bl	8000ab0 <__NVIC_SetPriorityGrouping>
}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b086      	sub	sp, #24
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	60b9      	str	r1, [r7, #8]
 8000c70:	607a      	str	r2, [r7, #4]
 8000c72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c74:	2300      	movs	r3, #0
 8000c76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c78:	f7ff ff3e 	bl	8000af8 <__NVIC_GetPriorityGrouping>
 8000c7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	68b9      	ldr	r1, [r7, #8]
 8000c82:	6978      	ldr	r0, [r7, #20]
 8000c84:	f7ff ff8e 	bl	8000ba4 <NVIC_EncodePriority>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c8e:	4611      	mov	r1, r2
 8000c90:	4618      	mov	r0, r3
 8000c92:	f7ff ff5d 	bl	8000b50 <__NVIC_SetPriority>
}
 8000c96:	bf00      	nop
 8000c98:	3718      	adds	r7, #24
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b082      	sub	sp, #8
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff ff31 	bl	8000b14 <__NVIC_EnableIRQ>
}
 8000cb2:	bf00      	nop
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}

08000cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cba:	b580      	push	{r7, lr}
 8000cbc:	b082      	sub	sp, #8
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cc2:	6878      	ldr	r0, [r7, #4]
 8000cc4:	f7ff ffa2 	bl	8000c0c <SysTick_Config>
 8000cc8:	4603      	mov	r3, r0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2b04      	cmp	r3, #4
 8000ce0:	d106      	bne.n	8000cf0 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000ce2:	4b09      	ldr	r3, [pc, #36]	; (8000d08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a08      	ldr	r2, [pc, #32]	; (8000d08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000ce8:	f043 0304 	orr.w	r3, r3, #4
 8000cec:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000cee:	e005      	b.n	8000cfc <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000cf0:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a04      	ldr	r2, [pc, #16]	; (8000d08 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000cf6:	f023 0304 	bic.w	r3, r3, #4
 8000cfa:	6013      	str	r3, [r2, #0]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr
 8000d08:	e000e010 	.word	0xe000e010

08000d0c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000d10:	f000 f802 	bl	8000d18 <HAL_SYSTICK_Callback>
}
 8000d14:	bf00      	nop
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
	...

08000d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b089      	sub	sp, #36	; 0x24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d32:	2300      	movs	r3, #0
 8000d34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d36:	2300      	movs	r3, #0
 8000d38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61fb      	str	r3, [r7, #28]
 8000d42:	e165      	b.n	8001010 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d44:	2201      	movs	r2, #1
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	697a      	ldr	r2, [r7, #20]
 8000d54:	4013      	ands	r3, r2
 8000d56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000d58:	693a      	ldr	r2, [r7, #16]
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	f040 8154 	bne.w	800100a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	f003 0303 	and.w	r3, r3, #3
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d005      	beq.n	8000d7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d76:	2b02      	cmp	r3, #2
 8000d78:	d130      	bne.n	8000ddc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	689b      	ldr	r3, [r3, #8]
 8000d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	2203      	movs	r2, #3
 8000d86:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8a:	43db      	mvns	r3, r3
 8000d8c:	69ba      	ldr	r2, [r7, #24]
 8000d8e:	4013      	ands	r3, r2
 8000d90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	68da      	ldr	r2, [r3, #12]
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	005b      	lsls	r3, r3, #1
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	69ba      	ldr	r2, [r7, #24]
 8000da0:	4313      	orrs	r3, r2
 8000da2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	69ba      	ldr	r2, [r7, #24]
 8000da8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000db0:	2201      	movs	r2, #1
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	43db      	mvns	r3, r3
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	091b      	lsrs	r3, r3, #4
 8000dc6:	f003 0201 	and.w	r2, r3, #1
 8000dca:	69fb      	ldr	r3, [r7, #28]
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	69ba      	ldr	r2, [r7, #24]
 8000dda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	f003 0303 	and.w	r3, r3, #3
 8000de4:	2b03      	cmp	r3, #3
 8000de6:	d017      	beq.n	8000e18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	2203      	movs	r2, #3
 8000df4:	fa02 f303 	lsl.w	r3, r2, r3
 8000df8:	43db      	mvns	r3, r3
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	689a      	ldr	r2, [r3, #8]
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f003 0303 	and.w	r3, r3, #3
 8000e20:	2b02      	cmp	r3, #2
 8000e22:	d123      	bne.n	8000e6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e24:	69fb      	ldr	r3, [r7, #28]
 8000e26:	08da      	lsrs	r2, r3, #3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3208      	adds	r2, #8
 8000e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	f003 0307 	and.w	r3, r3, #7
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	220f      	movs	r2, #15
 8000e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e40:	43db      	mvns	r3, r3
 8000e42:	69ba      	ldr	r2, [r7, #24]
 8000e44:	4013      	ands	r3, r2
 8000e46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	691a      	ldr	r2, [r3, #16]
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	f003 0307 	and.w	r3, r3, #7
 8000e52:	009b      	lsls	r3, r3, #2
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	08da      	lsrs	r2, r3, #3
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	3208      	adds	r2, #8
 8000e66:	69b9      	ldr	r1, [r7, #24]
 8000e68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	2203      	movs	r2, #3
 8000e78:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7c:	43db      	mvns	r3, r3
 8000e7e:	69ba      	ldr	r2, [r7, #24]
 8000e80:	4013      	ands	r3, r2
 8000e82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	f003 0203 	and.w	r2, r3, #3
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	005b      	lsls	r3, r3, #1
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	69ba      	ldr	r2, [r7, #24]
 8000e96:	4313      	orrs	r3, r2
 8000e98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	f000 80ae 	beq.w	800100a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	4b5d      	ldr	r3, [pc, #372]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eb6:	4a5c      	ldr	r2, [pc, #368]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8000ebe:	4b5a      	ldr	r3, [pc, #360]	; (8001028 <HAL_GPIO_Init+0x300>)
 8000ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ec6:	60fb      	str	r3, [r7, #12]
 8000ec8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000eca:	4a58      	ldr	r2, [pc, #352]	; (800102c <HAL_GPIO_Init+0x304>)
 8000ecc:	69fb      	ldr	r3, [r7, #28]
 8000ece:	089b      	lsrs	r3, r3, #2
 8000ed0:	3302      	adds	r3, #2
 8000ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	f003 0303 	and.w	r3, r3, #3
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	220f      	movs	r2, #15
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	43db      	mvns	r3, r3
 8000ee8:	69ba      	ldr	r2, [r7, #24]
 8000eea:	4013      	ands	r3, r2
 8000eec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a4f      	ldr	r2, [pc, #316]	; (8001030 <HAL_GPIO_Init+0x308>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d025      	beq.n	8000f42 <HAL_GPIO_Init+0x21a>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a4e      	ldr	r2, [pc, #312]	; (8001034 <HAL_GPIO_Init+0x30c>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d01f      	beq.n	8000f3e <HAL_GPIO_Init+0x216>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a4d      	ldr	r2, [pc, #308]	; (8001038 <HAL_GPIO_Init+0x310>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d019      	beq.n	8000f3a <HAL_GPIO_Init+0x212>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a4c      	ldr	r2, [pc, #304]	; (800103c <HAL_GPIO_Init+0x314>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d013      	beq.n	8000f36 <HAL_GPIO_Init+0x20e>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	4a4b      	ldr	r2, [pc, #300]	; (8001040 <HAL_GPIO_Init+0x318>)
 8000f12:	4293      	cmp	r3, r2
 8000f14:	d00d      	beq.n	8000f32 <HAL_GPIO_Init+0x20a>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a4a      	ldr	r2, [pc, #296]	; (8001044 <HAL_GPIO_Init+0x31c>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d007      	beq.n	8000f2e <HAL_GPIO_Init+0x206>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4a49      	ldr	r2, [pc, #292]	; (8001048 <HAL_GPIO_Init+0x320>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d101      	bne.n	8000f2a <HAL_GPIO_Init+0x202>
 8000f26:	2306      	movs	r3, #6
 8000f28:	e00c      	b.n	8000f44 <HAL_GPIO_Init+0x21c>
 8000f2a:	2307      	movs	r3, #7
 8000f2c:	e00a      	b.n	8000f44 <HAL_GPIO_Init+0x21c>
 8000f2e:	2305      	movs	r3, #5
 8000f30:	e008      	b.n	8000f44 <HAL_GPIO_Init+0x21c>
 8000f32:	2304      	movs	r3, #4
 8000f34:	e006      	b.n	8000f44 <HAL_GPIO_Init+0x21c>
 8000f36:	2303      	movs	r3, #3
 8000f38:	e004      	b.n	8000f44 <HAL_GPIO_Init+0x21c>
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	e002      	b.n	8000f44 <HAL_GPIO_Init+0x21c>
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e000      	b.n	8000f44 <HAL_GPIO_Init+0x21c>
 8000f42:	2300      	movs	r3, #0
 8000f44:	69fa      	ldr	r2, [r7, #28]
 8000f46:	f002 0203 	and.w	r2, r2, #3
 8000f4a:	0092      	lsls	r2, r2, #2
 8000f4c:	4093      	lsls	r3, r2
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f54:	4935      	ldr	r1, [pc, #212]	; (800102c <HAL_GPIO_Init+0x304>)
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	089b      	lsrs	r3, r3, #2
 8000f5a:	3302      	adds	r3, #2
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f62:	4b3a      	ldr	r3, [pc, #232]	; (800104c <HAL_GPIO_Init+0x324>)
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d003      	beq.n	8000f86 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	4313      	orrs	r3, r2
 8000f84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000f86:	4a31      	ldr	r2, [pc, #196]	; (800104c <HAL_GPIO_Init+0x324>)
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f8c:	4b2f      	ldr	r3, [pc, #188]	; (800104c <HAL_GPIO_Init+0x324>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f92:	693b      	ldr	r3, [r7, #16]
 8000f94:	43db      	mvns	r3, r3
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	4013      	ands	r3, r2
 8000f9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d003      	beq.n	8000fb0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000fb0:	4a26      	ldr	r2, [pc, #152]	; (800104c <HAL_GPIO_Init+0x324>)
 8000fb2:	69bb      	ldr	r3, [r7, #24]
 8000fb4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fb6:	4b25      	ldr	r3, [pc, #148]	; (800104c <HAL_GPIO_Init+0x324>)
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	43db      	mvns	r3, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d003      	beq.n	8000fda <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fda:	4a1c      	ldr	r2, [pc, #112]	; (800104c <HAL_GPIO_Init+0x324>)
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fe0:	4b1a      	ldr	r3, [pc, #104]	; (800104c <HAL_GPIO_Init+0x324>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d003      	beq.n	8001004 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	4313      	orrs	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001004:	4a11      	ldr	r2, [pc, #68]	; (800104c <HAL_GPIO_Init+0x324>)
 8001006:	69bb      	ldr	r3, [r7, #24]
 8001008:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	3301      	adds	r3, #1
 800100e:	61fb      	str	r3, [r7, #28]
 8001010:	69fb      	ldr	r3, [r7, #28]
 8001012:	2b0f      	cmp	r3, #15
 8001014:	f67f ae96 	bls.w	8000d44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001018:	bf00      	nop
 800101a:	bf00      	nop
 800101c:	3724      	adds	r7, #36	; 0x24
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	40023800 	.word	0x40023800
 800102c:	40013800 	.word	0x40013800
 8001030:	40020000 	.word	0x40020000
 8001034:	40020400 	.word	0x40020400
 8001038:	40020800 	.word	0x40020800
 800103c:	40020c00 	.word	0x40020c00
 8001040:	40021000 	.word	0x40021000
 8001044:	40021400 	.word	0x40021400
 8001048:	40021800 	.word	0x40021800
 800104c:	40013c00 	.word	0x40013c00

08001050 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e0cc      	b.n	80011fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001064:	4b68      	ldr	r3, [pc, #416]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 030f 	and.w	r3, r3, #15
 800106c:	683a      	ldr	r2, [r7, #0]
 800106e:	429a      	cmp	r2, r3
 8001070:	d90c      	bls.n	800108c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001072:	4b65      	ldr	r3, [pc, #404]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 8001074:	683a      	ldr	r2, [r7, #0]
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800107a:	4b63      	ldr	r3, [pc, #396]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 030f 	and.w	r3, r3, #15
 8001082:	683a      	ldr	r2, [r7, #0]
 8001084:	429a      	cmp	r2, r3
 8001086:	d001      	beq.n	800108c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e0b8      	b.n	80011fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	d020      	beq.n	80010da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f003 0304 	and.w	r3, r3, #4
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d005      	beq.n	80010b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010a4:	4b59      	ldr	r3, [pc, #356]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	4a58      	ldr	r2, [pc, #352]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80010aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80010ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0308 	and.w	r3, r3, #8
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d005      	beq.n	80010c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010bc:	4b53      	ldr	r3, [pc, #332]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	4a52      	ldr	r2, [pc, #328]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80010c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80010c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010c8:	4b50      	ldr	r3, [pc, #320]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	494d      	ldr	r1, [pc, #308]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80010d6:	4313      	orrs	r3, r2
 80010d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d044      	beq.n	8001170 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d107      	bne.n	80010fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ee:	4b47      	ldr	r3, [pc, #284]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d119      	bne.n	800112e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e07f      	b.n	80011fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2b02      	cmp	r3, #2
 8001104:	d003      	beq.n	800110e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800110a:	2b03      	cmp	r3, #3
 800110c:	d107      	bne.n	800111e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800110e:	4b3f      	ldr	r3, [pc, #252]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d109      	bne.n	800112e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e06f      	b.n	80011fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800111e:	4b3b      	ldr	r3, [pc, #236]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 0302 	and.w	r3, r3, #2
 8001126:	2b00      	cmp	r3, #0
 8001128:	d101      	bne.n	800112e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e067      	b.n	80011fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800112e:	4b37      	ldr	r3, [pc, #220]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	f023 0203 	bic.w	r2, r3, #3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	4934      	ldr	r1, [pc, #208]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 800113c:	4313      	orrs	r3, r2
 800113e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001140:	f7ff fcaa 	bl	8000a98 <HAL_GetTick>
 8001144:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001146:	e00a      	b.n	800115e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001148:	f7ff fca6 	bl	8000a98 <HAL_GetTick>
 800114c:	4602      	mov	r2, r0
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	f241 3288 	movw	r2, #5000	; 0x1388
 8001156:	4293      	cmp	r3, r2
 8001158:	d901      	bls.n	800115e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	e04f      	b.n	80011fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800115e:	4b2b      	ldr	r3, [pc, #172]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	f003 020c 	and.w	r2, r3, #12
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	429a      	cmp	r2, r3
 800116e:	d1eb      	bne.n	8001148 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001170:	4b25      	ldr	r3, [pc, #148]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f003 030f 	and.w	r3, r3, #15
 8001178:	683a      	ldr	r2, [r7, #0]
 800117a:	429a      	cmp	r2, r3
 800117c:	d20c      	bcs.n	8001198 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800117e:	4b22      	ldr	r3, [pc, #136]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 8001180:	683a      	ldr	r2, [r7, #0]
 8001182:	b2d2      	uxtb	r2, r2
 8001184:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001186:	4b20      	ldr	r3, [pc, #128]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 030f 	and.w	r3, r3, #15
 800118e:	683a      	ldr	r2, [r7, #0]
 8001190:	429a      	cmp	r2, r3
 8001192:	d001      	beq.n	8001198 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	e032      	b.n	80011fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 0304 	and.w	r3, r3, #4
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d008      	beq.n	80011b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011a4:	4b19      	ldr	r3, [pc, #100]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	4916      	ldr	r1, [pc, #88]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80011b2:	4313      	orrs	r3, r2
 80011b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f003 0308 	and.w	r3, r3, #8
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d009      	beq.n	80011d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011c2:	4b12      	ldr	r3, [pc, #72]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	691b      	ldr	r3, [r3, #16]
 80011ce:	00db      	lsls	r3, r3, #3
 80011d0:	490e      	ldr	r1, [pc, #56]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80011d2:	4313      	orrs	r3, r2
 80011d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011d6:	f000 f855 	bl	8001284 <HAL_RCC_GetSysClockFreq>
 80011da:	4602      	mov	r2, r0
 80011dc:	4b0b      	ldr	r3, [pc, #44]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	091b      	lsrs	r3, r3, #4
 80011e2:	f003 030f 	and.w	r3, r3, #15
 80011e6:	490a      	ldr	r1, [pc, #40]	; (8001210 <HAL_RCC_ClockConfig+0x1c0>)
 80011e8:	5ccb      	ldrb	r3, [r1, r3]
 80011ea:	fa22 f303 	lsr.w	r3, r2, r3
 80011ee:	4a09      	ldr	r2, [pc, #36]	; (8001214 <HAL_RCC_ClockConfig+0x1c4>)
 80011f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80011f2:	4b09      	ldr	r3, [pc, #36]	; (8001218 <HAL_RCC_ClockConfig+0x1c8>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff fc0a 	bl	8000a10 <HAL_InitTick>

  return HAL_OK;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	40023c00 	.word	0x40023c00
 800120c:	40023800 	.word	0x40023800
 8001210:	08002d30 	.word	0x08002d30
 8001214:	20000000 	.word	0x20000000
 8001218:	20000004 	.word	0x20000004

0800121c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001220:	4b03      	ldr	r3, [pc, #12]	; (8001230 <HAL_RCC_GetHCLKFreq+0x14>)
 8001222:	681b      	ldr	r3, [r3, #0]
}
 8001224:	4618      	mov	r0, r3
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	20000000 	.word	0x20000000

08001234 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001238:	f7ff fff0 	bl	800121c <HAL_RCC_GetHCLKFreq>
 800123c:	4602      	mov	r2, r0
 800123e:	4b05      	ldr	r3, [pc, #20]	; (8001254 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	0a9b      	lsrs	r3, r3, #10
 8001244:	f003 0307 	and.w	r3, r3, #7
 8001248:	4903      	ldr	r1, [pc, #12]	; (8001258 <HAL_RCC_GetPCLK1Freq+0x24>)
 800124a:	5ccb      	ldrb	r3, [r1, r3]
 800124c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001250:	4618      	mov	r0, r3
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40023800 	.word	0x40023800
 8001258:	08002d40 	.word	0x08002d40

0800125c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001260:	f7ff ffdc 	bl	800121c <HAL_RCC_GetHCLKFreq>
 8001264:	4602      	mov	r2, r0
 8001266:	4b05      	ldr	r3, [pc, #20]	; (800127c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	0b5b      	lsrs	r3, r3, #13
 800126c:	f003 0307 	and.w	r3, r3, #7
 8001270:	4903      	ldr	r1, [pc, #12]	; (8001280 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001272:	5ccb      	ldrb	r3, [r1, r3]
 8001274:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001278:	4618      	mov	r0, r3
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40023800 	.word	0x40023800
 8001280:	08002d40 	.word	0x08002d40

08001284 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001284:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001288:	b0ae      	sub	sp, #184	; 0xb8
 800128a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800128c:	2300      	movs	r3, #0
 800128e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001292:	2300      	movs	r3, #0
 8001294:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001298:	2300      	movs	r3, #0
 800129a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800129e:	2300      	movs	r3, #0
 80012a0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80012a4:	2300      	movs	r3, #0
 80012a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80012aa:	4bcb      	ldr	r3, [pc, #812]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x354>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b0c      	cmp	r3, #12
 80012b4:	f200 8206 	bhi.w	80016c4 <HAL_RCC_GetSysClockFreq+0x440>
 80012b8:	a201      	add	r2, pc, #4	; (adr r2, 80012c0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80012ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012be:	bf00      	nop
 80012c0:	080012f5 	.word	0x080012f5
 80012c4:	080016c5 	.word	0x080016c5
 80012c8:	080016c5 	.word	0x080016c5
 80012cc:	080016c5 	.word	0x080016c5
 80012d0:	080012fd 	.word	0x080012fd
 80012d4:	080016c5 	.word	0x080016c5
 80012d8:	080016c5 	.word	0x080016c5
 80012dc:	080016c5 	.word	0x080016c5
 80012e0:	08001305 	.word	0x08001305
 80012e4:	080016c5 	.word	0x080016c5
 80012e8:	080016c5 	.word	0x080016c5
 80012ec:	080016c5 	.word	0x080016c5
 80012f0:	080014f5 	.word	0x080014f5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80012f4:	4bb9      	ldr	r3, [pc, #740]	; (80015dc <HAL_RCC_GetSysClockFreq+0x358>)
 80012f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80012fa:	e1e7      	b.n	80016cc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80012fc:	4bb8      	ldr	r3, [pc, #736]	; (80015e0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80012fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001302:	e1e3      	b.n	80016cc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001304:	4bb4      	ldr	r3, [pc, #720]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800130c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001310:	4bb1      	ldr	r3, [pc, #708]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d071      	beq.n	8001400 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800131c:	4bae      	ldr	r3, [pc, #696]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x354>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	099b      	lsrs	r3, r3, #6
 8001322:	2200      	movs	r2, #0
 8001324:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001328:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800132c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001330:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001334:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001338:	2300      	movs	r3, #0
 800133a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800133e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001342:	4622      	mov	r2, r4
 8001344:	462b      	mov	r3, r5
 8001346:	f04f 0000 	mov.w	r0, #0
 800134a:	f04f 0100 	mov.w	r1, #0
 800134e:	0159      	lsls	r1, r3, #5
 8001350:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001354:	0150      	lsls	r0, r2, #5
 8001356:	4602      	mov	r2, r0
 8001358:	460b      	mov	r3, r1
 800135a:	4621      	mov	r1, r4
 800135c:	1a51      	subs	r1, r2, r1
 800135e:	6439      	str	r1, [r7, #64]	; 0x40
 8001360:	4629      	mov	r1, r5
 8001362:	eb63 0301 	sbc.w	r3, r3, r1
 8001366:	647b      	str	r3, [r7, #68]	; 0x44
 8001368:	f04f 0200 	mov.w	r2, #0
 800136c:	f04f 0300 	mov.w	r3, #0
 8001370:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001374:	4649      	mov	r1, r9
 8001376:	018b      	lsls	r3, r1, #6
 8001378:	4641      	mov	r1, r8
 800137a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800137e:	4641      	mov	r1, r8
 8001380:	018a      	lsls	r2, r1, #6
 8001382:	4641      	mov	r1, r8
 8001384:	1a51      	subs	r1, r2, r1
 8001386:	63b9      	str	r1, [r7, #56]	; 0x38
 8001388:	4649      	mov	r1, r9
 800138a:	eb63 0301 	sbc.w	r3, r3, r1
 800138e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001390:	f04f 0200 	mov.w	r2, #0
 8001394:	f04f 0300 	mov.w	r3, #0
 8001398:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800139c:	4649      	mov	r1, r9
 800139e:	00cb      	lsls	r3, r1, #3
 80013a0:	4641      	mov	r1, r8
 80013a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80013a6:	4641      	mov	r1, r8
 80013a8:	00ca      	lsls	r2, r1, #3
 80013aa:	4610      	mov	r0, r2
 80013ac:	4619      	mov	r1, r3
 80013ae:	4603      	mov	r3, r0
 80013b0:	4622      	mov	r2, r4
 80013b2:	189b      	adds	r3, r3, r2
 80013b4:	633b      	str	r3, [r7, #48]	; 0x30
 80013b6:	462b      	mov	r3, r5
 80013b8:	460a      	mov	r2, r1
 80013ba:	eb42 0303 	adc.w	r3, r2, r3
 80013be:	637b      	str	r3, [r7, #52]	; 0x34
 80013c0:	f04f 0200 	mov.w	r2, #0
 80013c4:	f04f 0300 	mov.w	r3, #0
 80013c8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80013cc:	4629      	mov	r1, r5
 80013ce:	024b      	lsls	r3, r1, #9
 80013d0:	4621      	mov	r1, r4
 80013d2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80013d6:	4621      	mov	r1, r4
 80013d8:	024a      	lsls	r2, r1, #9
 80013da:	4610      	mov	r0, r2
 80013dc:	4619      	mov	r1, r3
 80013de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80013e2:	2200      	movs	r2, #0
 80013e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80013e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80013ec:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80013f0:	f7fe ff66 	bl	80002c0 <__aeabi_uldivmod>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4613      	mov	r3, r2
 80013fa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80013fe:	e067      	b.n	80014d0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001400:	4b75      	ldr	r3, [pc, #468]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	099b      	lsrs	r3, r3, #6
 8001406:	2200      	movs	r2, #0
 8001408:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800140c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001410:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001414:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001418:	67bb      	str	r3, [r7, #120]	; 0x78
 800141a:	2300      	movs	r3, #0
 800141c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800141e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001422:	4622      	mov	r2, r4
 8001424:	462b      	mov	r3, r5
 8001426:	f04f 0000 	mov.w	r0, #0
 800142a:	f04f 0100 	mov.w	r1, #0
 800142e:	0159      	lsls	r1, r3, #5
 8001430:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001434:	0150      	lsls	r0, r2, #5
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4621      	mov	r1, r4
 800143c:	1a51      	subs	r1, r2, r1
 800143e:	62b9      	str	r1, [r7, #40]	; 0x28
 8001440:	4629      	mov	r1, r5
 8001442:	eb63 0301 	sbc.w	r3, r3, r1
 8001446:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001454:	4649      	mov	r1, r9
 8001456:	018b      	lsls	r3, r1, #6
 8001458:	4641      	mov	r1, r8
 800145a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800145e:	4641      	mov	r1, r8
 8001460:	018a      	lsls	r2, r1, #6
 8001462:	4641      	mov	r1, r8
 8001464:	ebb2 0a01 	subs.w	sl, r2, r1
 8001468:	4649      	mov	r1, r9
 800146a:	eb63 0b01 	sbc.w	fp, r3, r1
 800146e:	f04f 0200 	mov.w	r2, #0
 8001472:	f04f 0300 	mov.w	r3, #0
 8001476:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800147a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800147e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001482:	4692      	mov	sl, r2
 8001484:	469b      	mov	fp, r3
 8001486:	4623      	mov	r3, r4
 8001488:	eb1a 0303 	adds.w	r3, sl, r3
 800148c:	623b      	str	r3, [r7, #32]
 800148e:	462b      	mov	r3, r5
 8001490:	eb4b 0303 	adc.w	r3, fp, r3
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80014a2:	4629      	mov	r1, r5
 80014a4:	028b      	lsls	r3, r1, #10
 80014a6:	4621      	mov	r1, r4
 80014a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80014ac:	4621      	mov	r1, r4
 80014ae:	028a      	lsls	r2, r1, #10
 80014b0:	4610      	mov	r0, r2
 80014b2:	4619      	mov	r1, r3
 80014b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80014b8:	2200      	movs	r2, #0
 80014ba:	673b      	str	r3, [r7, #112]	; 0x70
 80014bc:	677a      	str	r2, [r7, #116]	; 0x74
 80014be:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80014c2:	f7fe fefd 	bl	80002c0 <__aeabi_uldivmod>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	4613      	mov	r3, r2
 80014cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80014d0:	4b41      	ldr	r3, [pc, #260]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x354>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	0c1b      	lsrs	r3, r3, #16
 80014d6:	f003 0303 	and.w	r3, r3, #3
 80014da:	3301      	adds	r3, #1
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80014e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80014e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80014ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80014f2:	e0eb      	b.n	80016cc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014f4:	4b38      	ldr	r3, [pc, #224]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x354>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80014fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001500:	4b35      	ldr	r3, [pc, #212]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x354>)
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d06b      	beq.n	80015e4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800150c:	4b32      	ldr	r3, [pc, #200]	; (80015d8 <HAL_RCC_GetSysClockFreq+0x354>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	099b      	lsrs	r3, r3, #6
 8001512:	2200      	movs	r2, #0
 8001514:	66bb      	str	r3, [r7, #104]	; 0x68
 8001516:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001518:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800151a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800151e:	663b      	str	r3, [r7, #96]	; 0x60
 8001520:	2300      	movs	r3, #0
 8001522:	667b      	str	r3, [r7, #100]	; 0x64
 8001524:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001528:	4622      	mov	r2, r4
 800152a:	462b      	mov	r3, r5
 800152c:	f04f 0000 	mov.w	r0, #0
 8001530:	f04f 0100 	mov.w	r1, #0
 8001534:	0159      	lsls	r1, r3, #5
 8001536:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800153a:	0150      	lsls	r0, r2, #5
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4621      	mov	r1, r4
 8001542:	1a51      	subs	r1, r2, r1
 8001544:	61b9      	str	r1, [r7, #24]
 8001546:	4629      	mov	r1, r5
 8001548:	eb63 0301 	sbc.w	r3, r3, r1
 800154c:	61fb      	str	r3, [r7, #28]
 800154e:	f04f 0200 	mov.w	r2, #0
 8001552:	f04f 0300 	mov.w	r3, #0
 8001556:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800155a:	4659      	mov	r1, fp
 800155c:	018b      	lsls	r3, r1, #6
 800155e:	4651      	mov	r1, sl
 8001560:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001564:	4651      	mov	r1, sl
 8001566:	018a      	lsls	r2, r1, #6
 8001568:	4651      	mov	r1, sl
 800156a:	ebb2 0801 	subs.w	r8, r2, r1
 800156e:	4659      	mov	r1, fp
 8001570:	eb63 0901 	sbc.w	r9, r3, r1
 8001574:	f04f 0200 	mov.w	r2, #0
 8001578:	f04f 0300 	mov.w	r3, #0
 800157c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001580:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001584:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001588:	4690      	mov	r8, r2
 800158a:	4699      	mov	r9, r3
 800158c:	4623      	mov	r3, r4
 800158e:	eb18 0303 	adds.w	r3, r8, r3
 8001592:	613b      	str	r3, [r7, #16]
 8001594:	462b      	mov	r3, r5
 8001596:	eb49 0303 	adc.w	r3, r9, r3
 800159a:	617b      	str	r3, [r7, #20]
 800159c:	f04f 0200 	mov.w	r2, #0
 80015a0:	f04f 0300 	mov.w	r3, #0
 80015a4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80015a8:	4629      	mov	r1, r5
 80015aa:	024b      	lsls	r3, r1, #9
 80015ac:	4621      	mov	r1, r4
 80015ae:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80015b2:	4621      	mov	r1, r4
 80015b4:	024a      	lsls	r2, r1, #9
 80015b6:	4610      	mov	r0, r2
 80015b8:	4619      	mov	r1, r3
 80015ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80015be:	2200      	movs	r2, #0
 80015c0:	65bb      	str	r3, [r7, #88]	; 0x58
 80015c2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80015c4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80015c8:	f7fe fe7a 	bl	80002c0 <__aeabi_uldivmod>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4613      	mov	r3, r2
 80015d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80015d6:	e065      	b.n	80016a4 <HAL_RCC_GetSysClockFreq+0x420>
 80015d8:	40023800 	.word	0x40023800
 80015dc:	00f42400 	.word	0x00f42400
 80015e0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015e4:	4b3d      	ldr	r3, [pc, #244]	; (80016dc <HAL_RCC_GetSysClockFreq+0x458>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	099b      	lsrs	r3, r3, #6
 80015ea:	2200      	movs	r2, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	4611      	mov	r1, r2
 80015f0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80015f4:	653b      	str	r3, [r7, #80]	; 0x50
 80015f6:	2300      	movs	r3, #0
 80015f8:	657b      	str	r3, [r7, #84]	; 0x54
 80015fa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80015fe:	4642      	mov	r2, r8
 8001600:	464b      	mov	r3, r9
 8001602:	f04f 0000 	mov.w	r0, #0
 8001606:	f04f 0100 	mov.w	r1, #0
 800160a:	0159      	lsls	r1, r3, #5
 800160c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001610:	0150      	lsls	r0, r2, #5
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4641      	mov	r1, r8
 8001618:	1a51      	subs	r1, r2, r1
 800161a:	60b9      	str	r1, [r7, #8]
 800161c:	4649      	mov	r1, r9
 800161e:	eb63 0301 	sbc.w	r3, r3, r1
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	f04f 0200 	mov.w	r2, #0
 8001628:	f04f 0300 	mov.w	r3, #0
 800162c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001630:	4659      	mov	r1, fp
 8001632:	018b      	lsls	r3, r1, #6
 8001634:	4651      	mov	r1, sl
 8001636:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800163a:	4651      	mov	r1, sl
 800163c:	018a      	lsls	r2, r1, #6
 800163e:	4651      	mov	r1, sl
 8001640:	1a54      	subs	r4, r2, r1
 8001642:	4659      	mov	r1, fp
 8001644:	eb63 0501 	sbc.w	r5, r3, r1
 8001648:	f04f 0200 	mov.w	r2, #0
 800164c:	f04f 0300 	mov.w	r3, #0
 8001650:	00eb      	lsls	r3, r5, #3
 8001652:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001656:	00e2      	lsls	r2, r4, #3
 8001658:	4614      	mov	r4, r2
 800165a:	461d      	mov	r5, r3
 800165c:	4643      	mov	r3, r8
 800165e:	18e3      	adds	r3, r4, r3
 8001660:	603b      	str	r3, [r7, #0]
 8001662:	464b      	mov	r3, r9
 8001664:	eb45 0303 	adc.w	r3, r5, r3
 8001668:	607b      	str	r3, [r7, #4]
 800166a:	f04f 0200 	mov.w	r2, #0
 800166e:	f04f 0300 	mov.w	r3, #0
 8001672:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001676:	4629      	mov	r1, r5
 8001678:	028b      	lsls	r3, r1, #10
 800167a:	4621      	mov	r1, r4
 800167c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001680:	4621      	mov	r1, r4
 8001682:	028a      	lsls	r2, r1, #10
 8001684:	4610      	mov	r0, r2
 8001686:	4619      	mov	r1, r3
 8001688:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800168c:	2200      	movs	r2, #0
 800168e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001690:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001692:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001696:	f7fe fe13 	bl	80002c0 <__aeabi_uldivmod>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4613      	mov	r3, r2
 80016a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80016a4:	4b0d      	ldr	r3, [pc, #52]	; (80016dc <HAL_RCC_GetSysClockFreq+0x458>)
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	0f1b      	lsrs	r3, r3, #28
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80016b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80016b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80016ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80016be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80016c2:	e003      	b.n	80016cc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80016c4:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80016c6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80016ca:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	37b8      	adds	r7, #184	; 0xb8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016da:	bf00      	nop
 80016dc:	40023800 	.word	0x40023800
 80016e0:	00f42400 	.word	0x00f42400

080016e4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d101      	bne.n	80016f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e28d      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f000 8083 	beq.w	800180a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001704:	4b94      	ldr	r3, [pc, #592]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f003 030c 	and.w	r3, r3, #12
 800170c:	2b04      	cmp	r3, #4
 800170e:	d019      	beq.n	8001744 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001710:	4b91      	ldr	r3, [pc, #580]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001718:	2b08      	cmp	r3, #8
 800171a:	d106      	bne.n	800172a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800171c:	4b8e      	ldr	r3, [pc, #568]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001724:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001728:	d00c      	beq.n	8001744 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800172a:	4b8b      	ldr	r3, [pc, #556]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001732:	2b0c      	cmp	r3, #12
 8001734:	d112      	bne.n	800175c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001736:	4b88      	ldr	r3, [pc, #544]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800173e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001742:	d10b      	bne.n	800175c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001744:	4b84      	ldr	r3, [pc, #528]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800174c:	2b00      	cmp	r3, #0
 800174e:	d05b      	beq.n	8001808 <HAL_RCC_OscConfig+0x124>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d157      	bne.n	8001808 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e25a      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001764:	d106      	bne.n	8001774 <HAL_RCC_OscConfig+0x90>
 8001766:	4b7c      	ldr	r3, [pc, #496]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a7b      	ldr	r2, [pc, #492]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 800176c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001770:	6013      	str	r3, [r2, #0]
 8001772:	e01d      	b.n	80017b0 <HAL_RCC_OscConfig+0xcc>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800177c:	d10c      	bne.n	8001798 <HAL_RCC_OscConfig+0xb4>
 800177e:	4b76      	ldr	r3, [pc, #472]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a75      	ldr	r2, [pc, #468]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001784:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001788:	6013      	str	r3, [r2, #0]
 800178a:	4b73      	ldr	r3, [pc, #460]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a72      	ldr	r2, [pc, #456]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001790:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001794:	6013      	str	r3, [r2, #0]
 8001796:	e00b      	b.n	80017b0 <HAL_RCC_OscConfig+0xcc>
 8001798:	4b6f      	ldr	r3, [pc, #444]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a6e      	ldr	r2, [pc, #440]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 800179e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017a2:	6013      	str	r3, [r2, #0]
 80017a4:	4b6c      	ldr	r3, [pc, #432]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a6b      	ldr	r2, [pc, #428]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 80017aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d013      	beq.n	80017e0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017b8:	f7ff f96e 	bl	8000a98 <HAL_GetTick>
 80017bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017be:	e008      	b.n	80017d2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017c0:	f7ff f96a 	bl	8000a98 <HAL_GetTick>
 80017c4:	4602      	mov	r2, r0
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	1ad3      	subs	r3, r2, r3
 80017ca:	2b64      	cmp	r3, #100	; 0x64
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e21f      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017d2:	4b61      	ldr	r3, [pc, #388]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d0f0      	beq.n	80017c0 <HAL_RCC_OscConfig+0xdc>
 80017de:	e014      	b.n	800180a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e0:	f7ff f95a 	bl	8000a98 <HAL_GetTick>
 80017e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017e6:	e008      	b.n	80017fa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017e8:	f7ff f956 	bl	8000a98 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b64      	cmp	r3, #100	; 0x64
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e20b      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017fa:	4b57      	ldr	r3, [pc, #348]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d1f0      	bne.n	80017e8 <HAL_RCC_OscConfig+0x104>
 8001806:	e000      	b.n	800180a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001808:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d06f      	beq.n	80018f6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001816:	4b50      	ldr	r3, [pc, #320]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	f003 030c 	and.w	r3, r3, #12
 800181e:	2b00      	cmp	r3, #0
 8001820:	d017      	beq.n	8001852 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001822:	4b4d      	ldr	r3, [pc, #308]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800182a:	2b08      	cmp	r3, #8
 800182c:	d105      	bne.n	800183a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800182e:	4b4a      	ldr	r3, [pc, #296]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00b      	beq.n	8001852 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800183a:	4b47      	ldr	r3, [pc, #284]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001842:	2b0c      	cmp	r3, #12
 8001844:	d11c      	bne.n	8001880 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001846:	4b44      	ldr	r3, [pc, #272]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d116      	bne.n	8001880 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001852:	4b41      	ldr	r3, [pc, #260]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0302 	and.w	r3, r3, #2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d005      	beq.n	800186a <HAL_RCC_OscConfig+0x186>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d001      	beq.n	800186a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e1d3      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800186a:	4b3b      	ldr	r3, [pc, #236]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	691b      	ldr	r3, [r3, #16]
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	4937      	ldr	r1, [pc, #220]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 800187a:	4313      	orrs	r3, r2
 800187c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800187e:	e03a      	b.n	80018f6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d020      	beq.n	80018ca <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001888:	4b34      	ldr	r3, [pc, #208]	; (800195c <HAL_RCC_OscConfig+0x278>)
 800188a:	2201      	movs	r2, #1
 800188c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800188e:	f7ff f903 	bl	8000a98 <HAL_GetTick>
 8001892:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001894:	e008      	b.n	80018a8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001896:	f7ff f8ff 	bl	8000a98 <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e1b4      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018a8:	4b2b      	ldr	r3, [pc, #172]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d0f0      	beq.n	8001896 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018b4:	4b28      	ldr	r3, [pc, #160]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	691b      	ldr	r3, [r3, #16]
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	4925      	ldr	r1, [pc, #148]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 80018c4:	4313      	orrs	r3, r2
 80018c6:	600b      	str	r3, [r1, #0]
 80018c8:	e015      	b.n	80018f6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ca:	4b24      	ldr	r3, [pc, #144]	; (800195c <HAL_RCC_OscConfig+0x278>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018d0:	f7ff f8e2 	bl	8000a98 <HAL_GetTick>
 80018d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018d6:	e008      	b.n	80018ea <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018d8:	f7ff f8de 	bl	8000a98 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e193      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ea:	4b1b      	ldr	r3, [pc, #108]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1f0      	bne.n	80018d8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0308 	and.w	r3, r3, #8
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d036      	beq.n	8001970 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d016      	beq.n	8001938 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_RCC_OscConfig+0x27c>)
 800190c:	2201      	movs	r2, #1
 800190e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001910:	f7ff f8c2 	bl	8000a98 <HAL_GetTick>
 8001914:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001916:	e008      	b.n	800192a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001918:	f7ff f8be 	bl	8000a98 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b02      	cmp	r3, #2
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e173      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800192a:	4b0b      	ldr	r3, [pc, #44]	; (8001958 <HAL_RCC_OscConfig+0x274>)
 800192c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	2b00      	cmp	r3, #0
 8001934:	d0f0      	beq.n	8001918 <HAL_RCC_OscConfig+0x234>
 8001936:	e01b      	b.n	8001970 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001938:	4b09      	ldr	r3, [pc, #36]	; (8001960 <HAL_RCC_OscConfig+0x27c>)
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800193e:	f7ff f8ab 	bl	8000a98 <HAL_GetTick>
 8001942:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001944:	e00e      	b.n	8001964 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001946:	f7ff f8a7 	bl	8000a98 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b02      	cmp	r3, #2
 8001952:	d907      	bls.n	8001964 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e15c      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
 8001958:	40023800 	.word	0x40023800
 800195c:	42470000 	.word	0x42470000
 8001960:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001964:	4b8a      	ldr	r3, [pc, #552]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001966:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1ea      	bne.n	8001946 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0304 	and.w	r3, r3, #4
 8001978:	2b00      	cmp	r3, #0
 800197a:	f000 8097 	beq.w	8001aac <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800197e:	2300      	movs	r3, #0
 8001980:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001982:	4b83      	ldr	r3, [pc, #524]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d10f      	bne.n	80019ae <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	60bb      	str	r3, [r7, #8]
 8001992:	4b7f      	ldr	r3, [pc, #508]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001996:	4a7e      	ldr	r2, [pc, #504]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800199c:	6413      	str	r3, [r2, #64]	; 0x40
 800199e:	4b7c      	ldr	r3, [pc, #496]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a6:	60bb      	str	r3, [r7, #8]
 80019a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019aa:	2301      	movs	r3, #1
 80019ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ae:	4b79      	ldr	r3, [pc, #484]	; (8001b94 <HAL_RCC_OscConfig+0x4b0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d118      	bne.n	80019ec <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019ba:	4b76      	ldr	r3, [pc, #472]	; (8001b94 <HAL_RCC_OscConfig+0x4b0>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a75      	ldr	r2, [pc, #468]	; (8001b94 <HAL_RCC_OscConfig+0x4b0>)
 80019c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019c6:	f7ff f867 	bl	8000a98 <HAL_GetTick>
 80019ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019cc:	e008      	b.n	80019e0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ce:	f7ff f863 	bl	8000a98 <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d901      	bls.n	80019e0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80019dc:	2303      	movs	r3, #3
 80019de:	e118      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e0:	4b6c      	ldr	r3, [pc, #432]	; (8001b94 <HAL_RCC_OscConfig+0x4b0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0f0      	beq.n	80019ce <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d106      	bne.n	8001a02 <HAL_RCC_OscConfig+0x31e>
 80019f4:	4b66      	ldr	r3, [pc, #408]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 80019f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019f8:	4a65      	ldr	r2, [pc, #404]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	6713      	str	r3, [r2, #112]	; 0x70
 8001a00:	e01c      	b.n	8001a3c <HAL_RCC_OscConfig+0x358>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	689b      	ldr	r3, [r3, #8]
 8001a06:	2b05      	cmp	r3, #5
 8001a08:	d10c      	bne.n	8001a24 <HAL_RCC_OscConfig+0x340>
 8001a0a:	4b61      	ldr	r3, [pc, #388]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001a0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a0e:	4a60      	ldr	r2, [pc, #384]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001a10:	f043 0304 	orr.w	r3, r3, #4
 8001a14:	6713      	str	r3, [r2, #112]	; 0x70
 8001a16:	4b5e      	ldr	r3, [pc, #376]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a1a:	4a5d      	ldr	r2, [pc, #372]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	6713      	str	r3, [r2, #112]	; 0x70
 8001a22:	e00b      	b.n	8001a3c <HAL_RCC_OscConfig+0x358>
 8001a24:	4b5a      	ldr	r3, [pc, #360]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a28:	4a59      	ldr	r2, [pc, #356]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001a2a:	f023 0301 	bic.w	r3, r3, #1
 8001a2e:	6713      	str	r3, [r2, #112]	; 0x70
 8001a30:	4b57      	ldr	r3, [pc, #348]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a34:	4a56      	ldr	r2, [pc, #344]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001a36:	f023 0304 	bic.w	r3, r3, #4
 8001a3a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d015      	beq.n	8001a70 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a44:	f7ff f828 	bl	8000a98 <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a4a:	e00a      	b.n	8001a62 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a4c:	f7ff f824 	bl	8000a98 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e0d7      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a62:	4b4b      	ldr	r3, [pc, #300]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d0ee      	beq.n	8001a4c <HAL_RCC_OscConfig+0x368>
 8001a6e:	e014      	b.n	8001a9a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a70:	f7ff f812 	bl	8000a98 <HAL_GetTick>
 8001a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a76:	e00a      	b.n	8001a8e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a78:	f7ff f80e 	bl	8000a98 <HAL_GetTick>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	1ad3      	subs	r3, r2, r3
 8001a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e0c1      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a8e:	4b40      	ldr	r3, [pc, #256]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d1ee      	bne.n	8001a78 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a9a:	7dfb      	ldrb	r3, [r7, #23]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d105      	bne.n	8001aac <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001aa0:	4b3b      	ldr	r3, [pc, #236]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa4:	4a3a      	ldr	r2, [pc, #232]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001aa6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001aaa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	f000 80ad 	beq.w	8001c10 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ab6:	4b36      	ldr	r3, [pc, #216]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f003 030c 	and.w	r3, r3, #12
 8001abe:	2b08      	cmp	r3, #8
 8001ac0:	d060      	beq.n	8001b84 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	699b      	ldr	r3, [r3, #24]
 8001ac6:	2b02      	cmp	r3, #2
 8001ac8:	d145      	bne.n	8001b56 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aca:	4b33      	ldr	r3, [pc, #204]	; (8001b98 <HAL_RCC_OscConfig+0x4b4>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad0:	f7fe ffe2 	bl	8000a98 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ad8:	f7fe ffde 	bl	8000a98 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e093      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aea:	4b29      	ldr	r3, [pc, #164]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d1f0      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	69da      	ldr	r2, [r3, #28]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a1b      	ldr	r3, [r3, #32]
 8001afe:	431a      	orrs	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b04:	019b      	lsls	r3, r3, #6
 8001b06:	431a      	orrs	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b0c:	085b      	lsrs	r3, r3, #1
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	041b      	lsls	r3, r3, #16
 8001b12:	431a      	orrs	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b18:	061b      	lsls	r3, r3, #24
 8001b1a:	431a      	orrs	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b20:	071b      	lsls	r3, r3, #28
 8001b22:	491b      	ldr	r1, [pc, #108]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b28:	4b1b      	ldr	r3, [pc, #108]	; (8001b98 <HAL_RCC_OscConfig+0x4b4>)
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b2e:	f7fe ffb3 	bl	8000a98 <HAL_GetTick>
 8001b32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b36:	f7fe ffaf 	bl	8000a98 <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e064      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b48:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d0f0      	beq.n	8001b36 <HAL_RCC_OscConfig+0x452>
 8001b54:	e05c      	b.n	8001c10 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b56:	4b10      	ldr	r3, [pc, #64]	; (8001b98 <HAL_RCC_OscConfig+0x4b4>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b5c:	f7fe ff9c 	bl	8000a98 <HAL_GetTick>
 8001b60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b62:	e008      	b.n	8001b76 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b64:	f7fe ff98 	bl	8000a98 <HAL_GetTick>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d901      	bls.n	8001b76 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001b72:	2303      	movs	r3, #3
 8001b74:	e04d      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b76:	4b06      	ldr	r3, [pc, #24]	; (8001b90 <HAL_RCC_OscConfig+0x4ac>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d1f0      	bne.n	8001b64 <HAL_RCC_OscConfig+0x480>
 8001b82:	e045      	b.n	8001c10 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d107      	bne.n	8001b9c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e040      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
 8001b90:	40023800 	.word	0x40023800
 8001b94:	40007000 	.word	0x40007000
 8001b98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b9c:	4b1f      	ldr	r3, [pc, #124]	; (8001c1c <HAL_RCC_OscConfig+0x538>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	699b      	ldr	r3, [r3, #24]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d030      	beq.n	8001c0c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d129      	bne.n	8001c0c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d122      	bne.n	8001c0c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001bcc:	4013      	ands	r3, r2
 8001bce:	687a      	ldr	r2, [r7, #4]
 8001bd0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001bd2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d119      	bne.n	8001c0c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001be2:	085b      	lsrs	r3, r3, #1
 8001be4:	3b01      	subs	r3, #1
 8001be6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d10f      	bne.n	8001c0c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d107      	bne.n	8001c0c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d001      	beq.n	8001c10 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e000      	b.n	8001c12 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3718      	adds	r7, #24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40023800 	.word	0x40023800

08001c20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d101      	bne.n	8001c32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e03f      	b.n	8001cb2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d106      	bne.n	8001c4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c46:	6878      	ldr	r0, [r7, #4]
 8001c48:	f7fe fe02 	bl	8000850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2224      	movs	r2, #36	; 0x24
 8001c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	68da      	ldr	r2, [r3, #12]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f000 f929 	bl	8001ebc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	691a      	ldr	r2, [r3, #16]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	695a      	ldr	r2, [r3, #20]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	68da      	ldr	r2, [r3, #12]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2220      	movs	r2, #32
 8001cac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b08a      	sub	sp, #40	; 0x28
 8001cbe:	af02      	add	r7, sp, #8
 8001cc0:	60f8      	str	r0, [r7, #12]
 8001cc2:	60b9      	str	r1, [r7, #8]
 8001cc4:	603b      	str	r3, [r7, #0]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b20      	cmp	r3, #32
 8001cd8:	d17c      	bne.n	8001dd4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d002      	beq.n	8001ce6 <HAL_UART_Transmit+0x2c>
 8001ce0:	88fb      	ldrh	r3, [r7, #6]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e075      	b.n	8001dd6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d101      	bne.n	8001cf8 <HAL_UART_Transmit+0x3e>
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	e06e      	b.n	8001dd6 <HAL_UART_Transmit+0x11c>
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2200      	movs	r2, #0
 8001d04:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2221      	movs	r2, #33	; 0x21
 8001d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d0e:	f7fe fec3 	bl	8000a98 <HAL_GetTick>
 8001d12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	88fa      	ldrh	r2, [r7, #6]
 8001d18:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	88fa      	ldrh	r2, [r7, #6]
 8001d1e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d28:	d108      	bne.n	8001d3c <HAL_UART_Transmit+0x82>
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d104      	bne.n	8001d3c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	61bb      	str	r3, [r7, #24]
 8001d3a:	e003      	b.n	8001d44 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2200      	movs	r2, #0
 8001d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001d4c:	e02a      	b.n	8001da4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	2200      	movs	r2, #0
 8001d56:	2180      	movs	r1, #128	; 0x80
 8001d58:	68f8      	ldr	r0, [r7, #12]
 8001d5a:	f000 f840 	bl	8001dde <UART_WaitOnFlagUntilTimeout>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e036      	b.n	8001dd6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001d68:	69fb      	ldr	r3, [r7, #28]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d10b      	bne.n	8001d86 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	461a      	mov	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	3302      	adds	r3, #2
 8001d82:	61bb      	str	r3, [r7, #24]
 8001d84:	e007      	b.n	8001d96 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	781a      	ldrb	r2, [r3, #0]
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	3301      	adds	r3, #1
 8001d94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	b29a      	uxth	r2, r3
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1cf      	bne.n	8001d4e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	9300      	str	r3, [sp, #0]
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	2200      	movs	r2, #0
 8001db6:	2140      	movs	r1, #64	; 0x40
 8001db8:	68f8      	ldr	r0, [r7, #12]
 8001dba:	f000 f810 	bl	8001dde <UART_WaitOnFlagUntilTimeout>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e006      	b.n	8001dd6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2220      	movs	r2, #32
 8001dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	e000      	b.n	8001dd6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001dd4:	2302      	movs	r3, #2
  }
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3720      	adds	r7, #32
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b090      	sub	sp, #64	; 0x40
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	60f8      	str	r0, [r7, #12]
 8001de6:	60b9      	str	r1, [r7, #8]
 8001de8:	603b      	str	r3, [r7, #0]
 8001dea:	4613      	mov	r3, r2
 8001dec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001dee:	e050      	b.n	8001e92 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001df0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001df6:	d04c      	beq.n	8001e92 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001df8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d007      	beq.n	8001e0e <UART_WaitOnFlagUntilTimeout+0x30>
 8001dfe:	f7fe fe4b 	bl	8000a98 <HAL_GetTick>
 8001e02:	4602      	mov	r2, r0
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d241      	bcs.n	8001e92 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	330c      	adds	r3, #12
 8001e14:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e18:	e853 3f00 	ldrex	r3, [r3]
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e20:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001e24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	330c      	adds	r3, #12
 8001e2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001e2e:	637a      	str	r2, [r7, #52]	; 0x34
 8001e30:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e32:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001e34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e36:	e841 2300 	strex	r3, r2, [r1]
 8001e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d1e5      	bne.n	8001e0e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	3314      	adds	r3, #20
 8001e48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	e853 3f00 	ldrex	r3, [r3]
 8001e50:	613b      	str	r3, [r7, #16]
   return(result);
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	f023 0301 	bic.w	r3, r3, #1
 8001e58:	63bb      	str	r3, [r7, #56]	; 0x38
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	3314      	adds	r3, #20
 8001e60:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e62:	623a      	str	r2, [r7, #32]
 8001e64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e66:	69f9      	ldr	r1, [r7, #28]
 8001e68:	6a3a      	ldr	r2, [r7, #32]
 8001e6a:	e841 2300 	strex	r3, r2, [r1]
 8001e6e:	61bb      	str	r3, [r7, #24]
   return(result);
 8001e70:	69bb      	ldr	r3, [r7, #24]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1e5      	bne.n	8001e42 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	2220      	movs	r2, #32
 8001e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2220      	movs	r2, #32
 8001e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e00f      	b.n	8001eb2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	68ba      	ldr	r2, [r7, #8]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	bf0c      	ite	eq
 8001ea2:	2301      	moveq	r3, #1
 8001ea4:	2300      	movne	r3, #0
 8001ea6:	b2db      	uxtb	r3, r3
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d09f      	beq.n	8001df0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3740      	adds	r7, #64	; 0x40
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
	...

08001ebc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ebc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ec0:	b0c0      	sub	sp, #256	; 0x100
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ed8:	68d9      	ldr	r1, [r3, #12]
 8001eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	ea40 0301 	orr.w	r3, r0, r1
 8001ee4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	431a      	orrs	r2, r3
 8001efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f00:	69db      	ldr	r3, [r3, #28]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001f14:	f021 010c 	bic.w	r1, r1, #12
 8001f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001f22:	430b      	orrs	r3, r1
 8001f24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f36:	6999      	ldr	r1, [r3, #24]
 8001f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	ea40 0301 	orr.w	r3, r0, r1
 8001f42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	4b8f      	ldr	r3, [pc, #572]	; (8002188 <UART_SetConfig+0x2cc>)
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d005      	beq.n	8001f5c <UART_SetConfig+0xa0>
 8001f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	4b8d      	ldr	r3, [pc, #564]	; (800218c <UART_SetConfig+0x2d0>)
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d104      	bne.n	8001f66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001f5c:	f7ff f97e 	bl	800125c <HAL_RCC_GetPCLK2Freq>
 8001f60:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001f64:	e003      	b.n	8001f6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001f66:	f7ff f965 	bl	8001234 <HAL_RCC_GetPCLK1Freq>
 8001f6a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f72:	69db      	ldr	r3, [r3, #28]
 8001f74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f78:	f040 810c 	bne.w	8002194 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001f7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f80:	2200      	movs	r2, #0
 8001f82:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001f86:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001f8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001f8e:	4622      	mov	r2, r4
 8001f90:	462b      	mov	r3, r5
 8001f92:	1891      	adds	r1, r2, r2
 8001f94:	65b9      	str	r1, [r7, #88]	; 0x58
 8001f96:	415b      	adcs	r3, r3
 8001f98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001f9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001f9e:	4621      	mov	r1, r4
 8001fa0:	eb12 0801 	adds.w	r8, r2, r1
 8001fa4:	4629      	mov	r1, r5
 8001fa6:	eb43 0901 	adc.w	r9, r3, r1
 8001faa:	f04f 0200 	mov.w	r2, #0
 8001fae:	f04f 0300 	mov.w	r3, #0
 8001fb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001fbe:	4690      	mov	r8, r2
 8001fc0:	4699      	mov	r9, r3
 8001fc2:	4623      	mov	r3, r4
 8001fc4:	eb18 0303 	adds.w	r3, r8, r3
 8001fc8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001fcc:	462b      	mov	r3, r5
 8001fce:	eb49 0303 	adc.w	r3, r9, r3
 8001fd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001fe2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001fe6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001fea:	460b      	mov	r3, r1
 8001fec:	18db      	adds	r3, r3, r3
 8001fee:	653b      	str	r3, [r7, #80]	; 0x50
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	eb42 0303 	adc.w	r3, r2, r3
 8001ff6:	657b      	str	r3, [r7, #84]	; 0x54
 8001ff8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001ffc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002000:	f7fe f95e 	bl	80002c0 <__aeabi_uldivmod>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	4b61      	ldr	r3, [pc, #388]	; (8002190 <UART_SetConfig+0x2d4>)
 800200a:	fba3 2302 	umull	r2, r3, r3, r2
 800200e:	095b      	lsrs	r3, r3, #5
 8002010:	011c      	lsls	r4, r3, #4
 8002012:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002016:	2200      	movs	r2, #0
 8002018:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800201c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002020:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002024:	4642      	mov	r2, r8
 8002026:	464b      	mov	r3, r9
 8002028:	1891      	adds	r1, r2, r2
 800202a:	64b9      	str	r1, [r7, #72]	; 0x48
 800202c:	415b      	adcs	r3, r3
 800202e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002030:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002034:	4641      	mov	r1, r8
 8002036:	eb12 0a01 	adds.w	sl, r2, r1
 800203a:	4649      	mov	r1, r9
 800203c:	eb43 0b01 	adc.w	fp, r3, r1
 8002040:	f04f 0200 	mov.w	r2, #0
 8002044:	f04f 0300 	mov.w	r3, #0
 8002048:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800204c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002050:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002054:	4692      	mov	sl, r2
 8002056:	469b      	mov	fp, r3
 8002058:	4643      	mov	r3, r8
 800205a:	eb1a 0303 	adds.w	r3, sl, r3
 800205e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002062:	464b      	mov	r3, r9
 8002064:	eb4b 0303 	adc.w	r3, fp, r3
 8002068:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800206c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002078:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800207c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002080:	460b      	mov	r3, r1
 8002082:	18db      	adds	r3, r3, r3
 8002084:	643b      	str	r3, [r7, #64]	; 0x40
 8002086:	4613      	mov	r3, r2
 8002088:	eb42 0303 	adc.w	r3, r2, r3
 800208c:	647b      	str	r3, [r7, #68]	; 0x44
 800208e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002092:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002096:	f7fe f913 	bl	80002c0 <__aeabi_uldivmod>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4611      	mov	r1, r2
 80020a0:	4b3b      	ldr	r3, [pc, #236]	; (8002190 <UART_SetConfig+0x2d4>)
 80020a2:	fba3 2301 	umull	r2, r3, r3, r1
 80020a6:	095b      	lsrs	r3, r3, #5
 80020a8:	2264      	movs	r2, #100	; 0x64
 80020aa:	fb02 f303 	mul.w	r3, r2, r3
 80020ae:	1acb      	subs	r3, r1, r3
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80020b6:	4b36      	ldr	r3, [pc, #216]	; (8002190 <UART_SetConfig+0x2d4>)
 80020b8:	fba3 2302 	umull	r2, r3, r3, r2
 80020bc:	095b      	lsrs	r3, r3, #5
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80020c4:	441c      	add	r4, r3
 80020c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020ca:	2200      	movs	r2, #0
 80020cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80020d0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80020d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80020d8:	4642      	mov	r2, r8
 80020da:	464b      	mov	r3, r9
 80020dc:	1891      	adds	r1, r2, r2
 80020de:	63b9      	str	r1, [r7, #56]	; 0x38
 80020e0:	415b      	adcs	r3, r3
 80020e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80020e8:	4641      	mov	r1, r8
 80020ea:	1851      	adds	r1, r2, r1
 80020ec:	6339      	str	r1, [r7, #48]	; 0x30
 80020ee:	4649      	mov	r1, r9
 80020f0:	414b      	adcs	r3, r1
 80020f2:	637b      	str	r3, [r7, #52]	; 0x34
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	f04f 0300 	mov.w	r3, #0
 80020fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002100:	4659      	mov	r1, fp
 8002102:	00cb      	lsls	r3, r1, #3
 8002104:	4651      	mov	r1, sl
 8002106:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800210a:	4651      	mov	r1, sl
 800210c:	00ca      	lsls	r2, r1, #3
 800210e:	4610      	mov	r0, r2
 8002110:	4619      	mov	r1, r3
 8002112:	4603      	mov	r3, r0
 8002114:	4642      	mov	r2, r8
 8002116:	189b      	adds	r3, r3, r2
 8002118:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800211c:	464b      	mov	r3, r9
 800211e:	460a      	mov	r2, r1
 8002120:	eb42 0303 	adc.w	r3, r2, r3
 8002124:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002134:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002138:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800213c:	460b      	mov	r3, r1
 800213e:	18db      	adds	r3, r3, r3
 8002140:	62bb      	str	r3, [r7, #40]	; 0x28
 8002142:	4613      	mov	r3, r2
 8002144:	eb42 0303 	adc.w	r3, r2, r3
 8002148:	62fb      	str	r3, [r7, #44]	; 0x2c
 800214a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800214e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002152:	f7fe f8b5 	bl	80002c0 <__aeabi_uldivmod>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4b0d      	ldr	r3, [pc, #52]	; (8002190 <UART_SetConfig+0x2d4>)
 800215c:	fba3 1302 	umull	r1, r3, r3, r2
 8002160:	095b      	lsrs	r3, r3, #5
 8002162:	2164      	movs	r1, #100	; 0x64
 8002164:	fb01 f303 	mul.w	r3, r1, r3
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	3332      	adds	r3, #50	; 0x32
 800216e:	4a08      	ldr	r2, [pc, #32]	; (8002190 <UART_SetConfig+0x2d4>)
 8002170:	fba2 2303 	umull	r2, r3, r2, r3
 8002174:	095b      	lsrs	r3, r3, #5
 8002176:	f003 0207 	and.w	r2, r3, #7
 800217a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4422      	add	r2, r4
 8002182:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002184:	e105      	b.n	8002392 <UART_SetConfig+0x4d6>
 8002186:	bf00      	nop
 8002188:	40011000 	.word	0x40011000
 800218c:	40011400 	.word	0x40011400
 8002190:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002194:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002198:	2200      	movs	r2, #0
 800219a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800219e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80021a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80021a6:	4642      	mov	r2, r8
 80021a8:	464b      	mov	r3, r9
 80021aa:	1891      	adds	r1, r2, r2
 80021ac:	6239      	str	r1, [r7, #32]
 80021ae:	415b      	adcs	r3, r3
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
 80021b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021b6:	4641      	mov	r1, r8
 80021b8:	1854      	adds	r4, r2, r1
 80021ba:	4649      	mov	r1, r9
 80021bc:	eb43 0501 	adc.w	r5, r3, r1
 80021c0:	f04f 0200 	mov.w	r2, #0
 80021c4:	f04f 0300 	mov.w	r3, #0
 80021c8:	00eb      	lsls	r3, r5, #3
 80021ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021ce:	00e2      	lsls	r2, r4, #3
 80021d0:	4614      	mov	r4, r2
 80021d2:	461d      	mov	r5, r3
 80021d4:	4643      	mov	r3, r8
 80021d6:	18e3      	adds	r3, r4, r3
 80021d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80021dc:	464b      	mov	r3, r9
 80021de:	eb45 0303 	adc.w	r3, r5, r3
 80021e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80021e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80021f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80021f6:	f04f 0200 	mov.w	r2, #0
 80021fa:	f04f 0300 	mov.w	r3, #0
 80021fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002202:	4629      	mov	r1, r5
 8002204:	008b      	lsls	r3, r1, #2
 8002206:	4621      	mov	r1, r4
 8002208:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800220c:	4621      	mov	r1, r4
 800220e:	008a      	lsls	r2, r1, #2
 8002210:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002214:	f7fe f854 	bl	80002c0 <__aeabi_uldivmod>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4b60      	ldr	r3, [pc, #384]	; (80023a0 <UART_SetConfig+0x4e4>)
 800221e:	fba3 2302 	umull	r2, r3, r3, r2
 8002222:	095b      	lsrs	r3, r3, #5
 8002224:	011c      	lsls	r4, r3, #4
 8002226:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800222a:	2200      	movs	r2, #0
 800222c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002230:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002234:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002238:	4642      	mov	r2, r8
 800223a:	464b      	mov	r3, r9
 800223c:	1891      	adds	r1, r2, r2
 800223e:	61b9      	str	r1, [r7, #24]
 8002240:	415b      	adcs	r3, r3
 8002242:	61fb      	str	r3, [r7, #28]
 8002244:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002248:	4641      	mov	r1, r8
 800224a:	1851      	adds	r1, r2, r1
 800224c:	6139      	str	r1, [r7, #16]
 800224e:	4649      	mov	r1, r9
 8002250:	414b      	adcs	r3, r1
 8002252:	617b      	str	r3, [r7, #20]
 8002254:	f04f 0200 	mov.w	r2, #0
 8002258:	f04f 0300 	mov.w	r3, #0
 800225c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002260:	4659      	mov	r1, fp
 8002262:	00cb      	lsls	r3, r1, #3
 8002264:	4651      	mov	r1, sl
 8002266:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800226a:	4651      	mov	r1, sl
 800226c:	00ca      	lsls	r2, r1, #3
 800226e:	4610      	mov	r0, r2
 8002270:	4619      	mov	r1, r3
 8002272:	4603      	mov	r3, r0
 8002274:	4642      	mov	r2, r8
 8002276:	189b      	adds	r3, r3, r2
 8002278:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800227c:	464b      	mov	r3, r9
 800227e:	460a      	mov	r2, r1
 8002280:	eb42 0303 	adc.w	r3, r2, r3
 8002284:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	67bb      	str	r3, [r7, #120]	; 0x78
 8002292:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	f04f 0300 	mov.w	r3, #0
 800229c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80022a0:	4649      	mov	r1, r9
 80022a2:	008b      	lsls	r3, r1, #2
 80022a4:	4641      	mov	r1, r8
 80022a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022aa:	4641      	mov	r1, r8
 80022ac:	008a      	lsls	r2, r1, #2
 80022ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80022b2:	f7fe f805 	bl	80002c0 <__aeabi_uldivmod>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	4b39      	ldr	r3, [pc, #228]	; (80023a0 <UART_SetConfig+0x4e4>)
 80022bc:	fba3 1302 	umull	r1, r3, r3, r2
 80022c0:	095b      	lsrs	r3, r3, #5
 80022c2:	2164      	movs	r1, #100	; 0x64
 80022c4:	fb01 f303 	mul.w	r3, r1, r3
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	011b      	lsls	r3, r3, #4
 80022cc:	3332      	adds	r3, #50	; 0x32
 80022ce:	4a34      	ldr	r2, [pc, #208]	; (80023a0 <UART_SetConfig+0x4e4>)
 80022d0:	fba2 2303 	umull	r2, r3, r2, r3
 80022d4:	095b      	lsrs	r3, r3, #5
 80022d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022da:	441c      	add	r4, r3
 80022dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022e0:	2200      	movs	r2, #0
 80022e2:	673b      	str	r3, [r7, #112]	; 0x70
 80022e4:	677a      	str	r2, [r7, #116]	; 0x74
 80022e6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80022ea:	4642      	mov	r2, r8
 80022ec:	464b      	mov	r3, r9
 80022ee:	1891      	adds	r1, r2, r2
 80022f0:	60b9      	str	r1, [r7, #8]
 80022f2:	415b      	adcs	r3, r3
 80022f4:	60fb      	str	r3, [r7, #12]
 80022f6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022fa:	4641      	mov	r1, r8
 80022fc:	1851      	adds	r1, r2, r1
 80022fe:	6039      	str	r1, [r7, #0]
 8002300:	4649      	mov	r1, r9
 8002302:	414b      	adcs	r3, r1
 8002304:	607b      	str	r3, [r7, #4]
 8002306:	f04f 0200 	mov.w	r2, #0
 800230a:	f04f 0300 	mov.w	r3, #0
 800230e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002312:	4659      	mov	r1, fp
 8002314:	00cb      	lsls	r3, r1, #3
 8002316:	4651      	mov	r1, sl
 8002318:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800231c:	4651      	mov	r1, sl
 800231e:	00ca      	lsls	r2, r1, #3
 8002320:	4610      	mov	r0, r2
 8002322:	4619      	mov	r1, r3
 8002324:	4603      	mov	r3, r0
 8002326:	4642      	mov	r2, r8
 8002328:	189b      	adds	r3, r3, r2
 800232a:	66bb      	str	r3, [r7, #104]	; 0x68
 800232c:	464b      	mov	r3, r9
 800232e:	460a      	mov	r2, r1
 8002330:	eb42 0303 	adc.w	r3, r2, r3
 8002334:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	663b      	str	r3, [r7, #96]	; 0x60
 8002340:	667a      	str	r2, [r7, #100]	; 0x64
 8002342:	f04f 0200 	mov.w	r2, #0
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800234e:	4649      	mov	r1, r9
 8002350:	008b      	lsls	r3, r1, #2
 8002352:	4641      	mov	r1, r8
 8002354:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002358:	4641      	mov	r1, r8
 800235a:	008a      	lsls	r2, r1, #2
 800235c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002360:	f7fd ffae 	bl	80002c0 <__aeabi_uldivmod>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <UART_SetConfig+0x4e4>)
 800236a:	fba3 1302 	umull	r1, r3, r3, r2
 800236e:	095b      	lsrs	r3, r3, #5
 8002370:	2164      	movs	r1, #100	; 0x64
 8002372:	fb01 f303 	mul.w	r3, r1, r3
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	3332      	adds	r3, #50	; 0x32
 800237c:	4a08      	ldr	r2, [pc, #32]	; (80023a0 <UART_SetConfig+0x4e4>)
 800237e:	fba2 2303 	umull	r2, r3, r2, r3
 8002382:	095b      	lsrs	r3, r3, #5
 8002384:	f003 020f 	and.w	r2, r3, #15
 8002388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4422      	add	r2, r4
 8002390:	609a      	str	r2, [r3, #8]
}
 8002392:	bf00      	nop
 8002394:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002398:	46bd      	mov	sp, r7
 800239a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800239e:	bf00      	nop
 80023a0:	51eb851f 	.word	0x51eb851f

080023a4 <__errno>:
 80023a4:	4b01      	ldr	r3, [pc, #4]	; (80023ac <__errno+0x8>)
 80023a6:	6818      	ldr	r0, [r3, #0]
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	2000000c 	.word	0x2000000c

080023b0 <__libc_init_array>:
 80023b0:	b570      	push	{r4, r5, r6, lr}
 80023b2:	4d0d      	ldr	r5, [pc, #52]	; (80023e8 <__libc_init_array+0x38>)
 80023b4:	4c0d      	ldr	r4, [pc, #52]	; (80023ec <__libc_init_array+0x3c>)
 80023b6:	1b64      	subs	r4, r4, r5
 80023b8:	10a4      	asrs	r4, r4, #2
 80023ba:	2600      	movs	r6, #0
 80023bc:	42a6      	cmp	r6, r4
 80023be:	d109      	bne.n	80023d4 <__libc_init_array+0x24>
 80023c0:	4d0b      	ldr	r5, [pc, #44]	; (80023f0 <__libc_init_array+0x40>)
 80023c2:	4c0c      	ldr	r4, [pc, #48]	; (80023f4 <__libc_init_array+0x44>)
 80023c4:	f000 fc86 	bl	8002cd4 <_init>
 80023c8:	1b64      	subs	r4, r4, r5
 80023ca:	10a4      	asrs	r4, r4, #2
 80023cc:	2600      	movs	r6, #0
 80023ce:	42a6      	cmp	r6, r4
 80023d0:	d105      	bne.n	80023de <__libc_init_array+0x2e>
 80023d2:	bd70      	pop	{r4, r5, r6, pc}
 80023d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80023d8:	4798      	blx	r3
 80023da:	3601      	adds	r6, #1
 80023dc:	e7ee      	b.n	80023bc <__libc_init_array+0xc>
 80023de:	f855 3b04 	ldr.w	r3, [r5], #4
 80023e2:	4798      	blx	r3
 80023e4:	3601      	adds	r6, #1
 80023e6:	e7f2      	b.n	80023ce <__libc_init_array+0x1e>
 80023e8:	08002d84 	.word	0x08002d84
 80023ec:	08002d84 	.word	0x08002d84
 80023f0:	08002d84 	.word	0x08002d84
 80023f4:	08002d88 	.word	0x08002d88

080023f8 <siprintf>:
 80023f8:	b40e      	push	{r1, r2, r3}
 80023fa:	b500      	push	{lr}
 80023fc:	b09c      	sub	sp, #112	; 0x70
 80023fe:	ab1d      	add	r3, sp, #116	; 0x74
 8002400:	9002      	str	r0, [sp, #8]
 8002402:	9006      	str	r0, [sp, #24]
 8002404:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002408:	4809      	ldr	r0, [pc, #36]	; (8002430 <siprintf+0x38>)
 800240a:	9107      	str	r1, [sp, #28]
 800240c:	9104      	str	r1, [sp, #16]
 800240e:	4909      	ldr	r1, [pc, #36]	; (8002434 <siprintf+0x3c>)
 8002410:	f853 2b04 	ldr.w	r2, [r3], #4
 8002414:	9105      	str	r1, [sp, #20]
 8002416:	6800      	ldr	r0, [r0, #0]
 8002418:	9301      	str	r3, [sp, #4]
 800241a:	a902      	add	r1, sp, #8
 800241c:	f000 f868 	bl	80024f0 <_svfiprintf_r>
 8002420:	9b02      	ldr	r3, [sp, #8]
 8002422:	2200      	movs	r2, #0
 8002424:	701a      	strb	r2, [r3, #0]
 8002426:	b01c      	add	sp, #112	; 0x70
 8002428:	f85d eb04 	ldr.w	lr, [sp], #4
 800242c:	b003      	add	sp, #12
 800242e:	4770      	bx	lr
 8002430:	2000000c 	.word	0x2000000c
 8002434:	ffff0208 	.word	0xffff0208

08002438 <__ssputs_r>:
 8002438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800243c:	688e      	ldr	r6, [r1, #8]
 800243e:	429e      	cmp	r6, r3
 8002440:	4682      	mov	sl, r0
 8002442:	460c      	mov	r4, r1
 8002444:	4690      	mov	r8, r2
 8002446:	461f      	mov	r7, r3
 8002448:	d838      	bhi.n	80024bc <__ssputs_r+0x84>
 800244a:	898a      	ldrh	r2, [r1, #12]
 800244c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002450:	d032      	beq.n	80024b8 <__ssputs_r+0x80>
 8002452:	6825      	ldr	r5, [r4, #0]
 8002454:	6909      	ldr	r1, [r1, #16]
 8002456:	eba5 0901 	sub.w	r9, r5, r1
 800245a:	6965      	ldr	r5, [r4, #20]
 800245c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002460:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002464:	3301      	adds	r3, #1
 8002466:	444b      	add	r3, r9
 8002468:	106d      	asrs	r5, r5, #1
 800246a:	429d      	cmp	r5, r3
 800246c:	bf38      	it	cc
 800246e:	461d      	movcc	r5, r3
 8002470:	0553      	lsls	r3, r2, #21
 8002472:	d531      	bpl.n	80024d8 <__ssputs_r+0xa0>
 8002474:	4629      	mov	r1, r5
 8002476:	f000 fb63 	bl	8002b40 <_malloc_r>
 800247a:	4606      	mov	r6, r0
 800247c:	b950      	cbnz	r0, 8002494 <__ssputs_r+0x5c>
 800247e:	230c      	movs	r3, #12
 8002480:	f8ca 3000 	str.w	r3, [sl]
 8002484:	89a3      	ldrh	r3, [r4, #12]
 8002486:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800248a:	81a3      	strh	r3, [r4, #12]
 800248c:	f04f 30ff 	mov.w	r0, #4294967295
 8002490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002494:	6921      	ldr	r1, [r4, #16]
 8002496:	464a      	mov	r2, r9
 8002498:	f000 fabe 	bl	8002a18 <memcpy>
 800249c:	89a3      	ldrh	r3, [r4, #12]
 800249e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80024a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024a6:	81a3      	strh	r3, [r4, #12]
 80024a8:	6126      	str	r6, [r4, #16]
 80024aa:	6165      	str	r5, [r4, #20]
 80024ac:	444e      	add	r6, r9
 80024ae:	eba5 0509 	sub.w	r5, r5, r9
 80024b2:	6026      	str	r6, [r4, #0]
 80024b4:	60a5      	str	r5, [r4, #8]
 80024b6:	463e      	mov	r6, r7
 80024b8:	42be      	cmp	r6, r7
 80024ba:	d900      	bls.n	80024be <__ssputs_r+0x86>
 80024bc:	463e      	mov	r6, r7
 80024be:	6820      	ldr	r0, [r4, #0]
 80024c0:	4632      	mov	r2, r6
 80024c2:	4641      	mov	r1, r8
 80024c4:	f000 fab6 	bl	8002a34 <memmove>
 80024c8:	68a3      	ldr	r3, [r4, #8]
 80024ca:	1b9b      	subs	r3, r3, r6
 80024cc:	60a3      	str	r3, [r4, #8]
 80024ce:	6823      	ldr	r3, [r4, #0]
 80024d0:	4433      	add	r3, r6
 80024d2:	6023      	str	r3, [r4, #0]
 80024d4:	2000      	movs	r0, #0
 80024d6:	e7db      	b.n	8002490 <__ssputs_r+0x58>
 80024d8:	462a      	mov	r2, r5
 80024da:	f000 fba5 	bl	8002c28 <_realloc_r>
 80024de:	4606      	mov	r6, r0
 80024e0:	2800      	cmp	r0, #0
 80024e2:	d1e1      	bne.n	80024a8 <__ssputs_r+0x70>
 80024e4:	6921      	ldr	r1, [r4, #16]
 80024e6:	4650      	mov	r0, sl
 80024e8:	f000 fabe 	bl	8002a68 <_free_r>
 80024ec:	e7c7      	b.n	800247e <__ssputs_r+0x46>
	...

080024f0 <_svfiprintf_r>:
 80024f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80024f4:	4698      	mov	r8, r3
 80024f6:	898b      	ldrh	r3, [r1, #12]
 80024f8:	061b      	lsls	r3, r3, #24
 80024fa:	b09d      	sub	sp, #116	; 0x74
 80024fc:	4607      	mov	r7, r0
 80024fe:	460d      	mov	r5, r1
 8002500:	4614      	mov	r4, r2
 8002502:	d50e      	bpl.n	8002522 <_svfiprintf_r+0x32>
 8002504:	690b      	ldr	r3, [r1, #16]
 8002506:	b963      	cbnz	r3, 8002522 <_svfiprintf_r+0x32>
 8002508:	2140      	movs	r1, #64	; 0x40
 800250a:	f000 fb19 	bl	8002b40 <_malloc_r>
 800250e:	6028      	str	r0, [r5, #0]
 8002510:	6128      	str	r0, [r5, #16]
 8002512:	b920      	cbnz	r0, 800251e <_svfiprintf_r+0x2e>
 8002514:	230c      	movs	r3, #12
 8002516:	603b      	str	r3, [r7, #0]
 8002518:	f04f 30ff 	mov.w	r0, #4294967295
 800251c:	e0d1      	b.n	80026c2 <_svfiprintf_r+0x1d2>
 800251e:	2340      	movs	r3, #64	; 0x40
 8002520:	616b      	str	r3, [r5, #20]
 8002522:	2300      	movs	r3, #0
 8002524:	9309      	str	r3, [sp, #36]	; 0x24
 8002526:	2320      	movs	r3, #32
 8002528:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800252c:	f8cd 800c 	str.w	r8, [sp, #12]
 8002530:	2330      	movs	r3, #48	; 0x30
 8002532:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80026dc <_svfiprintf_r+0x1ec>
 8002536:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800253a:	f04f 0901 	mov.w	r9, #1
 800253e:	4623      	mov	r3, r4
 8002540:	469a      	mov	sl, r3
 8002542:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002546:	b10a      	cbz	r2, 800254c <_svfiprintf_r+0x5c>
 8002548:	2a25      	cmp	r2, #37	; 0x25
 800254a:	d1f9      	bne.n	8002540 <_svfiprintf_r+0x50>
 800254c:	ebba 0b04 	subs.w	fp, sl, r4
 8002550:	d00b      	beq.n	800256a <_svfiprintf_r+0x7a>
 8002552:	465b      	mov	r3, fp
 8002554:	4622      	mov	r2, r4
 8002556:	4629      	mov	r1, r5
 8002558:	4638      	mov	r0, r7
 800255a:	f7ff ff6d 	bl	8002438 <__ssputs_r>
 800255e:	3001      	adds	r0, #1
 8002560:	f000 80aa 	beq.w	80026b8 <_svfiprintf_r+0x1c8>
 8002564:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002566:	445a      	add	r2, fp
 8002568:	9209      	str	r2, [sp, #36]	; 0x24
 800256a:	f89a 3000 	ldrb.w	r3, [sl]
 800256e:	2b00      	cmp	r3, #0
 8002570:	f000 80a2 	beq.w	80026b8 <_svfiprintf_r+0x1c8>
 8002574:	2300      	movs	r3, #0
 8002576:	f04f 32ff 	mov.w	r2, #4294967295
 800257a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800257e:	f10a 0a01 	add.w	sl, sl, #1
 8002582:	9304      	str	r3, [sp, #16]
 8002584:	9307      	str	r3, [sp, #28]
 8002586:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800258a:	931a      	str	r3, [sp, #104]	; 0x68
 800258c:	4654      	mov	r4, sl
 800258e:	2205      	movs	r2, #5
 8002590:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002594:	4851      	ldr	r0, [pc, #324]	; (80026dc <_svfiprintf_r+0x1ec>)
 8002596:	f7fd fe43 	bl	8000220 <memchr>
 800259a:	9a04      	ldr	r2, [sp, #16]
 800259c:	b9d8      	cbnz	r0, 80025d6 <_svfiprintf_r+0xe6>
 800259e:	06d0      	lsls	r0, r2, #27
 80025a0:	bf44      	itt	mi
 80025a2:	2320      	movmi	r3, #32
 80025a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025a8:	0711      	lsls	r1, r2, #28
 80025aa:	bf44      	itt	mi
 80025ac:	232b      	movmi	r3, #43	; 0x2b
 80025ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025b2:	f89a 3000 	ldrb.w	r3, [sl]
 80025b6:	2b2a      	cmp	r3, #42	; 0x2a
 80025b8:	d015      	beq.n	80025e6 <_svfiprintf_r+0xf6>
 80025ba:	9a07      	ldr	r2, [sp, #28]
 80025bc:	4654      	mov	r4, sl
 80025be:	2000      	movs	r0, #0
 80025c0:	f04f 0c0a 	mov.w	ip, #10
 80025c4:	4621      	mov	r1, r4
 80025c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80025ca:	3b30      	subs	r3, #48	; 0x30
 80025cc:	2b09      	cmp	r3, #9
 80025ce:	d94e      	bls.n	800266e <_svfiprintf_r+0x17e>
 80025d0:	b1b0      	cbz	r0, 8002600 <_svfiprintf_r+0x110>
 80025d2:	9207      	str	r2, [sp, #28]
 80025d4:	e014      	b.n	8002600 <_svfiprintf_r+0x110>
 80025d6:	eba0 0308 	sub.w	r3, r0, r8
 80025da:	fa09 f303 	lsl.w	r3, r9, r3
 80025de:	4313      	orrs	r3, r2
 80025e0:	9304      	str	r3, [sp, #16]
 80025e2:	46a2      	mov	sl, r4
 80025e4:	e7d2      	b.n	800258c <_svfiprintf_r+0x9c>
 80025e6:	9b03      	ldr	r3, [sp, #12]
 80025e8:	1d19      	adds	r1, r3, #4
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	9103      	str	r1, [sp, #12]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	bfbb      	ittet	lt
 80025f2:	425b      	neglt	r3, r3
 80025f4:	f042 0202 	orrlt.w	r2, r2, #2
 80025f8:	9307      	strge	r3, [sp, #28]
 80025fa:	9307      	strlt	r3, [sp, #28]
 80025fc:	bfb8      	it	lt
 80025fe:	9204      	strlt	r2, [sp, #16]
 8002600:	7823      	ldrb	r3, [r4, #0]
 8002602:	2b2e      	cmp	r3, #46	; 0x2e
 8002604:	d10c      	bne.n	8002620 <_svfiprintf_r+0x130>
 8002606:	7863      	ldrb	r3, [r4, #1]
 8002608:	2b2a      	cmp	r3, #42	; 0x2a
 800260a:	d135      	bne.n	8002678 <_svfiprintf_r+0x188>
 800260c:	9b03      	ldr	r3, [sp, #12]
 800260e:	1d1a      	adds	r2, r3, #4
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	9203      	str	r2, [sp, #12]
 8002614:	2b00      	cmp	r3, #0
 8002616:	bfb8      	it	lt
 8002618:	f04f 33ff 	movlt.w	r3, #4294967295
 800261c:	3402      	adds	r4, #2
 800261e:	9305      	str	r3, [sp, #20]
 8002620:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80026ec <_svfiprintf_r+0x1fc>
 8002624:	7821      	ldrb	r1, [r4, #0]
 8002626:	2203      	movs	r2, #3
 8002628:	4650      	mov	r0, sl
 800262a:	f7fd fdf9 	bl	8000220 <memchr>
 800262e:	b140      	cbz	r0, 8002642 <_svfiprintf_r+0x152>
 8002630:	2340      	movs	r3, #64	; 0x40
 8002632:	eba0 000a 	sub.w	r0, r0, sl
 8002636:	fa03 f000 	lsl.w	r0, r3, r0
 800263a:	9b04      	ldr	r3, [sp, #16]
 800263c:	4303      	orrs	r3, r0
 800263e:	3401      	adds	r4, #1
 8002640:	9304      	str	r3, [sp, #16]
 8002642:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002646:	4826      	ldr	r0, [pc, #152]	; (80026e0 <_svfiprintf_r+0x1f0>)
 8002648:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800264c:	2206      	movs	r2, #6
 800264e:	f7fd fde7 	bl	8000220 <memchr>
 8002652:	2800      	cmp	r0, #0
 8002654:	d038      	beq.n	80026c8 <_svfiprintf_r+0x1d8>
 8002656:	4b23      	ldr	r3, [pc, #140]	; (80026e4 <_svfiprintf_r+0x1f4>)
 8002658:	bb1b      	cbnz	r3, 80026a2 <_svfiprintf_r+0x1b2>
 800265a:	9b03      	ldr	r3, [sp, #12]
 800265c:	3307      	adds	r3, #7
 800265e:	f023 0307 	bic.w	r3, r3, #7
 8002662:	3308      	adds	r3, #8
 8002664:	9303      	str	r3, [sp, #12]
 8002666:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002668:	4433      	add	r3, r6
 800266a:	9309      	str	r3, [sp, #36]	; 0x24
 800266c:	e767      	b.n	800253e <_svfiprintf_r+0x4e>
 800266e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002672:	460c      	mov	r4, r1
 8002674:	2001      	movs	r0, #1
 8002676:	e7a5      	b.n	80025c4 <_svfiprintf_r+0xd4>
 8002678:	2300      	movs	r3, #0
 800267a:	3401      	adds	r4, #1
 800267c:	9305      	str	r3, [sp, #20]
 800267e:	4619      	mov	r1, r3
 8002680:	f04f 0c0a 	mov.w	ip, #10
 8002684:	4620      	mov	r0, r4
 8002686:	f810 2b01 	ldrb.w	r2, [r0], #1
 800268a:	3a30      	subs	r2, #48	; 0x30
 800268c:	2a09      	cmp	r2, #9
 800268e:	d903      	bls.n	8002698 <_svfiprintf_r+0x1a8>
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0c5      	beq.n	8002620 <_svfiprintf_r+0x130>
 8002694:	9105      	str	r1, [sp, #20]
 8002696:	e7c3      	b.n	8002620 <_svfiprintf_r+0x130>
 8002698:	fb0c 2101 	mla	r1, ip, r1, r2
 800269c:	4604      	mov	r4, r0
 800269e:	2301      	movs	r3, #1
 80026a0:	e7f0      	b.n	8002684 <_svfiprintf_r+0x194>
 80026a2:	ab03      	add	r3, sp, #12
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	462a      	mov	r2, r5
 80026a8:	4b0f      	ldr	r3, [pc, #60]	; (80026e8 <_svfiprintf_r+0x1f8>)
 80026aa:	a904      	add	r1, sp, #16
 80026ac:	4638      	mov	r0, r7
 80026ae:	f3af 8000 	nop.w
 80026b2:	1c42      	adds	r2, r0, #1
 80026b4:	4606      	mov	r6, r0
 80026b6:	d1d6      	bne.n	8002666 <_svfiprintf_r+0x176>
 80026b8:	89ab      	ldrh	r3, [r5, #12]
 80026ba:	065b      	lsls	r3, r3, #25
 80026bc:	f53f af2c 	bmi.w	8002518 <_svfiprintf_r+0x28>
 80026c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80026c2:	b01d      	add	sp, #116	; 0x74
 80026c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026c8:	ab03      	add	r3, sp, #12
 80026ca:	9300      	str	r3, [sp, #0]
 80026cc:	462a      	mov	r2, r5
 80026ce:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <_svfiprintf_r+0x1f8>)
 80026d0:	a904      	add	r1, sp, #16
 80026d2:	4638      	mov	r0, r7
 80026d4:	f000 f87a 	bl	80027cc <_printf_i>
 80026d8:	e7eb      	b.n	80026b2 <_svfiprintf_r+0x1c2>
 80026da:	bf00      	nop
 80026dc:	08002d48 	.word	0x08002d48
 80026e0:	08002d52 	.word	0x08002d52
 80026e4:	00000000 	.word	0x00000000
 80026e8:	08002439 	.word	0x08002439
 80026ec:	08002d4e 	.word	0x08002d4e

080026f0 <_printf_common>:
 80026f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026f4:	4616      	mov	r6, r2
 80026f6:	4699      	mov	r9, r3
 80026f8:	688a      	ldr	r2, [r1, #8]
 80026fa:	690b      	ldr	r3, [r1, #16]
 80026fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002700:	4293      	cmp	r3, r2
 8002702:	bfb8      	it	lt
 8002704:	4613      	movlt	r3, r2
 8002706:	6033      	str	r3, [r6, #0]
 8002708:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800270c:	4607      	mov	r7, r0
 800270e:	460c      	mov	r4, r1
 8002710:	b10a      	cbz	r2, 8002716 <_printf_common+0x26>
 8002712:	3301      	adds	r3, #1
 8002714:	6033      	str	r3, [r6, #0]
 8002716:	6823      	ldr	r3, [r4, #0]
 8002718:	0699      	lsls	r1, r3, #26
 800271a:	bf42      	ittt	mi
 800271c:	6833      	ldrmi	r3, [r6, #0]
 800271e:	3302      	addmi	r3, #2
 8002720:	6033      	strmi	r3, [r6, #0]
 8002722:	6825      	ldr	r5, [r4, #0]
 8002724:	f015 0506 	ands.w	r5, r5, #6
 8002728:	d106      	bne.n	8002738 <_printf_common+0x48>
 800272a:	f104 0a19 	add.w	sl, r4, #25
 800272e:	68e3      	ldr	r3, [r4, #12]
 8002730:	6832      	ldr	r2, [r6, #0]
 8002732:	1a9b      	subs	r3, r3, r2
 8002734:	42ab      	cmp	r3, r5
 8002736:	dc26      	bgt.n	8002786 <_printf_common+0x96>
 8002738:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800273c:	1e13      	subs	r3, r2, #0
 800273e:	6822      	ldr	r2, [r4, #0]
 8002740:	bf18      	it	ne
 8002742:	2301      	movne	r3, #1
 8002744:	0692      	lsls	r2, r2, #26
 8002746:	d42b      	bmi.n	80027a0 <_printf_common+0xb0>
 8002748:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800274c:	4649      	mov	r1, r9
 800274e:	4638      	mov	r0, r7
 8002750:	47c0      	blx	r8
 8002752:	3001      	adds	r0, #1
 8002754:	d01e      	beq.n	8002794 <_printf_common+0xa4>
 8002756:	6823      	ldr	r3, [r4, #0]
 8002758:	68e5      	ldr	r5, [r4, #12]
 800275a:	6832      	ldr	r2, [r6, #0]
 800275c:	f003 0306 	and.w	r3, r3, #6
 8002760:	2b04      	cmp	r3, #4
 8002762:	bf08      	it	eq
 8002764:	1aad      	subeq	r5, r5, r2
 8002766:	68a3      	ldr	r3, [r4, #8]
 8002768:	6922      	ldr	r2, [r4, #16]
 800276a:	bf0c      	ite	eq
 800276c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002770:	2500      	movne	r5, #0
 8002772:	4293      	cmp	r3, r2
 8002774:	bfc4      	itt	gt
 8002776:	1a9b      	subgt	r3, r3, r2
 8002778:	18ed      	addgt	r5, r5, r3
 800277a:	2600      	movs	r6, #0
 800277c:	341a      	adds	r4, #26
 800277e:	42b5      	cmp	r5, r6
 8002780:	d11a      	bne.n	80027b8 <_printf_common+0xc8>
 8002782:	2000      	movs	r0, #0
 8002784:	e008      	b.n	8002798 <_printf_common+0xa8>
 8002786:	2301      	movs	r3, #1
 8002788:	4652      	mov	r2, sl
 800278a:	4649      	mov	r1, r9
 800278c:	4638      	mov	r0, r7
 800278e:	47c0      	blx	r8
 8002790:	3001      	adds	r0, #1
 8002792:	d103      	bne.n	800279c <_printf_common+0xac>
 8002794:	f04f 30ff 	mov.w	r0, #4294967295
 8002798:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800279c:	3501      	adds	r5, #1
 800279e:	e7c6      	b.n	800272e <_printf_common+0x3e>
 80027a0:	18e1      	adds	r1, r4, r3
 80027a2:	1c5a      	adds	r2, r3, #1
 80027a4:	2030      	movs	r0, #48	; 0x30
 80027a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80027aa:	4422      	add	r2, r4
 80027ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80027b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80027b4:	3302      	adds	r3, #2
 80027b6:	e7c7      	b.n	8002748 <_printf_common+0x58>
 80027b8:	2301      	movs	r3, #1
 80027ba:	4622      	mov	r2, r4
 80027bc:	4649      	mov	r1, r9
 80027be:	4638      	mov	r0, r7
 80027c0:	47c0      	blx	r8
 80027c2:	3001      	adds	r0, #1
 80027c4:	d0e6      	beq.n	8002794 <_printf_common+0xa4>
 80027c6:	3601      	adds	r6, #1
 80027c8:	e7d9      	b.n	800277e <_printf_common+0x8e>
	...

080027cc <_printf_i>:
 80027cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80027d0:	7e0f      	ldrb	r7, [r1, #24]
 80027d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80027d4:	2f78      	cmp	r7, #120	; 0x78
 80027d6:	4691      	mov	r9, r2
 80027d8:	4680      	mov	r8, r0
 80027da:	460c      	mov	r4, r1
 80027dc:	469a      	mov	sl, r3
 80027de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80027e2:	d807      	bhi.n	80027f4 <_printf_i+0x28>
 80027e4:	2f62      	cmp	r7, #98	; 0x62
 80027e6:	d80a      	bhi.n	80027fe <_printf_i+0x32>
 80027e8:	2f00      	cmp	r7, #0
 80027ea:	f000 80d8 	beq.w	800299e <_printf_i+0x1d2>
 80027ee:	2f58      	cmp	r7, #88	; 0x58
 80027f0:	f000 80a3 	beq.w	800293a <_printf_i+0x16e>
 80027f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80027f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80027fc:	e03a      	b.n	8002874 <_printf_i+0xa8>
 80027fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002802:	2b15      	cmp	r3, #21
 8002804:	d8f6      	bhi.n	80027f4 <_printf_i+0x28>
 8002806:	a101      	add	r1, pc, #4	; (adr r1, 800280c <_printf_i+0x40>)
 8002808:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800280c:	08002865 	.word	0x08002865
 8002810:	08002879 	.word	0x08002879
 8002814:	080027f5 	.word	0x080027f5
 8002818:	080027f5 	.word	0x080027f5
 800281c:	080027f5 	.word	0x080027f5
 8002820:	080027f5 	.word	0x080027f5
 8002824:	08002879 	.word	0x08002879
 8002828:	080027f5 	.word	0x080027f5
 800282c:	080027f5 	.word	0x080027f5
 8002830:	080027f5 	.word	0x080027f5
 8002834:	080027f5 	.word	0x080027f5
 8002838:	08002985 	.word	0x08002985
 800283c:	080028a9 	.word	0x080028a9
 8002840:	08002967 	.word	0x08002967
 8002844:	080027f5 	.word	0x080027f5
 8002848:	080027f5 	.word	0x080027f5
 800284c:	080029a7 	.word	0x080029a7
 8002850:	080027f5 	.word	0x080027f5
 8002854:	080028a9 	.word	0x080028a9
 8002858:	080027f5 	.word	0x080027f5
 800285c:	080027f5 	.word	0x080027f5
 8002860:	0800296f 	.word	0x0800296f
 8002864:	682b      	ldr	r3, [r5, #0]
 8002866:	1d1a      	adds	r2, r3, #4
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	602a      	str	r2, [r5, #0]
 800286c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002870:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002874:	2301      	movs	r3, #1
 8002876:	e0a3      	b.n	80029c0 <_printf_i+0x1f4>
 8002878:	6820      	ldr	r0, [r4, #0]
 800287a:	6829      	ldr	r1, [r5, #0]
 800287c:	0606      	lsls	r6, r0, #24
 800287e:	f101 0304 	add.w	r3, r1, #4
 8002882:	d50a      	bpl.n	800289a <_printf_i+0xce>
 8002884:	680e      	ldr	r6, [r1, #0]
 8002886:	602b      	str	r3, [r5, #0]
 8002888:	2e00      	cmp	r6, #0
 800288a:	da03      	bge.n	8002894 <_printf_i+0xc8>
 800288c:	232d      	movs	r3, #45	; 0x2d
 800288e:	4276      	negs	r6, r6
 8002890:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002894:	485e      	ldr	r0, [pc, #376]	; (8002a10 <_printf_i+0x244>)
 8002896:	230a      	movs	r3, #10
 8002898:	e019      	b.n	80028ce <_printf_i+0x102>
 800289a:	680e      	ldr	r6, [r1, #0]
 800289c:	602b      	str	r3, [r5, #0]
 800289e:	f010 0f40 	tst.w	r0, #64	; 0x40
 80028a2:	bf18      	it	ne
 80028a4:	b236      	sxthne	r6, r6
 80028a6:	e7ef      	b.n	8002888 <_printf_i+0xbc>
 80028a8:	682b      	ldr	r3, [r5, #0]
 80028aa:	6820      	ldr	r0, [r4, #0]
 80028ac:	1d19      	adds	r1, r3, #4
 80028ae:	6029      	str	r1, [r5, #0]
 80028b0:	0601      	lsls	r1, r0, #24
 80028b2:	d501      	bpl.n	80028b8 <_printf_i+0xec>
 80028b4:	681e      	ldr	r6, [r3, #0]
 80028b6:	e002      	b.n	80028be <_printf_i+0xf2>
 80028b8:	0646      	lsls	r6, r0, #25
 80028ba:	d5fb      	bpl.n	80028b4 <_printf_i+0xe8>
 80028bc:	881e      	ldrh	r6, [r3, #0]
 80028be:	4854      	ldr	r0, [pc, #336]	; (8002a10 <_printf_i+0x244>)
 80028c0:	2f6f      	cmp	r7, #111	; 0x6f
 80028c2:	bf0c      	ite	eq
 80028c4:	2308      	moveq	r3, #8
 80028c6:	230a      	movne	r3, #10
 80028c8:	2100      	movs	r1, #0
 80028ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80028ce:	6865      	ldr	r5, [r4, #4]
 80028d0:	60a5      	str	r5, [r4, #8]
 80028d2:	2d00      	cmp	r5, #0
 80028d4:	bfa2      	ittt	ge
 80028d6:	6821      	ldrge	r1, [r4, #0]
 80028d8:	f021 0104 	bicge.w	r1, r1, #4
 80028dc:	6021      	strge	r1, [r4, #0]
 80028de:	b90e      	cbnz	r6, 80028e4 <_printf_i+0x118>
 80028e0:	2d00      	cmp	r5, #0
 80028e2:	d04d      	beq.n	8002980 <_printf_i+0x1b4>
 80028e4:	4615      	mov	r5, r2
 80028e6:	fbb6 f1f3 	udiv	r1, r6, r3
 80028ea:	fb03 6711 	mls	r7, r3, r1, r6
 80028ee:	5dc7      	ldrb	r7, [r0, r7]
 80028f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80028f4:	4637      	mov	r7, r6
 80028f6:	42bb      	cmp	r3, r7
 80028f8:	460e      	mov	r6, r1
 80028fa:	d9f4      	bls.n	80028e6 <_printf_i+0x11a>
 80028fc:	2b08      	cmp	r3, #8
 80028fe:	d10b      	bne.n	8002918 <_printf_i+0x14c>
 8002900:	6823      	ldr	r3, [r4, #0]
 8002902:	07de      	lsls	r6, r3, #31
 8002904:	d508      	bpl.n	8002918 <_printf_i+0x14c>
 8002906:	6923      	ldr	r3, [r4, #16]
 8002908:	6861      	ldr	r1, [r4, #4]
 800290a:	4299      	cmp	r1, r3
 800290c:	bfde      	ittt	le
 800290e:	2330      	movle	r3, #48	; 0x30
 8002910:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002914:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002918:	1b52      	subs	r2, r2, r5
 800291a:	6122      	str	r2, [r4, #16]
 800291c:	f8cd a000 	str.w	sl, [sp]
 8002920:	464b      	mov	r3, r9
 8002922:	aa03      	add	r2, sp, #12
 8002924:	4621      	mov	r1, r4
 8002926:	4640      	mov	r0, r8
 8002928:	f7ff fee2 	bl	80026f0 <_printf_common>
 800292c:	3001      	adds	r0, #1
 800292e:	d14c      	bne.n	80029ca <_printf_i+0x1fe>
 8002930:	f04f 30ff 	mov.w	r0, #4294967295
 8002934:	b004      	add	sp, #16
 8002936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800293a:	4835      	ldr	r0, [pc, #212]	; (8002a10 <_printf_i+0x244>)
 800293c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002940:	6829      	ldr	r1, [r5, #0]
 8002942:	6823      	ldr	r3, [r4, #0]
 8002944:	f851 6b04 	ldr.w	r6, [r1], #4
 8002948:	6029      	str	r1, [r5, #0]
 800294a:	061d      	lsls	r5, r3, #24
 800294c:	d514      	bpl.n	8002978 <_printf_i+0x1ac>
 800294e:	07df      	lsls	r7, r3, #31
 8002950:	bf44      	itt	mi
 8002952:	f043 0320 	orrmi.w	r3, r3, #32
 8002956:	6023      	strmi	r3, [r4, #0]
 8002958:	b91e      	cbnz	r6, 8002962 <_printf_i+0x196>
 800295a:	6823      	ldr	r3, [r4, #0]
 800295c:	f023 0320 	bic.w	r3, r3, #32
 8002960:	6023      	str	r3, [r4, #0]
 8002962:	2310      	movs	r3, #16
 8002964:	e7b0      	b.n	80028c8 <_printf_i+0xfc>
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	f043 0320 	orr.w	r3, r3, #32
 800296c:	6023      	str	r3, [r4, #0]
 800296e:	2378      	movs	r3, #120	; 0x78
 8002970:	4828      	ldr	r0, [pc, #160]	; (8002a14 <_printf_i+0x248>)
 8002972:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002976:	e7e3      	b.n	8002940 <_printf_i+0x174>
 8002978:	0659      	lsls	r1, r3, #25
 800297a:	bf48      	it	mi
 800297c:	b2b6      	uxthmi	r6, r6
 800297e:	e7e6      	b.n	800294e <_printf_i+0x182>
 8002980:	4615      	mov	r5, r2
 8002982:	e7bb      	b.n	80028fc <_printf_i+0x130>
 8002984:	682b      	ldr	r3, [r5, #0]
 8002986:	6826      	ldr	r6, [r4, #0]
 8002988:	6961      	ldr	r1, [r4, #20]
 800298a:	1d18      	adds	r0, r3, #4
 800298c:	6028      	str	r0, [r5, #0]
 800298e:	0635      	lsls	r5, r6, #24
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	d501      	bpl.n	8002998 <_printf_i+0x1cc>
 8002994:	6019      	str	r1, [r3, #0]
 8002996:	e002      	b.n	800299e <_printf_i+0x1d2>
 8002998:	0670      	lsls	r0, r6, #25
 800299a:	d5fb      	bpl.n	8002994 <_printf_i+0x1c8>
 800299c:	8019      	strh	r1, [r3, #0]
 800299e:	2300      	movs	r3, #0
 80029a0:	6123      	str	r3, [r4, #16]
 80029a2:	4615      	mov	r5, r2
 80029a4:	e7ba      	b.n	800291c <_printf_i+0x150>
 80029a6:	682b      	ldr	r3, [r5, #0]
 80029a8:	1d1a      	adds	r2, r3, #4
 80029aa:	602a      	str	r2, [r5, #0]
 80029ac:	681d      	ldr	r5, [r3, #0]
 80029ae:	6862      	ldr	r2, [r4, #4]
 80029b0:	2100      	movs	r1, #0
 80029b2:	4628      	mov	r0, r5
 80029b4:	f7fd fc34 	bl	8000220 <memchr>
 80029b8:	b108      	cbz	r0, 80029be <_printf_i+0x1f2>
 80029ba:	1b40      	subs	r0, r0, r5
 80029bc:	6060      	str	r0, [r4, #4]
 80029be:	6863      	ldr	r3, [r4, #4]
 80029c0:	6123      	str	r3, [r4, #16]
 80029c2:	2300      	movs	r3, #0
 80029c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80029c8:	e7a8      	b.n	800291c <_printf_i+0x150>
 80029ca:	6923      	ldr	r3, [r4, #16]
 80029cc:	462a      	mov	r2, r5
 80029ce:	4649      	mov	r1, r9
 80029d0:	4640      	mov	r0, r8
 80029d2:	47d0      	blx	sl
 80029d4:	3001      	adds	r0, #1
 80029d6:	d0ab      	beq.n	8002930 <_printf_i+0x164>
 80029d8:	6823      	ldr	r3, [r4, #0]
 80029da:	079b      	lsls	r3, r3, #30
 80029dc:	d413      	bmi.n	8002a06 <_printf_i+0x23a>
 80029de:	68e0      	ldr	r0, [r4, #12]
 80029e0:	9b03      	ldr	r3, [sp, #12]
 80029e2:	4298      	cmp	r0, r3
 80029e4:	bfb8      	it	lt
 80029e6:	4618      	movlt	r0, r3
 80029e8:	e7a4      	b.n	8002934 <_printf_i+0x168>
 80029ea:	2301      	movs	r3, #1
 80029ec:	4632      	mov	r2, r6
 80029ee:	4649      	mov	r1, r9
 80029f0:	4640      	mov	r0, r8
 80029f2:	47d0      	blx	sl
 80029f4:	3001      	adds	r0, #1
 80029f6:	d09b      	beq.n	8002930 <_printf_i+0x164>
 80029f8:	3501      	adds	r5, #1
 80029fa:	68e3      	ldr	r3, [r4, #12]
 80029fc:	9903      	ldr	r1, [sp, #12]
 80029fe:	1a5b      	subs	r3, r3, r1
 8002a00:	42ab      	cmp	r3, r5
 8002a02:	dcf2      	bgt.n	80029ea <_printf_i+0x21e>
 8002a04:	e7eb      	b.n	80029de <_printf_i+0x212>
 8002a06:	2500      	movs	r5, #0
 8002a08:	f104 0619 	add.w	r6, r4, #25
 8002a0c:	e7f5      	b.n	80029fa <_printf_i+0x22e>
 8002a0e:	bf00      	nop
 8002a10:	08002d59 	.word	0x08002d59
 8002a14:	08002d6a 	.word	0x08002d6a

08002a18 <memcpy>:
 8002a18:	440a      	add	r2, r1
 8002a1a:	4291      	cmp	r1, r2
 8002a1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a20:	d100      	bne.n	8002a24 <memcpy+0xc>
 8002a22:	4770      	bx	lr
 8002a24:	b510      	push	{r4, lr}
 8002a26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a2e:	4291      	cmp	r1, r2
 8002a30:	d1f9      	bne.n	8002a26 <memcpy+0xe>
 8002a32:	bd10      	pop	{r4, pc}

08002a34 <memmove>:
 8002a34:	4288      	cmp	r0, r1
 8002a36:	b510      	push	{r4, lr}
 8002a38:	eb01 0402 	add.w	r4, r1, r2
 8002a3c:	d902      	bls.n	8002a44 <memmove+0x10>
 8002a3e:	4284      	cmp	r4, r0
 8002a40:	4623      	mov	r3, r4
 8002a42:	d807      	bhi.n	8002a54 <memmove+0x20>
 8002a44:	1e43      	subs	r3, r0, #1
 8002a46:	42a1      	cmp	r1, r4
 8002a48:	d008      	beq.n	8002a5c <memmove+0x28>
 8002a4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002a4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002a52:	e7f8      	b.n	8002a46 <memmove+0x12>
 8002a54:	4402      	add	r2, r0
 8002a56:	4601      	mov	r1, r0
 8002a58:	428a      	cmp	r2, r1
 8002a5a:	d100      	bne.n	8002a5e <memmove+0x2a>
 8002a5c:	bd10      	pop	{r4, pc}
 8002a5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002a62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002a66:	e7f7      	b.n	8002a58 <memmove+0x24>

08002a68 <_free_r>:
 8002a68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002a6a:	2900      	cmp	r1, #0
 8002a6c:	d044      	beq.n	8002af8 <_free_r+0x90>
 8002a6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a72:	9001      	str	r0, [sp, #4]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	f1a1 0404 	sub.w	r4, r1, #4
 8002a7a:	bfb8      	it	lt
 8002a7c:	18e4      	addlt	r4, r4, r3
 8002a7e:	f000 f913 	bl	8002ca8 <__malloc_lock>
 8002a82:	4a1e      	ldr	r2, [pc, #120]	; (8002afc <_free_r+0x94>)
 8002a84:	9801      	ldr	r0, [sp, #4]
 8002a86:	6813      	ldr	r3, [r2, #0]
 8002a88:	b933      	cbnz	r3, 8002a98 <_free_r+0x30>
 8002a8a:	6063      	str	r3, [r4, #4]
 8002a8c:	6014      	str	r4, [r2, #0]
 8002a8e:	b003      	add	sp, #12
 8002a90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002a94:	f000 b90e 	b.w	8002cb4 <__malloc_unlock>
 8002a98:	42a3      	cmp	r3, r4
 8002a9a:	d908      	bls.n	8002aae <_free_r+0x46>
 8002a9c:	6825      	ldr	r5, [r4, #0]
 8002a9e:	1961      	adds	r1, r4, r5
 8002aa0:	428b      	cmp	r3, r1
 8002aa2:	bf01      	itttt	eq
 8002aa4:	6819      	ldreq	r1, [r3, #0]
 8002aa6:	685b      	ldreq	r3, [r3, #4]
 8002aa8:	1949      	addeq	r1, r1, r5
 8002aaa:	6021      	streq	r1, [r4, #0]
 8002aac:	e7ed      	b.n	8002a8a <_free_r+0x22>
 8002aae:	461a      	mov	r2, r3
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	b10b      	cbz	r3, 8002ab8 <_free_r+0x50>
 8002ab4:	42a3      	cmp	r3, r4
 8002ab6:	d9fa      	bls.n	8002aae <_free_r+0x46>
 8002ab8:	6811      	ldr	r1, [r2, #0]
 8002aba:	1855      	adds	r5, r2, r1
 8002abc:	42a5      	cmp	r5, r4
 8002abe:	d10b      	bne.n	8002ad8 <_free_r+0x70>
 8002ac0:	6824      	ldr	r4, [r4, #0]
 8002ac2:	4421      	add	r1, r4
 8002ac4:	1854      	adds	r4, r2, r1
 8002ac6:	42a3      	cmp	r3, r4
 8002ac8:	6011      	str	r1, [r2, #0]
 8002aca:	d1e0      	bne.n	8002a8e <_free_r+0x26>
 8002acc:	681c      	ldr	r4, [r3, #0]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	6053      	str	r3, [r2, #4]
 8002ad2:	4421      	add	r1, r4
 8002ad4:	6011      	str	r1, [r2, #0]
 8002ad6:	e7da      	b.n	8002a8e <_free_r+0x26>
 8002ad8:	d902      	bls.n	8002ae0 <_free_r+0x78>
 8002ada:	230c      	movs	r3, #12
 8002adc:	6003      	str	r3, [r0, #0]
 8002ade:	e7d6      	b.n	8002a8e <_free_r+0x26>
 8002ae0:	6825      	ldr	r5, [r4, #0]
 8002ae2:	1961      	adds	r1, r4, r5
 8002ae4:	428b      	cmp	r3, r1
 8002ae6:	bf04      	itt	eq
 8002ae8:	6819      	ldreq	r1, [r3, #0]
 8002aea:	685b      	ldreq	r3, [r3, #4]
 8002aec:	6063      	str	r3, [r4, #4]
 8002aee:	bf04      	itt	eq
 8002af0:	1949      	addeq	r1, r1, r5
 8002af2:	6021      	streq	r1, [r4, #0]
 8002af4:	6054      	str	r4, [r2, #4]
 8002af6:	e7ca      	b.n	8002a8e <_free_r+0x26>
 8002af8:	b003      	add	sp, #12
 8002afa:	bd30      	pop	{r4, r5, pc}
 8002afc:	20000134 	.word	0x20000134

08002b00 <sbrk_aligned>:
 8002b00:	b570      	push	{r4, r5, r6, lr}
 8002b02:	4e0e      	ldr	r6, [pc, #56]	; (8002b3c <sbrk_aligned+0x3c>)
 8002b04:	460c      	mov	r4, r1
 8002b06:	6831      	ldr	r1, [r6, #0]
 8002b08:	4605      	mov	r5, r0
 8002b0a:	b911      	cbnz	r1, 8002b12 <sbrk_aligned+0x12>
 8002b0c:	f000 f8bc 	bl	8002c88 <_sbrk_r>
 8002b10:	6030      	str	r0, [r6, #0]
 8002b12:	4621      	mov	r1, r4
 8002b14:	4628      	mov	r0, r5
 8002b16:	f000 f8b7 	bl	8002c88 <_sbrk_r>
 8002b1a:	1c43      	adds	r3, r0, #1
 8002b1c:	d00a      	beq.n	8002b34 <sbrk_aligned+0x34>
 8002b1e:	1cc4      	adds	r4, r0, #3
 8002b20:	f024 0403 	bic.w	r4, r4, #3
 8002b24:	42a0      	cmp	r0, r4
 8002b26:	d007      	beq.n	8002b38 <sbrk_aligned+0x38>
 8002b28:	1a21      	subs	r1, r4, r0
 8002b2a:	4628      	mov	r0, r5
 8002b2c:	f000 f8ac 	bl	8002c88 <_sbrk_r>
 8002b30:	3001      	adds	r0, #1
 8002b32:	d101      	bne.n	8002b38 <sbrk_aligned+0x38>
 8002b34:	f04f 34ff 	mov.w	r4, #4294967295
 8002b38:	4620      	mov	r0, r4
 8002b3a:	bd70      	pop	{r4, r5, r6, pc}
 8002b3c:	20000138 	.word	0x20000138

08002b40 <_malloc_r>:
 8002b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b44:	1ccd      	adds	r5, r1, #3
 8002b46:	f025 0503 	bic.w	r5, r5, #3
 8002b4a:	3508      	adds	r5, #8
 8002b4c:	2d0c      	cmp	r5, #12
 8002b4e:	bf38      	it	cc
 8002b50:	250c      	movcc	r5, #12
 8002b52:	2d00      	cmp	r5, #0
 8002b54:	4607      	mov	r7, r0
 8002b56:	db01      	blt.n	8002b5c <_malloc_r+0x1c>
 8002b58:	42a9      	cmp	r1, r5
 8002b5a:	d905      	bls.n	8002b68 <_malloc_r+0x28>
 8002b5c:	230c      	movs	r3, #12
 8002b5e:	603b      	str	r3, [r7, #0]
 8002b60:	2600      	movs	r6, #0
 8002b62:	4630      	mov	r0, r6
 8002b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002b68:	4e2e      	ldr	r6, [pc, #184]	; (8002c24 <_malloc_r+0xe4>)
 8002b6a:	f000 f89d 	bl	8002ca8 <__malloc_lock>
 8002b6e:	6833      	ldr	r3, [r6, #0]
 8002b70:	461c      	mov	r4, r3
 8002b72:	bb34      	cbnz	r4, 8002bc2 <_malloc_r+0x82>
 8002b74:	4629      	mov	r1, r5
 8002b76:	4638      	mov	r0, r7
 8002b78:	f7ff ffc2 	bl	8002b00 <sbrk_aligned>
 8002b7c:	1c43      	adds	r3, r0, #1
 8002b7e:	4604      	mov	r4, r0
 8002b80:	d14d      	bne.n	8002c1e <_malloc_r+0xde>
 8002b82:	6834      	ldr	r4, [r6, #0]
 8002b84:	4626      	mov	r6, r4
 8002b86:	2e00      	cmp	r6, #0
 8002b88:	d140      	bne.n	8002c0c <_malloc_r+0xcc>
 8002b8a:	6823      	ldr	r3, [r4, #0]
 8002b8c:	4631      	mov	r1, r6
 8002b8e:	4638      	mov	r0, r7
 8002b90:	eb04 0803 	add.w	r8, r4, r3
 8002b94:	f000 f878 	bl	8002c88 <_sbrk_r>
 8002b98:	4580      	cmp	r8, r0
 8002b9a:	d13a      	bne.n	8002c12 <_malloc_r+0xd2>
 8002b9c:	6821      	ldr	r1, [r4, #0]
 8002b9e:	3503      	adds	r5, #3
 8002ba0:	1a6d      	subs	r5, r5, r1
 8002ba2:	f025 0503 	bic.w	r5, r5, #3
 8002ba6:	3508      	adds	r5, #8
 8002ba8:	2d0c      	cmp	r5, #12
 8002baa:	bf38      	it	cc
 8002bac:	250c      	movcc	r5, #12
 8002bae:	4629      	mov	r1, r5
 8002bb0:	4638      	mov	r0, r7
 8002bb2:	f7ff ffa5 	bl	8002b00 <sbrk_aligned>
 8002bb6:	3001      	adds	r0, #1
 8002bb8:	d02b      	beq.n	8002c12 <_malloc_r+0xd2>
 8002bba:	6823      	ldr	r3, [r4, #0]
 8002bbc:	442b      	add	r3, r5
 8002bbe:	6023      	str	r3, [r4, #0]
 8002bc0:	e00e      	b.n	8002be0 <_malloc_r+0xa0>
 8002bc2:	6822      	ldr	r2, [r4, #0]
 8002bc4:	1b52      	subs	r2, r2, r5
 8002bc6:	d41e      	bmi.n	8002c06 <_malloc_r+0xc6>
 8002bc8:	2a0b      	cmp	r2, #11
 8002bca:	d916      	bls.n	8002bfa <_malloc_r+0xba>
 8002bcc:	1961      	adds	r1, r4, r5
 8002bce:	42a3      	cmp	r3, r4
 8002bd0:	6025      	str	r5, [r4, #0]
 8002bd2:	bf18      	it	ne
 8002bd4:	6059      	strne	r1, [r3, #4]
 8002bd6:	6863      	ldr	r3, [r4, #4]
 8002bd8:	bf08      	it	eq
 8002bda:	6031      	streq	r1, [r6, #0]
 8002bdc:	5162      	str	r2, [r4, r5]
 8002bde:	604b      	str	r3, [r1, #4]
 8002be0:	4638      	mov	r0, r7
 8002be2:	f104 060b 	add.w	r6, r4, #11
 8002be6:	f000 f865 	bl	8002cb4 <__malloc_unlock>
 8002bea:	f026 0607 	bic.w	r6, r6, #7
 8002bee:	1d23      	adds	r3, r4, #4
 8002bf0:	1af2      	subs	r2, r6, r3
 8002bf2:	d0b6      	beq.n	8002b62 <_malloc_r+0x22>
 8002bf4:	1b9b      	subs	r3, r3, r6
 8002bf6:	50a3      	str	r3, [r4, r2]
 8002bf8:	e7b3      	b.n	8002b62 <_malloc_r+0x22>
 8002bfa:	6862      	ldr	r2, [r4, #4]
 8002bfc:	42a3      	cmp	r3, r4
 8002bfe:	bf0c      	ite	eq
 8002c00:	6032      	streq	r2, [r6, #0]
 8002c02:	605a      	strne	r2, [r3, #4]
 8002c04:	e7ec      	b.n	8002be0 <_malloc_r+0xa0>
 8002c06:	4623      	mov	r3, r4
 8002c08:	6864      	ldr	r4, [r4, #4]
 8002c0a:	e7b2      	b.n	8002b72 <_malloc_r+0x32>
 8002c0c:	4634      	mov	r4, r6
 8002c0e:	6876      	ldr	r6, [r6, #4]
 8002c10:	e7b9      	b.n	8002b86 <_malloc_r+0x46>
 8002c12:	230c      	movs	r3, #12
 8002c14:	603b      	str	r3, [r7, #0]
 8002c16:	4638      	mov	r0, r7
 8002c18:	f000 f84c 	bl	8002cb4 <__malloc_unlock>
 8002c1c:	e7a1      	b.n	8002b62 <_malloc_r+0x22>
 8002c1e:	6025      	str	r5, [r4, #0]
 8002c20:	e7de      	b.n	8002be0 <_malloc_r+0xa0>
 8002c22:	bf00      	nop
 8002c24:	20000134 	.word	0x20000134

08002c28 <_realloc_r>:
 8002c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c2c:	4680      	mov	r8, r0
 8002c2e:	4614      	mov	r4, r2
 8002c30:	460e      	mov	r6, r1
 8002c32:	b921      	cbnz	r1, 8002c3e <_realloc_r+0x16>
 8002c34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c38:	4611      	mov	r1, r2
 8002c3a:	f7ff bf81 	b.w	8002b40 <_malloc_r>
 8002c3e:	b92a      	cbnz	r2, 8002c4c <_realloc_r+0x24>
 8002c40:	f7ff ff12 	bl	8002a68 <_free_r>
 8002c44:	4625      	mov	r5, r4
 8002c46:	4628      	mov	r0, r5
 8002c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c4c:	f000 f838 	bl	8002cc0 <_malloc_usable_size_r>
 8002c50:	4284      	cmp	r4, r0
 8002c52:	4607      	mov	r7, r0
 8002c54:	d802      	bhi.n	8002c5c <_realloc_r+0x34>
 8002c56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002c5a:	d812      	bhi.n	8002c82 <_realloc_r+0x5a>
 8002c5c:	4621      	mov	r1, r4
 8002c5e:	4640      	mov	r0, r8
 8002c60:	f7ff ff6e 	bl	8002b40 <_malloc_r>
 8002c64:	4605      	mov	r5, r0
 8002c66:	2800      	cmp	r0, #0
 8002c68:	d0ed      	beq.n	8002c46 <_realloc_r+0x1e>
 8002c6a:	42bc      	cmp	r4, r7
 8002c6c:	4622      	mov	r2, r4
 8002c6e:	4631      	mov	r1, r6
 8002c70:	bf28      	it	cs
 8002c72:	463a      	movcs	r2, r7
 8002c74:	f7ff fed0 	bl	8002a18 <memcpy>
 8002c78:	4631      	mov	r1, r6
 8002c7a:	4640      	mov	r0, r8
 8002c7c:	f7ff fef4 	bl	8002a68 <_free_r>
 8002c80:	e7e1      	b.n	8002c46 <_realloc_r+0x1e>
 8002c82:	4635      	mov	r5, r6
 8002c84:	e7df      	b.n	8002c46 <_realloc_r+0x1e>
	...

08002c88 <_sbrk_r>:
 8002c88:	b538      	push	{r3, r4, r5, lr}
 8002c8a:	4d06      	ldr	r5, [pc, #24]	; (8002ca4 <_sbrk_r+0x1c>)
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	4604      	mov	r4, r0
 8002c90:	4608      	mov	r0, r1
 8002c92:	602b      	str	r3, [r5, #0]
 8002c94:	f7fd fe28 	bl	80008e8 <_sbrk>
 8002c98:	1c43      	adds	r3, r0, #1
 8002c9a:	d102      	bne.n	8002ca2 <_sbrk_r+0x1a>
 8002c9c:	682b      	ldr	r3, [r5, #0]
 8002c9e:	b103      	cbz	r3, 8002ca2 <_sbrk_r+0x1a>
 8002ca0:	6023      	str	r3, [r4, #0]
 8002ca2:	bd38      	pop	{r3, r4, r5, pc}
 8002ca4:	2000013c 	.word	0x2000013c

08002ca8 <__malloc_lock>:
 8002ca8:	4801      	ldr	r0, [pc, #4]	; (8002cb0 <__malloc_lock+0x8>)
 8002caa:	f000 b811 	b.w	8002cd0 <__retarget_lock_acquire_recursive>
 8002cae:	bf00      	nop
 8002cb0:	20000140 	.word	0x20000140

08002cb4 <__malloc_unlock>:
 8002cb4:	4801      	ldr	r0, [pc, #4]	; (8002cbc <__malloc_unlock+0x8>)
 8002cb6:	f000 b80c 	b.w	8002cd2 <__retarget_lock_release_recursive>
 8002cba:	bf00      	nop
 8002cbc:	20000140 	.word	0x20000140

08002cc0 <_malloc_usable_size_r>:
 8002cc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cc4:	1f18      	subs	r0, r3, #4
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	bfbc      	itt	lt
 8002cca:	580b      	ldrlt	r3, [r1, r0]
 8002ccc:	18c0      	addlt	r0, r0, r3
 8002cce:	4770      	bx	lr

08002cd0 <__retarget_lock_acquire_recursive>:
 8002cd0:	4770      	bx	lr

08002cd2 <__retarget_lock_release_recursive>:
 8002cd2:	4770      	bx	lr

08002cd4 <_init>:
 8002cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd6:	bf00      	nop
 8002cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cda:	bc08      	pop	{r3}
 8002cdc:	469e      	mov	lr, r3
 8002cde:	4770      	bx	lr

08002ce0 <_fini>:
 8002ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ce2:	bf00      	nop
 8002ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ce6:	bc08      	pop	{r3}
 8002ce8:	469e      	mov	lr, r3
 8002cea:	4770      	bx	lr
