Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jun 17 16:01:14 2019
| Host         : brad-ThinkCentre-M910t running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.053        0.000                      0                58902        0.035        0.000                      0                58895        0.264        0.000                       0                 25915  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                        ------------         ----------      --------------
clk125_gtp_p                                                 {0.000 4.000}        8.000           125.000         
  main_genericstandalone_genericstandalone_clk125_div2       {0.000 8.000}        16.000          62.500          
    main_genericstandalone_genericstandalone_mmcm_fb         {0.000 8.000}        16.000          62.500          
    main_genericstandalone_genericstandalone_mmcm_sys        {0.000 4.414}        8.828           113.281         
    main_genericstandalone_genericstandalone_mmcm_sys4x      {0.000 1.103}        2.207           453.125         
    main_genericstandalone_genericstandalone_mmcm_sys4x_dqs  {0.552 1.655}        2.207           453.125         
    main_genericstandalone_genericstandalone_pll_clk200      {0.000 2.500}        5.000           200.000         
    main_genericstandalone_genericstandalone_pll_fb          {0.000 8.000}        16.000          62.500          
main_genericstandalone_rxoutclk                              {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_rx_half_unbuf                   {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_rx_unbuf                        {0.000 4.000}        8.000           125.000         
  main_genericstandalone_rx_mmcm_fb                          {0.000 8.000}        16.000          62.500          
main_genericstandalone_txoutclk                              {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_tx_half_unbuf                   {0.000 8.000}        16.000          62.500          
  main_genericstandalone_clk_tx_unbuf                        {0.000 4.000}        8.000           125.000         
  main_genericstandalone_tx_mmcm_fb                          {0.000 8.000}        16.000          62.500          
si5324_clkout_fabric_p                                       {0.000 4.000}        8.000           125.000         
  main_rtio_crg_fb_clk                                       {0.000 4.000}        8.000           125.000         
  main_rtio_crg_rtio_clk                                     {0.000 4.000}        8.000           125.000         
  main_rtio_crg_rtiox4_clk                                   {0.000 1.000}        2.000           500.000         
sys_clk                                                      {0.000 4.414}        8.828           113.276         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125_gtp_p                                                                                                                                                                                                   6.462        0.000                       0                     2  
  main_genericstandalone_genericstandalone_clk125_div2                                                                                                                                                         5.000        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_fb                                                                                                                                                          14.751        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_sys                                                                                                                                                          7.235        0.000                       0                     2  
    main_genericstandalone_genericstandalone_mmcm_sys4x                                                                                                                                                        0.614        0.000                       0                    77  
    main_genericstandalone_genericstandalone_mmcm_sys4x_dqs                                                                                                                                                    0.614        0.000                       0                     4  
    main_genericstandalone_genericstandalone_pll_clk200            2.928        0.000                      0                   13        0.204        0.000                      0                   13        0.264        0.000                       0                    10  
    main_genericstandalone_genericstandalone_pll_fb                                                                                                                                                           14.751        0.000                       0                     2  
main_genericstandalone_rxoutclk                                                                                                                                                                                5.000        0.000                       0                     3  
  main_genericstandalone_clk_rx_half_unbuf                                                                                                                                                                     7.500        0.000                       0                     5  
  main_genericstandalone_clk_rx_unbuf                              2.045        0.000                      0                  606        0.096        0.000                      0                  606        2.870        0.000                       0                   220  
  main_genericstandalone_rx_mmcm_fb                                                                                                                                                                           14.751        0.000                       0                     2  
main_genericstandalone_txoutclk                                                                                                                                                                                5.000        0.000                       0                     3  
  main_genericstandalone_clk_tx_half_unbuf                        14.038        0.000                      0                   20        0.230        0.000                      0                   20        7.500        0.000                       0                    24  
  main_genericstandalone_clk_tx_unbuf                              0.632        0.000                      0                  441        0.118        0.000                      0                  441        3.500        0.000                       0                   208  
  main_genericstandalone_tx_mmcm_fb                                                                                                                                                                           14.751        0.000                       0                     2  
si5324_clkout_fabric_p                                                                                                                                                                                         2.000        0.000                       0                     1  
  main_rtio_crg_fb_clk                                                                                                                                                                                         6.751        0.000                       0                     2  
  main_rtio_crg_rtio_clk                                           0.106        0.000                      0                20791        0.051        0.000                      0                20791        2.870        0.000                       0                 10888  
  main_rtio_crg_rtiox4_clk                                                                                                                                                                                     0.408        0.000                       0                    47  
sys_clk                                                            0.053        0.000                      0                37003        0.035        0.000                      0                37003        3.114        0.000                       0                 14409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                           To Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                           --------                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                                     main_genericstandalone_genericstandalone_pll_clk200        4.606        0.000                      0                    1                                                                        
main_genericstandalone_clk_rx_unbuf                  main_genericstandalone_clk_rx_half_unbuf                   5.884        0.000                      0                    1        0.237        0.000                      0                    1  
                                                     main_genericstandalone_clk_rx_unbuf                        4.330        0.000                      0                    1                                                                        
main_genericstandalone_clk_rx_half_unbuf             main_genericstandalone_clk_rx_unbuf                        5.306        0.000                      0                   10        0.173        0.000                      0                   10  
main_genericstandalone_clk_tx_unbuf                  main_genericstandalone_clk_tx_half_unbuf                   5.857        0.000                      0                   20        0.151        0.000                      0                   20  
                                                     main_genericstandalone_clk_tx_unbuf                        2.995        0.000                      0                    1                                                                        
                                                     main_rtio_crg_rtio_clk                                     3.800        0.000                      0                    3                                                                        
                                                     sys_clk                                                    2.399        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125_gtp_p
  To Clock:  clk125_gtp_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_gtp_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125_gtp_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y3   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_clk125_div2
  To Clock:  main_genericstandalone_genericstandalone_clk125_div2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_clk125_div2
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { IBUFDS_GTE2/ODIV2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         8.000       5.000      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_fb
  To Clock:  main_genericstandalone_genericstandalone_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys
Waveform(ns):       { 0.000 4.414 }
Period(ns):         8.828
Sources:            { MMCME2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.828       7.235      BUFGCTRL_X0Y0    BUFG/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.828       7.579      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.828       204.532    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys4x
Waveform(ns):       { 0.000 1.103 }
Period(ns):         2.207
Sources:            { MMCME2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.207       0.614      BUFGCTRL_X0Y3    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y127    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y127    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y135    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y135    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y139    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y139    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y138    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.207       0.736      ILOGIC_X1Y138    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.207       0.736      ILOGIC_X1Y146    ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.207       211.153    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x_dqs
  To Clock:  main_genericstandalone_genericstandalone_mmcm_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_mmcm_sys4x_dqs
Waveform(ns):       { 0.552 1.655 }
Period(ns):         2.207
Sources:            { MMCME2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.207       0.614      BUFGCTRL_X0Y6    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.207       0.736      OLOGIC_X1Y132    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.207       0.736      OLOGIC_X1Y144    OSERDESE2_28/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.207       0.958      MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.207       211.153    MMCME2_ADV_X0Y1  MMCME2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_pll_clk200
  To Clock:  main_genericstandalone_genericstandalone_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.590ns (31.831%)  route 1.264ns (68.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.348     8.851 r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.726     9.578    main_genericstandalone_genericstandalone_reset_counter[1]
    SLICE_X87Y124        LUT4 (Prop_lut4_I0_O)        0.242     9.820 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.537    10.357    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X87Y124        FDSE (Setup_fdse_C_CE)      -0.168    13.285    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.590ns (31.831%)  route 1.264ns (68.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.348     8.851 r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.726     9.578    main_genericstandalone_genericstandalone_reset_counter[1]
    SLICE_X87Y124        LUT4 (Prop_lut4_I0_O)        0.242     9.820 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.537    10.357    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X87Y124        FDSE (Setup_fdse_C_CE)      -0.168    13.285    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.590ns (31.831%)  route 1.264ns (68.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.348     8.851 r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.726     9.578    main_genericstandalone_genericstandalone_reset_counter[1]
    SLICE_X87Y124        LUT4 (Prop_lut4_I0_O)        0.242     9.820 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.537    10.357    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X87Y124        FDSE (Setup_fdse_C_CE)      -0.168    13.285    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.590ns (31.831%)  route 1.264ns (68.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.348     8.851 r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.726     9.578    main_genericstandalone_genericstandalone_reset_counter[1]
    SLICE_X87Y124        LUT4 (Prop_lut4_I0_O)        0.242     9.820 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.537    10.357    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X87Y124        FDSE (Setup_fdse_C_CE)      -0.168    13.285    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.348ns (37.749%)  route 0.574ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.364ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.348     8.852 r  FDPE_3/Q
                         net (fo=5, routed)           0.574     9.426    clk200_rst
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism              1.364    13.479    
                         clock uncertainty           -0.050    13.429    
    SLICE_X87Y124        FDSE (Setup_fdse_C_S)       -0.489    12.940    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.348ns (37.749%)  route 0.574ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.364ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.348     8.852 r  FDPE_3/Q
                         net (fo=5, routed)           0.574     9.426    clk200_rst
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.364    13.479    
                         clock uncertainty           -0.050    13.429    
    SLICE_X87Y124        FDSE (Setup_fdse_C_S)       -0.489    12.940    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.348ns (37.749%)  route 0.574ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.364ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.348     8.852 r  FDPE_3/Q
                         net (fo=5, routed)           0.574     9.426    clk200_rst
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism              1.364    13.479    
                         clock uncertainty           -0.050    13.429    
    SLICE_X87Y124        FDSE (Setup_fdse_C_S)       -0.489    12.940    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.348ns (37.749%)  route 0.574ns (62.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.504ns
    Clock Pessimism Removal (CPR):    1.364ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.431     8.504    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.348     8.852 r  FDPE_3/Q
                         net (fo=5, routed)           0.574     9.426    clk200_rst
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism              1.364    13.479    
                         clock uncertainty           -0.050    13.429    
    SLICE_X87Y124        FDSE (Setup_fdse_C_S)       -0.489    12.940    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.940    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.616ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.587ns (42.485%)  route 0.795ns (57.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.364ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.348     8.851 r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.795     9.646    main_genericstandalone_genericstandalone_reset_counter[3]
    SLICE_X88Y124        LUT6 (Prop_lut6_I3_O)        0.239     9.885 r  main_genericstandalone_genericstandalone_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     9.885    main_genericstandalone_genericstandalone_ic_reset_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X88Y124        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/C
                         clock pessimism              1.364    13.479    
                         clock uncertainty           -0.050    13.429    
    SLICE_X88Y124        FDRE (Setup_fdre_C_D)        0.072    13.501    main_genericstandalone_genericstandalone_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         13.501    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  3.616    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@5.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.600ns (45.508%)  route 0.718ns (54.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.115ns = ( 12.115 - 5.000 ) 
    Source Clock Delay      (SCD):    8.503ns
    Clock Pessimism Removal (CPR):    1.388ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      2.355     2.355 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.848     5.203    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.280 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.712     6.992    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     7.073 r  BUFG_3/O
                         net (fo=8, routed)           1.430     8.503    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.348     8.851 r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.718     9.570    main_genericstandalone_genericstandalone_reset_counter[1]
    SLICE_X87Y124        LUT2 (Prop_lut2_I1_O)        0.252     9.822 r  main_genericstandalone_genericstandalone_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.822    main_genericstandalone_genericstandalone_reset_counter[1]_i_1_n_0
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    F10                                               0.000     5.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     5.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     5.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      1.418     6.418 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           2.594     9.012    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.085 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.630    10.715    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    10.792 r  BUFG_3/O
                         net (fo=8, routed)           1.323    12.115    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism              1.388    13.503    
                         clock uncertainty           -0.050    13.453    
    SLICE_X87Y124        FDSE (Setup_fdse_C_D)        0.069    13.522    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.522    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  3.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.146%)  route 0.151ns (44.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.141     2.939 r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.151     3.090    main_genericstandalone_genericstandalone_reset_counter[2]
    SLICE_X88Y124        LUT6 (Prop_lut6_I2_O)        0.045     3.135 r  main_genericstandalone_genericstandalone_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.135    main_genericstandalone_genericstandalone_ic_reset_i_1_n_0
    SLICE_X88Y124        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X88Y124        FDRE                                         r  main_genericstandalone_genericstandalone_ic_reset_reg/C
                         clock pessimism             -0.929     2.811    
    SLICE_X88Y124        FDRE (Hold_fdre_C_D)         0.120     2.931    main_genericstandalone_genericstandalone_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.174%)  route 0.189ns (50.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.141     2.939 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.189     3.128    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.042     3.170 r  main_genericstandalone_genericstandalone_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.170    main_genericstandalone_genericstandalone_reset_counter[1]_i_1_n_0
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X87Y124        FDSE (Hold_fdse_C_D)         0.107     2.905    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.170    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.184ns (49.048%)  route 0.191ns (50.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.141     2.939 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.191     3.130    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X87Y124        LUT4 (Prop_lut4_I1_O)        0.043     3.173 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.173    main_genericstandalone_genericstandalone_reset_counter[3]_i_2_n_0
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X87Y124        FDSE (Hold_fdse_C_D)         0.107     2.905    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.581%)  route 0.189ns (50.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.141     2.939 f  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.189     3.128    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X87Y124        LUT1 (Prop_lut1_I0_O)        0.045     3.173 r  main_genericstandalone_genericstandalone_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.173    main_genericstandalone_genericstandalone_reset_counter0[0]
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X87Y124        FDSE (Hold_fdse_C_D)         0.091     2.889    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.318%)  route 0.191ns (50.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.141     2.939 r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.191     3.130    main_genericstandalone_genericstandalone_reset_counter[0]
    SLICE_X87Y124        LUT3 (Prop_lut3_I1_O)        0.045     3.175 r  main_genericstandalone_genericstandalone_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.175    main_genericstandalone_genericstandalone_reset_counter[2]_i_1_n_0
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X87Y124        FDSE (Hold_fdse_C_D)         0.092     2.890    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.580%)  route 0.265ns (67.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.128     2.927 r  FDPE_3/Q
                         net (fo=5, routed)           0.265     3.192    clk200_rst
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.929     2.811    
    SLICE_X87Y124        FDSE (Hold_fdse_C_S)        -0.072     2.739    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.580%)  route 0.265ns (67.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.128     2.927 r  FDPE_3/Q
                         net (fo=5, routed)           0.265     3.192    clk200_rst
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
                         clock pessimism             -0.929     2.811    
    SLICE_X87Y124        FDSE (Hold_fdse_C_S)        -0.072     2.739    main_genericstandalone_genericstandalone_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.580%)  route 0.265ns (67.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.128     2.927 r  FDPE_3/Q
                         net (fo=5, routed)           0.265     3.192    clk200_rst
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
                         clock pessimism             -0.929     2.811    
    SLICE_X87Y124        FDSE (Hold_fdse_C_S)        -0.072     2.739    main_genericstandalone_genericstandalone_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.580%)  route 0.265ns (67.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.929ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     2.799    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE (Prop_fdpe_C_Q)         0.128     2.927 r  FDPE_3/Q
                         net (fo=5, routed)           0.265     3.192    clk200_rst
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                         clock pessimism             -0.929     2.811    
    SLICE_X87Y124        FDSE (Hold_fdse_C_S)        -0.072     2.739    main_genericstandalone_genericstandalone_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns - main_genericstandalone_genericstandalone_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.226ns (38.836%)  route 0.356ns (61.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.740ns
    Source Clock Delay      (SCD):    2.798ns
    Clock Pessimism Removal (CPR):    0.942ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     0.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     1.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     2.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     2.208 r  BUFG_3/O
                         net (fo=8, routed)           0.590     2.798    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124        FDSE (Prop_fdse_C_Q)         0.128     2.926 r  main_genericstandalone_genericstandalone_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.110     3.035    main_genericstandalone_genericstandalone_reset_counter[3]
    SLICE_X87Y124        LUT4 (Prop_lut4_I3_O)        0.098     3.133 r  main_genericstandalone_genericstandalone_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.246     3.380    main_genericstandalone_genericstandalone_reset_counter[3]_i_1_n_0
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_genericstandalone_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    F10                                               0.000     0.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     0.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.732     0.732 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.351     2.083    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.136 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.716     2.852    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.881 r  BUFG_3/O
                         net (fo=8, routed)           0.858     3.740    clk200_clk
    SLICE_X87Y124        FDSE                                         r  main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
                         clock pessimism             -0.942     2.798    
    SLICE_X87Y124        FDSE (Hold_fdse_C_CE)       -0.039     2.759    main_genericstandalone_genericstandalone_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.621    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_BASE/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X87Y123    FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X87Y123    FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X88Y124    main_genericstandalone_genericstandalone_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y123    FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y123    FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y124    main_genericstandalone_genericstandalone_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y124    main_genericstandalone_genericstandalone_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y123    FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X87Y123    FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y124    main_genericstandalone_genericstandalone_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y124    main_genericstandalone_genericstandalone_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y124    main_genericstandalone_genericstandalone_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_genericstandalone_pll_fb
  To Clock:  main_genericstandalone_genericstandalone_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_genericstandalone_pll_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        16.000      36.633     PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_rxoutclk
  To Clock:  main_genericstandalone_rxoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_rxoutclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GTPE2_CHANNEL/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y16      BUFG_5/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_half_unbuf
  To Clock:  main_genericstandalone_clk_rx_half_unbuf

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_rx_half_unbuf
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_2/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/RXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y7       BUFG_6/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X80Y159       main_genericstandalone_phase_half_rereg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0     MMCME2_BASE_2/CLKOUT0
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y159       main_genericstandalone_phase_half_rereg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y159       main_genericstandalone_phase_half_rereg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y159       main_genericstandalone_phase_half_rereg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X80Y159       main_genericstandalone_phase_half_rereg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_unbuf
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        2.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 0.990ns (17.198%)  route 4.767ns (82.802%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 13.916 - 8.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.565     6.326    eth_rx_clk
    SLICE_X72Y162        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.379     6.706 f  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           2.583     9.289    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X24Y188        LUT3 (Prop_lut3_I2_O)        0.105     9.394 r  main_genericstandalone_pcs_source_stb_i_3/O
                         net (fo=2, routed)           0.498     9.892    main_genericstandalone_pcs_source_stb_i_3_n_0
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105     9.997 r  main_genericstandalone_pcs_source_stb_i_2/O
                         net (fo=8, routed)           0.515    10.512    main_genericstandalone_pcs_source_stb_i_2_n_0
    SLICE_X25Y189        LUT5 (Prop_lut5_I0_O)        0.126    10.638 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=11, routed)          0.645    11.283    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X17Y186        LUT3 (Prop_lut3_I2_O)        0.275    11.558 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.526    12.083    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X12Y187        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.416    13.916    eth_rx_clk
    SLICE_X12Y187        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.276    14.192    
                         clock uncertainty           -0.053    14.140    
    SLICE_X12Y187        FDRE (Setup_fdre_C_D)       -0.012    14.128    main_genericstandalone_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                         14.128    
                         arrival time                         -12.083    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.061ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_liteethmacpreamblechecker_state_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.200ns (20.752%)  route 4.583ns (79.248%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 13.916 - 8.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.565     6.326    eth_rx_clk
    SLICE_X72Y162        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.379     6.706 r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           2.583     9.289    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X24Y188        LUT3 (Prop_lut3_I2_O)        0.105     9.394 f  main_genericstandalone_pcs_source_stb_i_3/O
                         net (fo=2, routed)           0.498     9.892    main_genericstandalone_pcs_source_stb_i_3_n_0
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105     9.997 f  main_genericstandalone_pcs_source_stb_i_2/O
                         net (fo=8, routed)           0.515    10.512    main_genericstandalone_pcs_source_stb_i_2_n_0
    SLICE_X25Y189        LUT5 (Prop_lut5_I0_O)        0.126    10.638 r  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=11, routed)          0.531    11.169    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X19Y188        LUT6 (Prop_lut6_I4_O)        0.275    11.444 r  builder_liteethmacpreamblechecker_state_i_4/O
                         net (fo=1, routed)           0.113    11.556    builder_liteethmacpreamblechecker_state_i_4_n_0
    SLICE_X19Y188        LUT6 (Prop_lut6_I5_O)        0.105    11.661 r  builder_liteethmacpreamblechecker_state_i_2/O
                         net (fo=1, routed)           0.343    12.004    builder_liteethmacpreamblechecker_next_state
    SLICE_X19Y188        LUT5 (Prop_lut5_I0_O)        0.105    12.109 r  builder_liteethmacpreamblechecker_state_i_1/O
                         net (fo=1, routed)           0.000    12.109    builder_liteethmacpreamblechecker_state_i_1_n_0
    SLICE_X19Y188        FDRE                                         r  builder_liteethmacpreamblechecker_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.416    13.916    eth_rx_clk
    SLICE_X19Y188        FDRE                                         r  builder_liteethmacpreamblechecker_state_reg/C
                         clock pessimism              0.276    14.192    
                         clock uncertainty           -0.053    14.140    
    SLICE_X19Y188        FDRE (Setup_fdre_C_D)        0.030    14.170    builder_liteethmacpreamblechecker_state_reg
  -------------------------------------------------------------------
                         required time                         14.170    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  2.061    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.990ns (17.526%)  route 4.659ns (82.474%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 13.916 - 8.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.565     6.326    eth_rx_clk
    SLICE_X72Y162        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.379     6.706 f  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           2.583     9.289    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X24Y188        LUT3 (Prop_lut3_I2_O)        0.105     9.394 r  main_genericstandalone_pcs_source_stb_i_3/O
                         net (fo=2, routed)           0.498     9.892    main_genericstandalone_pcs_source_stb_i_3_n_0
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105     9.997 r  main_genericstandalone_pcs_source_stb_i_2/O
                         net (fo=8, routed)           0.515    10.512    main_genericstandalone_pcs_source_stb_i_2_n_0
    SLICE_X25Y189        LUT5 (Prop_lut5_I0_O)        0.126    10.638 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=11, routed)          0.645    11.283    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X17Y186        LUT3 (Prop_lut3_I2_O)        0.275    11.558 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.418    11.975    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X13Y187        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.416    13.916    eth_rx_clk
    SLICE_X13Y187        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.276    14.192    
                         clock uncertainty           -0.053    14.140    
    SLICE_X13Y187        FDRE (Setup_fdre_C_D)       -0.059    14.081    main_genericstandalone_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                         14.081    
                         arrival time                         -11.975    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_eop_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 1.095ns (19.142%)  route 4.626ns (80.858%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 13.914 - 8.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.565     6.326    eth_rx_clk
    SLICE_X72Y162        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.379     6.706 f  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           2.583     9.289    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X24Y188        LUT3 (Prop_lut3_I2_O)        0.105     9.394 r  main_genericstandalone_pcs_source_stb_i_3/O
                         net (fo=2, routed)           0.498     9.892    main_genericstandalone_pcs_source_stb_i_3_n_0
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105     9.997 r  main_genericstandalone_pcs_source_stb_i_2/O
                         net (fo=8, routed)           0.515    10.512    main_genericstandalone_pcs_source_stb_i_2_n_0
    SLICE_X25Y189        LUT5 (Prop_lut5_I0_O)        0.126    10.638 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=11, routed)          0.645    11.283    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X17Y186        LUT3 (Prop_lut3_I2_O)        0.275    11.558 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.384    11.942    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X13Y185        LUT6 (Prop_lut6_I1_O)        0.105    12.047 r  main_genericstandalone_rx_converter_converter_source_eop_i_1/O
                         net (fo=1, routed)           0.000    12.047    main_genericstandalone_rx_converter_converter_source_eop_i_1_n_0
    SLICE_X13Y185        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_eop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.414    13.914    eth_rx_clk
    SLICE_X13Y185        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_eop_reg/C
                         clock pessimism              0.276    14.190    
                         clock uncertainty           -0.053    14.138    
    SLICE_X13Y185        FDRE (Setup_fdre_C_D)        0.030    14.168    main_genericstandalone_rx_converter_converter_source_eop_reg
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.990ns (17.542%)  route 4.654ns (82.458%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 13.914 - 8.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.565     6.326    eth_rx_clk
    SLICE_X72Y162        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.379     6.706 f  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           2.583     9.289    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X24Y188        LUT3 (Prop_lut3_I2_O)        0.105     9.394 r  main_genericstandalone_pcs_source_stb_i_3/O
                         net (fo=2, routed)           0.498     9.892    main_genericstandalone_pcs_source_stb_i_3_n_0
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105     9.997 r  main_genericstandalone_pcs_source_stb_i_2/O
                         net (fo=8, routed)           0.515    10.512    main_genericstandalone_pcs_source_stb_i_2_n_0
    SLICE_X25Y189        LUT5 (Prop_lut5_I0_O)        0.126    10.638 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=11, routed)          0.645    11.283    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X17Y186        LUT3 (Prop_lut3_I2_O)        0.275    11.558 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.412    11.970    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X12Y185        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.414    13.914    eth_rx_clk
    SLICE_X12Y185        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.276    14.190    
                         clock uncertainty           -0.053    14.138    
    SLICE_X12Y185        FDRE (Setup_fdre_C_D)       -0.012    14.126    main_genericstandalone_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                         14.126    
                         arrival time                         -11.970    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 0.990ns (17.564%)  route 4.647ns (82.436%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 13.915 - 8.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.565     6.326    eth_rx_clk
    SLICE_X72Y162        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.379     6.706 f  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           2.583     9.289    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X24Y188        LUT3 (Prop_lut3_I2_O)        0.105     9.394 r  main_genericstandalone_pcs_source_stb_i_3/O
                         net (fo=2, routed)           0.498     9.892    main_genericstandalone_pcs_source_stb_i_3_n_0
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105     9.997 r  main_genericstandalone_pcs_source_stb_i_2/O
                         net (fo=8, routed)           0.515    10.512    main_genericstandalone_pcs_source_stb_i_2_n_0
    SLICE_X25Y189        LUT5 (Prop_lut5_I0_O)        0.126    10.638 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=11, routed)          0.645    11.283    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X17Y186        LUT3 (Prop_lut3_I2_O)        0.275    11.558 r  main_genericstandalone_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=5, routed)           0.406    11.963    main_genericstandalone_rx_converter_converter_sink_payload_data[8]
    SLICE_X12Y186        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.415    13.915    eth_rx_clk
    SLICE_X12Y186        FDRE                                         r  main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.276    14.191    
                         clock uncertainty           -0.053    14.139    
    SLICE_X12Y186        FDRE (Setup_fdre_C_D)       -0.012    14.127    main_genericstandalone_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.127    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 0.990ns (18.009%)  route 4.507ns (81.991%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 13.915 - 8.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.565     6.326    eth_rx_clk
    SLICE_X72Y162        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.379     6.706 r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           2.583     9.289    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X24Y188        LUT3 (Prop_lut3_I2_O)        0.105     9.394 f  main_genericstandalone_pcs_source_stb_i_3/O
                         net (fo=2, routed)           0.498     9.892    main_genericstandalone_pcs_source_stb_i_3_n_0
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105     9.997 f  main_genericstandalone_pcs_source_stb_i_2/O
                         net (fo=8, routed)           0.515    10.512    main_genericstandalone_pcs_source_stb_i_2_n_0
    SLICE_X25Y189        LUT5 (Prop_lut5_I0_O)        0.126    10.638 r  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=11, routed)          0.911    11.549    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X15Y186        LUT5 (Prop_lut5_I3_O)        0.275    11.824 r  main_genericstandalone_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    11.824    main_genericstandalone_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X15Y186        FDRE                                         r  main_genericstandalone_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.415    13.915    eth_rx_clk
    SLICE_X15Y186        FDRE                                         r  main_genericstandalone_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.276    14.191    
                         clock uncertainty           -0.053    14.139    
    SLICE_X15Y186        FDRE (Setup_fdre_C_D)        0.030    14.169    main_genericstandalone_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 0.990ns (18.636%)  route 4.322ns (81.364%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 13.915 - 8.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.565     6.326    eth_rx_clk
    SLICE_X72Y162        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.379     6.706 f  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           2.583     9.289    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X24Y188        LUT3 (Prop_lut3_I2_O)        0.105     9.394 r  main_genericstandalone_pcs_source_stb_i_3/O
                         net (fo=2, routed)           0.498     9.892    main_genericstandalone_pcs_source_stb_i_3_n_0
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105     9.997 r  main_genericstandalone_pcs_source_stb_i_2/O
                         net (fo=8, routed)           0.515    10.512    main_genericstandalone_pcs_source_stb_i_2_n_0
    SLICE_X25Y189        LUT5 (Prop_lut5_I0_O)        0.126    10.638 f  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=11, routed)          0.726    11.364    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X14Y186        LUT6 (Prop_lut6_I0_O)        0.275    11.639 r  main_genericstandalone_rx_converter_converter_strobe_all_i_1/O
                         net (fo=1, routed)           0.000    11.639    main_genericstandalone_rx_converter_converter_strobe_all_i_1_n_0
    SLICE_X14Y186        FDRE                                         r  main_genericstandalone_rx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.415    13.915    eth_rx_clk
    SLICE_X14Y186        FDRE                                         r  main_genericstandalone_rx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.276    14.191    
                         clock uncertainty           -0.053    14.139    
    SLICE_X14Y186        FDRE (Setup_fdre_C_D)        0.072    14.211    main_genericstandalone_rx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -11.639    
  -------------------------------------------------------------------
                         slack                                  2.572    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_ps_preamble_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 0.990ns (18.915%)  route 4.244ns (81.085%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 13.915 - 8.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.565     6.326    eth_rx_clk
    SLICE_X72Y162        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.379     6.706 r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           2.583     9.289    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X24Y188        LUT3 (Prop_lut3_I2_O)        0.105     9.394 f  main_genericstandalone_pcs_source_stb_i_3/O
                         net (fo=2, routed)           0.498     9.892    main_genericstandalone_pcs_source_stb_i_3_n_0
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105     9.997 f  main_genericstandalone_pcs_source_stb_i_2/O
                         net (fo=8, routed)           0.515    10.512    main_genericstandalone_pcs_source_stb_i_2_n_0
    SLICE_X25Y189        LUT5 (Prop_lut5_I0_O)        0.126    10.638 r  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=11, routed)          0.648    11.286    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X17Y186        LUT4 (Prop_lut4_I1_O)        0.275    11.561 r  main_genericstandalone_ps_preamble_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    11.561    main_genericstandalone_ps_preamble_error_toggle_i_i_1_n_0
    SLICE_X17Y186        FDRE                                         r  main_genericstandalone_ps_preamble_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.415    13.915    eth_rx_clk
    SLICE_X17Y186        FDRE                                         r  main_genericstandalone_ps_preamble_error_toggle_i_reg/C
                         clock pessimism              0.276    14.191    
                         clock uncertainty           -0.053    14.139    
    SLICE_X17Y186        FDRE (Setup_fdre_C_D)        0.030    14.169    main_genericstandalone_ps_preamble_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.627ns  (required time - arrival time)
  Source:                 main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.990ns (18.827%)  route 4.268ns (81.173%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.916ns = ( 13.916 - 8.000 ) 
    Source Clock Delay      (SCD):    6.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_7/O
                         net (fo=218, routed)         1.565     6.326    eth_rx_clk
    SLICE_X72Y162        FDRE                                         r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y162        FDRE (Prop_fdre_C_Q)         0.379     6.706 r  main_genericstandalone_pcs_receivepath_code3b_reg[0]/Q
                         net (fo=7, routed)           2.583     9.289    main_genericstandalone_pcs_receivepath_d[5]
    SLICE_X24Y188        LUT3 (Prop_lut3_I2_O)        0.105     9.394 f  main_genericstandalone_pcs_source_stb_i_3/O
                         net (fo=2, routed)           0.498     9.892    main_genericstandalone_pcs_source_stb_i_3_n_0
    SLICE_X24Y188        LUT6 (Prop_lut6_I0_O)        0.105     9.997 f  main_genericstandalone_pcs_source_stb_i_2/O
                         net (fo=8, routed)           0.515    10.512    main_genericstandalone_pcs_source_stb_i_2_n_0
    SLICE_X25Y189        LUT5 (Prop_lut5_I0_O)        0.126    10.638 r  main_genericstandalone_pcs_source_stb_i_1/O
                         net (fo=11, routed)          0.672    11.310    main_genericstandalone_pcs_source_stb_i_1_n_0
    SLICE_X14Y187        LUT5 (Prop_lut5_I4_O)        0.275    11.585 r  main_genericstandalone_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000    11.585    main_genericstandalone_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X14Y187        FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.416    13.916    eth_rx_clk
    SLICE_X14Y187        FDRE                                         r  main_genericstandalone_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.276    14.192    
                         clock uncertainty           -0.053    14.140    
    SLICE_X14Y187        FDRE (Setup_fdre_C_D)        0.072    14.212    main_genericstandalone_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -11.585    
  -------------------------------------------------------------------
                         slack                                  2.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.378%)  route 0.281ns (66.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.650     2.518    eth_rx_clk
    SLICE_X15Y187        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.141     2.659 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.281     2.940    storage_2_reg_0_7_6_7/ADDRD1
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.926     3.165    storage_2_reg_0_7_6_7/WCLK
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.630     2.535    
    SLICE_X14Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.844    storage_2_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.378%)  route 0.281ns (66.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.650     2.518    eth_rx_clk
    SLICE_X15Y187        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.141     2.659 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.281     2.940    storage_2_reg_0_7_6_7/ADDRD1
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.926     3.165    storage_2_reg_0_7_6_7/WCLK
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.630     2.535    
    SLICE_X14Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.844    storage_2_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.378%)  route 0.281ns (66.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.650     2.518    eth_rx_clk
    SLICE_X15Y187        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.141     2.659 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.281     2.940    storage_2_reg_0_7_6_7/ADDRD1
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.926     3.165    storage_2_reg_0_7_6_7/WCLK
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.630     2.535    
    SLICE_X14Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.844    storage_2_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.378%)  route 0.281ns (66.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.650     2.518    eth_rx_clk
    SLICE_X15Y187        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.141     2.659 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.281     2.940    storage_2_reg_0_7_6_7/ADDRD1
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.926     3.165    storage_2_reg_0_7_6_7/WCLK
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.630     2.535    
    SLICE_X14Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.844    storage_2_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.378%)  route 0.281ns (66.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.650     2.518    eth_rx_clk
    SLICE_X15Y187        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.141     2.659 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.281     2.940    storage_2_reg_0_7_6_7/ADDRD1
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.926     3.165    storage_2_reg_0_7_6_7/WCLK
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.630     2.535    
    SLICE_X14Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.844    storage_2_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.378%)  route 0.281ns (66.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.650     2.518    eth_rx_clk
    SLICE_X15Y187        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.141     2.659 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.281     2.940    storage_2_reg_0_7_6_7/ADDRD1
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.926     3.165    storage_2_reg_0_7_6_7/WCLK
    SLICE_X14Y189        RAMD32                                       r  storage_2_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.630     2.535    
    SLICE_X14Y189        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.844    storage_2_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.378%)  route 0.281ns (66.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.650     2.518    eth_rx_clk
    SLICE_X15Y187        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.141     2.659 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.281     2.940    storage_2_reg_0_7_6_7/ADDRD1
    SLICE_X14Y189        RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.926     3.165    storage_2_reg_0_7_6_7/WCLK
    SLICE_X14Y189        RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.630     2.535    
    SLICE_X14Y189        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.844    storage_2_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.378%)  route 0.281ns (66.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.650     2.518    eth_rx_clk
    SLICE_X15Y187        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.141     2.659 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.281     2.940    storage_2_reg_0_7_6_7/ADDRD1
    SLICE_X14Y189        RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.926     3.165    storage_2_reg_0_7_6_7/WCLK
    SLICE_X14Y189        RAMS32                                       r  storage_2_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.630     2.535    
    SLICE_X14Y189        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.844    storage_2_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.844    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.132%)  route 0.285ns (66.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.650     2.518    eth_rx_clk
    SLICE_X15Y187        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.141     2.659 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     2.943    storage_2_reg_0_7_0_5/ADDRD0
    SLICE_X14Y188        RAMD32                                       r  storage_2_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.926     3.165    storage_2_reg_0_7_0_5/WCLK
    SLICE_X14Y188        RAMD32                                       r  storage_2_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.630     2.535    
    SLICE_X14Y188        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.845    storage_2_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_2_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.132%)  route 0.285ns (66.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.650     2.518    eth_rx_clk
    SLICE_X15Y187        FDRE                                         r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y187        FDRE (Prop_fdre_C_Q)         0.141     2.659 r  main_genericstandalone_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.285     2.943    storage_2_reg_0_7_0_5/ADDRD0
    SLICE_X14Y188        RAMD32                                       r  storage_2_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.926     3.165    storage_2_reg_0_7_0_5/WCLK
    SLICE_X14Y188        RAMD32                                       r  storage_2_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.630     2.535    
    SLICE_X14Y188        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.845    storage_2_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_rx_unbuf
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_2/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y37     storage_4_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y8    BUFG_7/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X72Y156    FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X72Y156    FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y188    FSM_onehot_builder_liteethmaccrc32checker_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y188    FSM_onehot_builder_liteethmaccrc32checker_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X24Y187    builder_a7_1000basex_receivepath_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X25Y189    builder_a7_1000basex_receivepath_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X25Y189    builder_a7_1000basex_receivepath_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y189    storage_2_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y189    storage_2_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y188    storage_2_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y189    storage_2_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X14Y189    storage_2_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_rx_mmcm_fb
  To Clock:  main_genericstandalone_rx_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_rx_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  MMCME2_BASE_2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_txoutclk
  To Clock:  main_genericstandalone_txoutclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_txoutclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { GTPE2_CHANNEL/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXOUTCLK
Min Period        n/a     BUFH/I                  n/a            1.592         16.000      14.408     BUFHCE_X0Y36        BUFH/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_half_unbuf
  To Clock:  main_genericstandalone_clk_tx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack       14.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.038ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.398ns (27.945%)  route 1.026ns (72.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.398     3.805 r  main_genericstandalone_tx_data_half_reg[5]/Q
                         net (fo=1, routed)           1.026     4.831    main_genericstandalone_tx_data_half[5]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[5])
                                                     -0.702    18.869    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.869    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                 14.038    

Slack (MET) :             14.092ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPVAL[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.433ns (28.859%)  route 1.067ns (71.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.433     3.840 r  main_genericstandalone_tx_data_half_reg[18]/Q
                         net (fo=1, routed)           1.067     4.907    main_genericstandalone_tx_data_half[18]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPVAL[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[1])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.907    
  -------------------------------------------------------------------
                         slack                                 14.092    

Slack (MET) :             14.119ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.398ns (29.565%)  route 0.948ns (70.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.398     3.805 r  main_genericstandalone_tx_data_half_reg[3]/Q
                         net (fo=1, routed)           0.948     4.753    main_genericstandalone_tx_data_half[3]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[3])
                                                     -0.699    18.872    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                 14.119    

Slack (MET) :             14.142ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[2]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.433ns (29.868%)  route 1.017ns (70.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.433     3.840 r  main_genericstandalone_tx_data_half_reg[2]/Q
                         net (fo=1, routed)           1.017     4.857    main_genericstandalone_tx_data_half[2]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[2])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                 14.142    

Slack (MET) :             14.176ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPVAL[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.379ns (26.763%)  route 1.037ns (73.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[8]/Q
                         net (fo=1, routed)           1.037     4.823    main_genericstandalone_tx_data_half[8]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPVAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXCHARDISPVAL[0])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.823    
  -------------------------------------------------------------------
                         slack                                 14.176    

Slack (MET) :             14.191ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[6]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 0.379ns (27.040%)  route 1.023ns (72.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[6]/Q
                         net (fo=1, routed)           1.023     4.809    main_genericstandalone_tx_data_half[6]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[6])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.809    
  -------------------------------------------------------------------
                         slack                                 14.191    

Slack (MET) :             14.200ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[11]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.379ns (27.244%)  route 1.012ns (72.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.690     3.408    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.379     3.787 r  main_genericstandalone_tx_data_half_reg[13]/Q
                         net (fo=1, routed)           1.012     4.799    main_genericstandalone_tx_data_half[13]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[11])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.799    
  -------------------------------------------------------------------
                         slack                                 14.200    

Slack (MET) :             14.220ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.433ns (31.547%)  route 0.940ns (68.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.433     3.840 r  main_genericstandalone_tx_data_half_reg[0]/Q
                         net (fo=1, routed)           0.940     4.780    main_genericstandalone_tx_data_half[0]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[0])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.780    
  -------------------------------------------------------------------
                         slack                                 14.220    

Slack (MET) :             14.239ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.433ns (32.005%)  route 0.920ns (67.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y157        FDRE (Prop_fdre_C_Q)         0.433     3.840 r  main_genericstandalone_tx_data_half_reg[1]/Q
                         net (fo=1, routed)           0.920     4.760    main_genericstandalone_tx_data_half[1]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[1])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                 14.239    

Slack (MET) :             14.290ns  (required time - arrival time)
  Source:                 main_genericstandalone_tx_data_half_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.379ns (29.110%)  route 0.923ns (70.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.274ns = ( 19.274 - 16.000 ) 
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_1/O
                         net (fo=22, routed)          0.689     3.407    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y156        FDRE (Prop_fdre_C_Q)         0.379     3.786 r  main_genericstandalone_tx_data_half_reg[4]/Q
                         net (fo=1, routed)           0.923     4.709    main_genericstandalone_tx_data_half[4]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.910    19.274    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism              0.354    19.628    
                         clock uncertainty           -0.057    19.571    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_TXUSRCLK2_TXDATA[4])
                                                     -0.572    18.999    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                 14.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[9]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.141ns (22.837%)  route 0.476ns (77.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[11]/Q
                         net (fo=1, routed)           0.476     1.830    main_genericstandalone_tx_data_half[11]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[13]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.710%)  route 0.480ns (77.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[15]/Q
                         net (fo=1, routed)           0.480     1.834    main_genericstandalone_tx_data_half[15]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[13])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[15]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.554%)  route 0.484ns (77.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[17]/Q
                         net (fo=1, routed)           0.484     1.838    main_genericstandalone_tx_data_half[17]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[15])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[12]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.983%)  route 0.531ns (79.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[14]/Q
                         net (fo=1, routed)           0.531     1.885    main_genericstandalone_tx_data_half[14]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[12])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[7]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.967%)  route 0.531ns (79.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[7]/Q
                         net (fo=1, routed)           0.531     1.885    main_genericstandalone_tx_data_half[7]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[7])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[10]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.141ns (20.828%)  route 0.536ns (79.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[12]/Q
                         net (fo=1, routed)           0.536     1.890    main_genericstandalone_tx_data_half[12]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[10])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.141ns (20.329%)  route 0.553ns (79.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[10]/Q
                         net (fo=1, routed)           0.553     1.907    main_genericstandalone_tx_data_half[10]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[14]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.141ns (20.238%)  route 0.556ns (79.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[16]/Q
                         net (fo=1, routed)           0.556     1.910    main_genericstandalone_tx_data_half[16]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[14])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXCHARDISPMODE[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.141ns (20.947%)  route 0.532ns (79.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[9]/Q
                         net (fo=1, routed)           0.532     1.886    main_genericstandalone_tx_data_half[9]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXCHARDISPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[0])
                                                      0.084     1.577    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 main_genericstandalone_tx_data_half_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            GTPE2_CHANNEL/TXDATA[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.141ns (20.144%)  route 0.559ns (79.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_1/O
                         net (fo=22, routed)          0.276     1.213    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y156        FDRE (Prop_fdre_C_Q)         0.141     1.354 r  main_genericstandalone_tx_data_half_reg[4]/Q
                         net (fo=1, routed)           0.559     1.913    main_genericstandalone_tx_data_half[4]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.746     2.025    eth_tx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/TXUSRCLK2
                         clock pessimism             -0.532     1.493    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.108     1.601    GTPE2_CHANNEL
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_tx_half_unbuf
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_1/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/TXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            1.592         16.000      14.408     BUFHCE_X1Y36        BUFH_1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X62Y157       main_genericstandalone_tx_data_half_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[10]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[12]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[13]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3     MMCME2_BASE_1/CLKOUT0
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X62Y157       main_genericstandalone_tx_data_half_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[11]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[13]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[14]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[16]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[17]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X62Y157       main_genericstandalone_tx_data_half_reg[18]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X62Y157       main_genericstandalone_tx_data_half_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X62Y157       main_genericstandalone_tx_data_half_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y156       main_genericstandalone_tx_data_half_reg[12]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[13]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X65Y155       main_genericstandalone_tx_data_half_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[16]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X64Y155       main_genericstandalone_tx_data_half_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_unbuf
  To Clock:  main_genericstandalone_clk_tx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.920ns (42.421%)  route 3.963ns (57.579%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.125     5.579 f  storage_3_reg/DOADO[24]
                         net (fo=1, routed)           1.032     6.611    storage_3_reg_n_11
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.105     6.716 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=1, routed)           0.430     7.145    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X5Y163         LUT2 (Prop_lut2_I0_O)        0.108     7.253 f  main_genericstandalone_crc32_inserter_reg[30]_i_2/O
                         net (fo=11, routed)          0.457     7.710    main_genericstandalone_padding_inserter_source_payload_data[0]
    SLICE_X5Y160         LUT6 (Prop_lut6_I0_O)        0.267     7.977 f  g0_b0__0_i_8/O
                         net (fo=1, routed)           0.537     8.515    g0_b0__0_i_8_n_0
    SLICE_X9Y160         LUT6 (Prop_lut6_I2_O)        0.105     8.620 f  g0_b0__0_i_1/O
                         net (fo=11, routed)          0.820     9.440    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.105     9.545 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.253     9.797    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X15Y160        LUT2 (Prop_lut2_I1_O)        0.105     9.902 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.435    10.337    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X16Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X16Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[0]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X16Y159        FDRE (Setup_fdre_C_R)       -0.352    10.969    main_genericstandalone_pcs_transmitpath_code6b_reg[0]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.920ns (42.421%)  route 3.963ns (57.579%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.125     5.579 f  storage_3_reg/DOADO[24]
                         net (fo=1, routed)           1.032     6.611    storage_3_reg_n_11
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.105     6.716 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=1, routed)           0.430     7.145    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X5Y163         LUT2 (Prop_lut2_I0_O)        0.108     7.253 f  main_genericstandalone_crc32_inserter_reg[30]_i_2/O
                         net (fo=11, routed)          0.457     7.710    main_genericstandalone_padding_inserter_source_payload_data[0]
    SLICE_X5Y160         LUT6 (Prop_lut6_I0_O)        0.267     7.977 f  g0_b0__0_i_8/O
                         net (fo=1, routed)           0.537     8.515    g0_b0__0_i_8_n_0
    SLICE_X9Y160         LUT6 (Prop_lut6_I2_O)        0.105     8.620 f  g0_b0__0_i_1/O
                         net (fo=11, routed)          0.820     9.440    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.105     9.545 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.253     9.797    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X15Y160        LUT2 (Prop_lut2_I1_O)        0.105     9.902 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.435    10.337    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X16Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X16Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[1]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X16Y159        FDRE (Setup_fdre_C_R)       -0.352    10.969    main_genericstandalone_pcs_transmitpath_code6b_reg[1]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.920ns (42.421%)  route 3.963ns (57.579%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.125     5.579 f  storage_3_reg/DOADO[24]
                         net (fo=1, routed)           1.032     6.611    storage_3_reg_n_11
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.105     6.716 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=1, routed)           0.430     7.145    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X5Y163         LUT2 (Prop_lut2_I0_O)        0.108     7.253 f  main_genericstandalone_crc32_inserter_reg[30]_i_2/O
                         net (fo=11, routed)          0.457     7.710    main_genericstandalone_padding_inserter_source_payload_data[0]
    SLICE_X5Y160         LUT6 (Prop_lut6_I0_O)        0.267     7.977 f  g0_b0__0_i_8/O
                         net (fo=1, routed)           0.537     8.515    g0_b0__0_i_8_n_0
    SLICE_X9Y160         LUT6 (Prop_lut6_I2_O)        0.105     8.620 f  g0_b0__0_i_1/O
                         net (fo=11, routed)          0.820     9.440    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.105     9.545 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.253     9.797    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X15Y160        LUT2 (Prop_lut2_I1_O)        0.105     9.902 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.435    10.337    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X16Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X16Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[2]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X16Y159        FDRE (Setup_fdre_C_R)       -0.352    10.969    main_genericstandalone_pcs_transmitpath_code6b_reg[2]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 2.920ns (42.421%)  route 3.963ns (57.579%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.125     5.579 f  storage_3_reg/DOADO[24]
                         net (fo=1, routed)           1.032     6.611    storage_3_reg_n_11
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.105     6.716 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=1, routed)           0.430     7.145    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X5Y163         LUT2 (Prop_lut2_I0_O)        0.108     7.253 f  main_genericstandalone_crc32_inserter_reg[30]_i_2/O
                         net (fo=11, routed)          0.457     7.710    main_genericstandalone_padding_inserter_source_payload_data[0]
    SLICE_X5Y160         LUT6 (Prop_lut6_I0_O)        0.267     7.977 f  g0_b0__0_i_8/O
                         net (fo=1, routed)           0.537     8.515    g0_b0__0_i_8_n_0
    SLICE_X9Y160         LUT6 (Prop_lut6_I2_O)        0.105     8.620 f  g0_b0__0_i_1/O
                         net (fo=11, routed)          0.820     9.440    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.105     9.545 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.253     9.797    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X15Y160        LUT2 (Prop_lut2_I1_O)        0.105     9.902 r  main_genericstandalone_pcs_transmitpath_code6b[3]_i_1/O
                         net (fo=4, routed)           0.435    10.337    main_genericstandalone_pcs_transmitpath_code6b[3]_i_1_n_0
    SLICE_X16Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X16Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[3]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X16Y159        FDRE (Setup_fdre_C_R)       -0.352    10.969    main_genericstandalone_pcs_transmitpath_code6b_reg[3]
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_unbalanced_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 2.920ns (44.329%)  route 3.667ns (55.671%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.125     5.579 f  storage_3_reg/DOADO[24]
                         net (fo=1, routed)           1.032     6.611    storage_3_reg_n_11
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.105     6.716 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=1, routed)           0.430     7.145    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X5Y163         LUT2 (Prop_lut2_I0_O)        0.108     7.253 f  main_genericstandalone_crc32_inserter_reg[30]_i_2/O
                         net (fo=11, routed)          0.457     7.710    main_genericstandalone_padding_inserter_source_payload_data[0]
    SLICE_X5Y160         LUT6 (Prop_lut6_I0_O)        0.267     7.977 f  g0_b0__0_i_8/O
                         net (fo=1, routed)           0.537     8.515    g0_b0__0_i_8_n_0
    SLICE_X9Y160         LUT6 (Prop_lut6_I2_O)        0.105     8.620 f  g0_b0__0_i_1/O
                         net (fo=11, routed)          0.820     9.440    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.105     9.545 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.391     9.936    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X11Y159        LUT6 (Prop_lut6_I5_O)        0.105    10.041 r  g0_b0__1/O
                         net (fo=1, routed)           0.000    10.041    g0_b0__1_n_0
    SLICE_X11Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_unbalanced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.657    11.021    eth_tx_clk
    SLICE_X11Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_unbalanced_reg/C
                         clock pessimism              0.354    11.375    
                         clock uncertainty           -0.053    11.322    
    SLICE_X11Y159        FDRE (Setup_fdre_C_D)        0.030    11.352    main_genericstandalone_pcs_transmitpath_code6b_unbalanced_reg
  -------------------------------------------------------------------
                         required time                         11.352    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_flip_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 2.920ns (44.392%)  route 3.658ns (55.608%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.125     5.579 f  storage_3_reg/DOADO[24]
                         net (fo=1, routed)           1.032     6.611    storage_3_reg_n_11
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.105     6.716 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=1, routed)           0.430     7.145    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X5Y163         LUT2 (Prop_lut2_I0_O)        0.108     7.253 f  main_genericstandalone_crc32_inserter_reg[30]_i_2/O
                         net (fo=11, routed)          0.457     7.710    main_genericstandalone_padding_inserter_source_payload_data[0]
    SLICE_X5Y160         LUT6 (Prop_lut6_I0_O)        0.267     7.977 f  g0_b0__0_i_8/O
                         net (fo=1, routed)           0.537     8.515    g0_b0__0_i_8_n_0
    SLICE_X9Y160         LUT6 (Prop_lut6_I2_O)        0.105     8.620 f  g0_b0__0_i_1/O
                         net (fo=11, routed)          0.820     9.440    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.105     9.545 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.382     9.926    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X14Y159        LUT6 (Prop_lut6_I5_O)        0.105    10.031 r  g0_b0__2/O
                         net (fo=1, routed)           0.000    10.031    g0_b0__2_n_0
    SLICE_X14Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_flip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X14Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_flip_reg/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X14Y159        FDRE (Setup_fdre_C_D)        0.072    11.393    main_genericstandalone_pcs_transmitpath_code6b_flip_reg
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 2.920ns (44.419%)  route 3.654ns (55.581%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.125     5.579 f  storage_3_reg/DOADO[24]
                         net (fo=1, routed)           1.032     6.611    storage_3_reg_n_11
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.105     6.716 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=1, routed)           0.430     7.145    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X5Y163         LUT2 (Prop_lut2_I0_O)        0.108     7.253 f  main_genericstandalone_crc32_inserter_reg[30]_i_2/O
                         net (fo=11, routed)          0.457     7.710    main_genericstandalone_padding_inserter_source_payload_data[0]
    SLICE_X5Y160         LUT6 (Prop_lut6_I0_O)        0.267     7.977 f  g0_b0__0_i_8/O
                         net (fo=1, routed)           0.537     8.515    g0_b0__0_i_8_n_0
    SLICE_X9Y160         LUT6 (Prop_lut6_I2_O)        0.105     8.620 f  g0_b0__0_i_1/O
                         net (fo=11, routed)          0.820     9.440    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.105     9.545 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.378     9.922    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X14Y159        LUT6 (Prop_lut6_I5_O)        0.105    10.027 r  g0_b4__0/O
                         net (fo=1, routed)           0.000    10.027    g0_b4__0_n_0
    SLICE_X14Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X14Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[4]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X14Y159        FDRE (Setup_fdre_C_D)        0.076    11.397    main_genericstandalone_pcs_transmitpath_code6b_reg[4]
  -------------------------------------------------------------------
                         required time                         11.397    
                         arrival time                         -10.027    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_code6b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 2.920ns (44.532%)  route 3.637ns (55.468%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.125     5.579 f  storage_3_reg/DOADO[24]
                         net (fo=1, routed)           1.032     6.611    storage_3_reg_n_11
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.105     6.716 f  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=1, routed)           0.430     7.145    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X5Y163         LUT2 (Prop_lut2_I0_O)        0.108     7.253 f  main_genericstandalone_crc32_inserter_reg[30]_i_2/O
                         net (fo=11, routed)          0.457     7.710    main_genericstandalone_padding_inserter_source_payload_data[0]
    SLICE_X5Y160         LUT6 (Prop_lut6_I0_O)        0.267     7.977 f  g0_b0__0_i_8/O
                         net (fo=1, routed)           0.537     8.515    g0_b0__0_i_8_n_0
    SLICE_X9Y160         LUT6 (Prop_lut6_I2_O)        0.105     8.620 f  g0_b0__0_i_1/O
                         net (fo=11, routed)          0.820     9.440    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X13Y160        LUT6 (Prop_lut6_I2_O)        0.105     9.545 r  g0_b0__1_i_1/O
                         net (fo=5, routed)           0.361     9.906    main_genericstandalone_pcs_transmitpath_code6b1
    SLICE_X14Y159        LUT6 (Prop_lut6_I5_O)        0.105    10.011 r  g0_b5/O
                         net (fo=1, routed)           0.000    10.011    g0_b5_n_0
    SLICE_X14Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X14Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_code6b_reg[5]/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X14Y159        FDRE (Setup_fdre_C_D)        0.074    11.395    main_genericstandalone_pcs_transmitpath_code6b_reg[5]
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.441ns  (logic 2.920ns (45.336%)  route 3.521ns (54.664%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.125     5.579 r  storage_3_reg/DOADO[24]
                         net (fo=1, routed)           1.032     6.611    storage_3_reg_n_11
    SLICE_X5Y160         LUT6 (Prop_lut6_I1_O)        0.105     6.716 r  main_genericstandalone_crc32_inserter_reg[30]_i_4/O
                         net (fo=1, routed)           0.430     7.145    main_genericstandalone_crc32_inserter_reg[30]_i_4_n_0
    SLICE_X5Y163         LUT2 (Prop_lut2_I0_O)        0.108     7.253 r  main_genericstandalone_crc32_inserter_reg[30]_i_2/O
                         net (fo=11, routed)          0.457     7.710    main_genericstandalone_padding_inserter_source_payload_data[0]
    SLICE_X5Y160         LUT6 (Prop_lut6_I0_O)        0.267     7.977 r  g0_b0__0_i_8/O
                         net (fo=1, routed)           0.537     8.515    g0_b0__0_i_8_n_0
    SLICE_X9Y160         LUT6 (Prop_lut6_I2_O)        0.105     8.620 r  g0_b0__0_i_1/O
                         net (fo=11, routed)          0.635     9.255    main_genericstandalone_pcs_transmitpath_d0[0]
    SLICE_X13Y159        LUT6 (Prop_lut6_I2_O)        0.105     9.360 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_2/O
                         net (fo=1, routed)           0.430     9.790    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_2_n_0
    SLICE_X15Y159        LUT4 (Prop_lut4_I0_O)        0.105     9.895 r  main_genericstandalone_pcs_transmitpath_alt7_rd1_i_1/O
                         net (fo=1, routed)           0.000     9.895    main_genericstandalone_pcs_transmitpath_alt7_rd1_i_1_n_0
    SLICE_X15Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X15Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd1_reg/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X15Y159        FDRE (Setup_fdre_C_D)        0.030    11.351    main_genericstandalone_pcs_transmitpath_alt7_rd1_reg
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -9.895    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 storage_3_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_unbuf rise@8.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 2.860ns (44.298%)  route 3.596ns (55.702%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 11.020 - 8.000 ) 
    Source Clock Delay      (SCD):    3.454ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     0.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     0.733 r  BUFH/O
                         net (fo=1, routed)           0.718     1.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084     2.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106     2.718 r  BUFH_2/O
                         net (fo=206, routed)         0.736     3.454    eth_tx_clk
    RAMB36_X0Y32         RAMB36E1                                     r  storage_3_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.125     5.579 f  storage_3_reg/DOADO[19]
                         net (fo=1, routed)           0.887     6.466    storage_3_reg_n_16
    SLICE_X7Y164         LUT6 (Prop_lut6_I0_O)        0.105     6.571 f  main_genericstandalone_crc32_inserter_reg[30]_i_5/O
                         net (fo=1, routed)           0.357     6.928    main_genericstandalone_crc32_inserter_reg[30]_i_5_n_0
    SLICE_X6Y165         LUT2 (Prop_lut2_I0_O)        0.105     7.033 f  main_genericstandalone_crc32_inserter_reg[30]_i_3/O
                         net (fo=9, routed)           0.349     7.382    main_genericstandalone_padding_inserter_source_payload_data[3]
    SLICE_X5Y164         LUT6 (Prop_lut6_I1_O)        0.105     7.487 f  g0_b0__0_i_14/O
                         net (fo=1, routed)           0.734     8.221    g0_b0__0_i_14_n_0
    SLICE_X10Y160        LUT5 (Prop_lut5_I4_O)        0.105     8.326 f  g0_b0__0_i_4/O
                         net (fo=11, routed)          0.595     8.920    main_genericstandalone_pcs_transmitpath_d0[3]
    SLICE_X13Y159        LUT2 (Prop_lut2_I0_O)        0.105     9.025 f  main_genericstandalone_pcs_transmitpath_alt7_rd0_i_3/O
                         net (fo=1, routed)           0.317     9.343    main_genericstandalone_pcs_transmitpath_alt7_rd0_i_3_n_0
    SLICE_X13Y159        LUT6 (Prop_lut6_I4_O)        0.105     9.448 f  main_genericstandalone_pcs_transmitpath_alt7_rd0_i_2/O
                         net (fo=1, routed)           0.357     9.805    main_genericstandalone_pcs_transmitpath_alt7_rd0_i_2_n_0
    SLICE_X12Y159        LUT3 (Prop_lut3_I0_O)        0.105     9.910 r  main_genericstandalone_pcs_transmitpath_alt7_rd0_i_1/O
                         net (fo=1, routed)           0.000     9.910    main_genericstandalone_pcs_transmitpath_alt7_rd0_i_1_n_0
    SLICE_X12Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519     8.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069     8.588 r  BUFH/O
                         net (fo=1, routed)           0.681     9.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.342 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.953    10.295    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.069    10.364 r  BUFH_2/O
                         net (fo=206, routed)         0.656    11.020    eth_tx_clk
    SLICE_X12Y159        FDRE                                         r  main_genericstandalone_pcs_transmitpath_alt7_rd0_reg/C
                         clock pessimism              0.354    11.374    
                         clock uncertainty           -0.053    11.321    
    SLICE_X12Y159        FDRE (Setup_fdre_C_D)        0.072    11.393    main_genericstandalone_pcs_transmitpath_alt7_rd0_reg
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  1.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.310     1.247    eth_tx_clk
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.141     1.388 r  builder_xilinxmultiregimpl9_regs0_reg[6]/Q
                         net (fo=1, routed)           0.055     1.443    builder_xilinxmultiregimpl9_regs0[6]
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.539     1.818    eth_tx_clk
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/C
                         clock pessimism             -0.571     1.247    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.078     1.325    builder_xilinxmultiregimpl9_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.311     1.248    eth_tx_clk
    SLICE_X1Y159         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  builder_xilinxmultiregimpl9_regs0_reg[5]/Q
                         net (fo=1, routed)           0.055     1.444    builder_xilinxmultiregimpl9_regs0[5]
    SLICE_X1Y159         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.540     1.819    eth_tx_clk
    SLICE_X1Y159         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[5]/C
                         clock pessimism             -0.571     1.248    
    SLICE_X1Y159         FDRE (Hold_fdre_C_D)         0.076     1.324    builder_xilinxmultiregimpl9_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.310     1.247    eth_tx_clk
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.141     1.388 r  builder_xilinxmultiregimpl9_regs0_reg[2]/Q
                         net (fo=1, routed)           0.055     1.443    builder_xilinxmultiregimpl9_regs0[2]
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.539     1.818    eth_tx_clk
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[2]/C
                         clock pessimism             -0.571     1.247    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.076     1.323    builder_xilinxmultiregimpl9_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.311     1.248    eth_tx_clk
    SLICE_X1Y159         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  builder_xilinxmultiregimpl9_regs0_reg[3]/Q
                         net (fo=1, routed)           0.055     1.444    builder_xilinxmultiregimpl9_regs0[3]
    SLICE_X1Y159         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.540     1.819    eth_tx_clk
    SLICE_X1Y159         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[3]/C
                         clock pessimism             -0.571     1.248    
    SLICE_X1Y159         FDRE (Hold_fdre_C_D)         0.075     1.323    builder_xilinxmultiregimpl9_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl1_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl1_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.278     1.215    eth_tx_clk
    SLICE_X25Y187        FDRE                                         r  builder_xilinxmultiregimpl1_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y187        FDRE (Prop_fdre_C_Q)         0.141     1.356 r  builder_xilinxmultiregimpl1_regs0_reg/Q
                         net (fo=1, routed)           0.055     1.411    builder_xilinxmultiregimpl1_regs0
    SLICE_X25Y187        FDRE                                         r  builder_xilinxmultiregimpl1_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.505     1.784    eth_tx_clk
    SLICE_X25Y187        FDRE                                         r  builder_xilinxmultiregimpl1_regs1_reg/C
                         clock pessimism             -0.569     1.215    
    SLICE_X25Y187        FDRE (Hold_fdre_C_D)         0.075     1.290    builder_xilinxmultiregimpl1_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl2_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl2_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.274     1.211    eth_tx_clk
    SLICE_X19Y169        FDRE                                         r  builder_xilinxmultiregimpl2_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDRE (Prop_fdre_C_Q)         0.141     1.352 r  builder_xilinxmultiregimpl2_regs0_reg/Q
                         net (fo=1, routed)           0.055     1.407    builder_xilinxmultiregimpl2_regs0
    SLICE_X19Y169        FDRE                                         r  builder_xilinxmultiregimpl2_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.500     1.779    eth_tx_clk
    SLICE_X19Y169        FDRE                                         r  builder_xilinxmultiregimpl2_regs1_reg/C
                         clock pessimism             -0.568     1.211    
    SLICE_X19Y169        FDRE (Hold_fdre_C_D)         0.075     1.286    builder_xilinxmultiregimpl2_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.310     1.247    eth_tx_clk
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.141     1.388 r  builder_xilinxmultiregimpl9_regs0_reg[0]/Q
                         net (fo=1, routed)           0.055     1.443    builder_xilinxmultiregimpl9_regs0[0]
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.539     1.818    eth_tx_clk
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[0]/C
                         clock pessimism             -0.571     1.247    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.075     1.322    builder_xilinxmultiregimpl9_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.311     1.248    eth_tx_clk
    SLICE_X1Y159         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y159         FDRE (Prop_fdre_C_Q)         0.141     1.389 r  builder_xilinxmultiregimpl9_regs0_reg[4]/Q
                         net (fo=1, routed)           0.055     1.444    builder_xilinxmultiregimpl9_regs0[4]
    SLICE_X1Y159         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.540     1.819    eth_tx_clk
    SLICE_X1Y159         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[4]/C
                         clock pessimism             -0.571     1.248    
    SLICE_X1Y159         FDRE (Hold_fdre_C_D)         0.071     1.319    builder_xilinxmultiregimpl9_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl3_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl3_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.274     1.211    eth_tx_clk
    SLICE_X19Y169        FDRE                                         r  builder_xilinxmultiregimpl3_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDRE (Prop_fdre_C_Q)         0.141     1.352 r  builder_xilinxmultiregimpl3_regs0_reg/Q
                         net (fo=1, routed)           0.055     1.407    builder_xilinxmultiregimpl3_regs0
    SLICE_X19Y169        FDRE                                         r  builder_xilinxmultiregimpl3_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.500     1.779    eth_tx_clk
    SLICE_X19Y169        FDRE                                         r  builder_xilinxmultiregimpl3_regs1_reg/C
                         clock pessimism             -0.568     1.211    
    SLICE_X19Y169        FDRE (Hold_fdre_C_D)         0.071     1.282    builder_xilinxmultiregimpl3_regs1_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl9_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl9_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.310     1.247    eth_tx_clk
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y160         FDRE (Prop_fdre_C_Q)         0.141     1.388 r  builder_xilinxmultiregimpl9_regs0_reg[1]/Q
                         net (fo=1, routed)           0.055     1.443    builder_xilinxmultiregimpl9_regs0[1]
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_2/O
                         net (fo=206, routed)         0.539     1.818    eth_tx_clk
    SLICE_X1Y160         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[1]/C
                         clock pessimism             -0.571     1.247    
    SLICE_X1Y160         FDRE (Hold_fdre_C_D)         0.071     1.318    builder_xilinxmultiregimpl9_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_clk_tx_unbuf
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y32     storage_3_reg/CLKARDCLK
Min Period        n/a     BUFH/I              n/a            1.592         8.000       6.408      BUFHCE_X0Y37     BUFH_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X12Y156    FDPE_4/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X12Y156    FDPE_5/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y163     FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y163     FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y163     FSM_onehot_builder_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X6Y163     FSM_onehot_builder_liteethmacpreambleinserter_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X16Y164    builder_a7_1000basex_fsm_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y163     FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y163     FSM_onehot_builder_liteethmaccrc32inserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y163     FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y163     FSM_onehot_builder_liteethmaccrc32inserter_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y163     FSM_onehot_builder_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y163     FSM_onehot_builder_liteethmacpreambleinserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y163     FSM_onehot_builder_liteethmacpreambleinserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X6Y163     FSM_onehot_builder_liteethmacpreambleinserter_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y164    builder_a7_1000basex_fsm_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y164    builder_a7_1000basex_fsm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y157    main_genericstandalone_buf_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y157    main_genericstandalone_buf_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y157    main_genericstandalone_buf_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y157    main_genericstandalone_buf_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y157    main_genericstandalone_buf_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y157    main_genericstandalone_buf_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X45Y157    main_genericstandalone_buf_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X50Y157    main_genericstandalone_buf_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X51Y157    main_genericstandalone_buf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X51Y157    main_genericstandalone_buf_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_tx_mmcm_fb
  To Clock:  main_genericstandalone_tx_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_genericstandalone_tx_mmcm_fb
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { MMCME2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y3  MMCME2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  si5324_clkout_fabric_p
  To Clock:  si5324_clkout_fabric_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5324_clkout_fabric_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { si5324_clkout_fabric_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN2  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Max Period        n/a     PLLE2_ADV/CLKIN2  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Low Pulse Width   Slow    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
Low Pulse Width   Fast    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
High Pulse Width  Slow    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2
High Pulse Width  Fast    PLLE2_ADV/CLKIN2  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKIN2



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_fb_clk
  To Clock:  main_rtio_crg_fb_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_fb_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_rtio_clk
  To Clock:  main_rtio_crg_rtio_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_urukulmonitor011_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.398ns (5.477%)  route 6.868ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 12.706 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=10886, routed)       1.352     4.976    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE (Prop_fdpe_C_Q)         0.398     5.374 r  FDPE_13/Q
                         net (fo=3139, routed)        6.868    12.243    rio_phy_rst
    SLICE_X61Y52         FDRE                                         r  main_urukulmonitor011_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=10886, routed)       1.261    12.706    rtio_clk
    SLICE_X61Y52         FDRE                                         r  main_urukulmonitor011_reg[11]/C
                         clock pessimism              0.178    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X61Y52         FDRE (Setup_fdre_C_R)       -0.479    12.348    main_urukulmonitor011_reg[11]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_urukulmonitor011_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.398ns (5.477%)  route 6.868ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 12.706 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=10886, routed)       1.352     4.976    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE (Prop_fdpe_C_Q)         0.398     5.374 r  FDPE_13/Q
                         net (fo=3139, routed)        6.868    12.243    rio_phy_rst
    SLICE_X61Y52         FDRE                                         r  main_urukulmonitor011_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=10886, routed)       1.261    12.706    rtio_clk
    SLICE_X61Y52         FDRE                                         r  main_urukulmonitor011_reg[30]/C
                         clock pessimism              0.178    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X61Y52         FDRE (Setup_fdre_C_R)       -0.479    12.348    main_urukulmonitor011_reg[30]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_urukulmonitor03_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.398ns (5.477%)  route 6.868ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 12.706 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=10886, routed)       1.352     4.976    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE (Prop_fdpe_C_Q)         0.398     5.374 r  FDPE_13/Q
                         net (fo=3139, routed)        6.868    12.243    rio_phy_rst
    SLICE_X61Y52         FDRE                                         r  main_urukulmonitor03_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=10886, routed)       1.261    12.706    rtio_clk
    SLICE_X61Y52         FDRE                                         r  main_urukulmonitor03_reg[11]/C
                         clock pessimism              0.178    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X61Y52         FDRE (Setup_fdre_C_R)       -0.479    12.348    main_urukulmonitor03_reg[11]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_urukulmonitor07_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.398ns (5.477%)  route 6.868ns (94.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 12.706 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=10886, routed)       1.352     4.976    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE (Prop_fdpe_C_Q)         0.398     5.374 r  FDPE_13/Q
                         net (fo=3139, routed)        6.868    12.243    rio_phy_rst
    SLICE_X61Y52         FDRE                                         r  main_urukulmonitor07_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=10886, routed)       1.261    12.706    rtio_clk
    SLICE_X61Y52         FDRE                                         r  main_urukulmonitor07_reg[6]/C
                         clock pessimism              0.178    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X61Y52         FDRE (Setup_fdre_C_R)       -0.479    12.348    main_urukulmonitor07_reg[6]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            OSERDESE2_64/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 0.398ns (5.553%)  route 6.769ns (94.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 12.781 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=10886, routed)       1.352     4.976    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE (Prop_fdpe_C_Q)         0.398     5.374 r  FDPE_13/Q
                         net (fo=3139, routed)        6.769    12.143    rio_phy_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  OSERDESE2_64/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=10886, routed)       1.335    12.781    rtio_clk
    OLOGIC_X1Y54         OSERDESE2                                    r  OSERDESE2_64/CLKDIV
                         clock pessimism              0.178    12.959    
                         clock uncertainty           -0.058    12.902    
    OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.643    12.259    OSERDESE2_64
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_urukulmonitor0_data7_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 0.398ns (5.556%)  route 6.766ns (94.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 12.706 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=10886, routed)       1.352     4.976    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE (Prop_fdpe_C_Q)         0.398     5.374 r  FDPE_13/Q
                         net (fo=3139, routed)        6.766    12.140    rio_phy_rst
    SLICE_X60Y53         FDRE                                         r  main_urukulmonitor0_data7_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=10886, routed)       1.261    12.706    rtio_clk
    SLICE_X60Y53         FDRE                                         r  main_urukulmonitor0_data7_reg[11]/C
                         clock pessimism              0.178    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X60Y53         FDRE (Setup_fdre_C_R)       -0.550    12.277    main_urukulmonitor0_data7_reg[11]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_urukulmonitor0_data7_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 0.398ns (5.556%)  route 6.766ns (94.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 12.706 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=10886, routed)       1.352     4.976    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE (Prop_fdpe_C_Q)         0.398     5.374 r  FDPE_13/Q
                         net (fo=3139, routed)        6.766    12.140    rio_phy_rst
    SLICE_X60Y53         FDRE                                         r  main_urukulmonitor0_data7_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=10886, routed)       1.261    12.706    rtio_clk
    SLICE_X60Y53         FDRE                                         r  main_urukulmonitor0_data7_reg[20]/C
                         clock pessimism              0.178    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X60Y53         FDRE (Setup_fdre_C_R)       -0.550    12.277    main_urukulmonitor0_data7_reg[20]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_urukulmonitor0_data7_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 0.398ns (5.556%)  route 6.766ns (94.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 12.706 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=10886, routed)       1.352     4.976    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE (Prop_fdpe_C_Q)         0.398     5.374 r  FDPE_13/Q
                         net (fo=3139, routed)        6.766    12.140    rio_phy_rst
    SLICE_X60Y53         FDRE                                         r  main_urukulmonitor0_data7_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=10886, routed)       1.261    12.706    rtio_clk
    SLICE_X60Y53         FDRE                                         r  main_urukulmonitor0_data7_reg[25]/C
                         clock pessimism              0.178    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X60Y53         FDRE (Setup_fdre_C_R)       -0.550    12.277    main_urukulmonitor0_data7_reg[25]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_urukulmonitor0_data7_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 0.398ns (5.556%)  route 6.766ns (94.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 12.706 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=10886, routed)       1.352     4.976    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE (Prop_fdpe_C_Q)         0.398     5.374 r  FDPE_13/Q
                         net (fo=3139, routed)        6.766    12.140    rio_phy_rst
    SLICE_X60Y53         FDRE                                         r  main_urukulmonitor0_data7_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=10886, routed)       1.261    12.706    rtio_clk
    SLICE_X60Y53         FDRE                                         r  main_urukulmonitor0_data7_reg[29]/C
                         clock pessimism              0.178    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X60Y53         FDRE (Setup_fdre_C_R)       -0.550    12.277    main_urukulmonitor0_data7_reg[29]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 FDPE_13/C
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_urukulmonitor0_data7_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_rtio_crg_rtio_clk rise@8.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 0.398ns (5.556%)  route 6.766ns (94.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 12.706 - 8.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.946     0.946 r  IBUFGDS/O
                         net (fo=1, routed)           1.080     2.026    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.078     2.104 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.439     3.543    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.624 r  BUFG_8/O
                         net (fo=10886, routed)       1.352     4.976    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE (Prop_fdpe_C_Q)         0.398     5.374 r  FDPE_13/Q
                         net (fo=3139, routed)        6.766    12.140    rio_phy_rst
    SLICE_X60Y53         FDRE                                         r  main_urukulmonitor0_data7_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      8.000     8.000 r  
    Y18                                               0.000     8.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     8.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.905     8.905 r  IBUFGDS/O
                         net (fo=1, routed)           1.019     9.924    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.074     9.998 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.371    11.369    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    11.446 r  BUFG_8/O
                         net (fo=10886, routed)       1.261    12.706    rtio_clk
    SLICE_X60Y53         FDRE                                         r  main_urukulmonitor0_data7_reg[30]/C
                         clock pessimism              0.178    12.885    
                         clock uncertainty           -0.058    12.827    
    SLICE_X60Y53         FDRE (Setup_fdre_C_R)       -0.550    12.277    main_urukulmonitor0_data7_reg[30]
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -12.140    
  -------------------------------------------------------------------
                         slack                                  0.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_asyncfifobuffered1_dout_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_gates_record1_payload_data1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.667%)  route 0.195ns (60.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.556     2.024    rtio_clk
    SLICE_X55Y82         FDRE                                         r  main_rtio_core_outputs_asyncfifobuffered1_dout_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.128     2.152 r  main_rtio_core_outputs_asyncfifobuffered1_dout_reg[96]/Q
                         net (fo=1, routed)           0.195     2.347    main_rtio_core_outputs_gates_record1_payload_data0[12]
    SLICE_X50Y80         FDRE                                         r  main_rtio_core_outputs_gates_record1_payload_data1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=10886, routed)       0.823     2.419    rtio_clk
    SLICE_X50Y80         FDRE                                         r  main_rtio_core_outputs_gates_record1_payload_data1_reg[12]/C
                         clock pessimism             -0.133     2.286    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.010     2.296    main_rtio_core_outputs_gates_record1_payload_data1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 main_urukulmonitor1_data6_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_urukulmonitor16_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.069%)  route 0.196ns (56.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.554     2.022    rtio_clk
    SLICE_X54Y69         FDRE                                         r  main_urukulmonitor1_data6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.148     2.170 r  main_urukulmonitor1_data6_reg[8]/Q
                         net (fo=1, routed)           0.196     2.365    main_urukulmonitor1_data6_reg_n_0_[8]
    SLICE_X51Y67         FDRE                                         r  main_urukulmonitor16_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=10886, routed)       0.825     2.421    rtio_clk
    SLICE_X51Y67         FDRE                                         r  main_urukulmonitor16_reg[8]/C
                         clock pessimism             -0.133     2.288    
    SLICE_X51Y67         FDRE (Hold_fdre_C_D)         0.025     2.313    main_urukulmonitor16_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 main_spimaster1_config_cs_polarity1_reg/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_spimaster1_interface_cs3_reg/D
                            (rising edge-triggered cell FDSE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.710%)  route 0.142ns (43.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.682     2.150    rtio_clk
    SLICE_X5Y151         FDRE                                         r  main_spimaster1_config_cs_polarity1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.141     2.291 r  main_spimaster1_config_cs_polarity1_reg/Q
                         net (fo=1, routed)           0.142     2.433    main_spimaster1_config_cs_polarity1
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.045     2.478 r  main_spimaster1_interface_cs3_i_1/O
                         net (fo=1, routed)           0.000     2.478    main_spimaster1_interface_cs3_reg0
    SLICE_X5Y149         FDSE                                         r  main_spimaster1_interface_cs3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=10886, routed)       0.870     2.467    rtio_clk
    SLICE_X5Y149         FDSE                                         r  main_spimaster1_interface_cs3_reg/C
                         clock pessimism             -0.133     2.334    
    SLICE_X5Y149         FDSE (Hold_fdse_C_D)         0.091     2.425    main_spimaster1_interface_cs3_reg
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record21_rec_payload_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record29_rec_payload_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.213ns (49.022%)  route 0.221ns (50.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.561     2.029    rtio_clk
    SLICE_X54Y92         FDRE                                         r  main_rtio_core_outputs_record21_rec_payload_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164     2.193 r  main_rtio_core_outputs_record21_rec_payload_data_reg[31]/Q
                         net (fo=2, routed)           0.221     2.414    main_rtio_core_outputs_record21_rec_payload_data[31]
    SLICE_X51Y94         LUT5 (Prop_lut5_I2_O)        0.049     2.463 r  main_rtio_core_outputs_record29_rec_payload_data[31]_i_1/O
                         net (fo=1, routed)           0.000     2.463    main_rtio_core_outputs_record29_rec_payload_data[31]
    SLICE_X51Y94         FDRE                                         r  main_rtio_core_outputs_record29_rec_payload_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=10886, routed)       0.833     2.429    rtio_clk
    SLICE_X51Y94         FDRE                                         r  main_rtio_core_outputs_record29_rec_payload_data_reg[31]/C
                         clock pessimism             -0.133     2.296    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.107     2.403    main_rtio_core_outputs_record29_rec_payload_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_record1_rec_payload_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_rtio_core_outputs_record9_rec_payload_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.147%)  route 0.212ns (47.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.559     2.027    rtio_clk
    SLICE_X53Y87         FDRE                                         r  main_rtio_core_outputs_record1_rec_payload_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.128     2.155 r  main_rtio_core_outputs_record1_rec_payload_data_reg[15]/Q
                         net (fo=2, routed)           0.212     2.367    main_rtio_core_outputs_record1_rec_payload_data[15]
    SLICE_X47Y88         LUT5 (Prop_lut5_I2_O)        0.103     2.470 r  main_rtio_core_outputs_record9_rec_payload_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.470    main_rtio_core_outputs_record9_rec_payload_data[15]
    SLICE_X47Y88         FDRE                                         r  main_rtio_core_outputs_record9_rec_payload_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=10886, routed)       0.833     2.429    rtio_clk
    SLICE_X47Y88         FDRE                                         r  main_rtio_core_outputs_record9_rec_payload_data_reg[15]/C
                         clock pessimism             -0.133     2.296    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.107     2.403    main_rtio_core_outputs_record9_rec_payload_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_urukulmonitor16_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_mon_bussynchronizer51_ibuffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.020%)  route 0.227ns (63.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.557     2.025    rtio_clk
    SLICE_X51Y67         FDRE                                         r  main_urukulmonitor16_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.128     2.153 r  main_urukulmonitor16_reg[8]/Q
                         net (fo=1, routed)           0.227     2.380    main_urukulmonitor16[8]
    SLICE_X52Y64         FDRE                                         r  main_mon_bussynchronizer51_ibuffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=10886, routed)       0.827     2.423    rtio_clk
    SLICE_X52Y64         FDRE                                         r  main_mon_bussynchronizer51_ibuffer_reg[8]/C
                         clock pessimism             -0.133     2.290    
    SLICE_X52Y64         FDRE (Hold_fdre_C_D)         0.022     2.312    main_mon_bussynchronizer51_ibuffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_spimaster0_spimachine0_sr1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_21_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.190%)  route 0.277ns (59.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.574     2.042    rtio_clk
    SLICE_X11Y99         FDRE                                         r  main_spimaster0_spimachine0_sr1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     2.183 r  main_spimaster0_spimachine0_sr1_reg[22]/Q
                         net (fo=4, routed)           0.110     2.293    main_spimaster0_spimachine0_sr1_reg_n_0_[22]
    SLICE_X10Y99         LUT3 (Prop_lut3_I0_O)        0.045     2.338 r  storage_21_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.167     2.505    storage_21_reg_0_3_18_23/DIB1
    SLICE_X12Y100        RAMD32                                       r  storage_21_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=10886, routed)       0.843     2.439    storage_21_reg_0_3_18_23/WCLK
    SLICE_X12Y100        RAMD32                                       r  storage_21_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.128     2.311    
    SLICE_X12Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     2.435    storage_21_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo7_graycounter14_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_22_reg_0_3_30_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.503%)  route 0.256ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.565     2.033    rtio_clk
    SLICE_X31Y139        FDRE                                         r  main_rtio_core_inputs_asyncfifo7_graycounter14_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_fdre_C_Q)         0.141     2.174 r  main_rtio_core_inputs_asyncfifo7_graycounter14_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.256     2.430    storage_22_reg_0_3_30_31/ADDRD1
    SLICE_X30Y140        RAMD32                                       r  storage_22_reg_0_3_30_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=10886, routed)       0.836     2.433    storage_22_reg_0_3_30_31/WCLK
    SLICE_X30Y140        RAMD32                                       r  storage_22_reg_0_3_30_31/RAMA/CLK
                         clock pessimism             -0.383     2.050    
    SLICE_X30Y140        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.359    storage_22_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo7_graycounter14_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_22_reg_0_3_30_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.503%)  route 0.256ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.565     2.033    rtio_clk
    SLICE_X31Y139        FDRE                                         r  main_rtio_core_inputs_asyncfifo7_graycounter14_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_fdre_C_Q)         0.141     2.174 r  main_rtio_core_inputs_asyncfifo7_graycounter14_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.256     2.430    storage_22_reg_0_3_30_31/ADDRD1
    SLICE_X30Y140        RAMD32                                       r  storage_22_reg_0_3_30_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=10886, routed)       0.836     2.433    storage_22_reg_0_3_30_31/WCLK
    SLICE_X30Y140        RAMD32                                       r  storage_22_reg_0_3_30_31/RAMA_D1/CLK
                         clock pessimism             -0.383     2.050    
    SLICE_X30Y140        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.359    storage_22_reg_0_3_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_rtio_core_inputs_asyncfifo7_graycounter14_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_22_reg_0_3_30_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_rtio_crg_rtio_clk rise@0.000ns - main_rtio_crg_rtio_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.503%)  route 0.256ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     0.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     0.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     0.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     1.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.565     2.033    rtio_clk
    SLICE_X31Y139        FDRE                                         r  main_rtio_core_inputs_asyncfifo7_graycounter14_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y139        FDRE (Prop_fdre_C_Q)         0.141     2.174 r  main_rtio_core_inputs_asyncfifo7_graycounter14_q_binary_reg[1]/Q
                         net (fo=52, routed)          0.256     2.430    storage_22_reg_0_3_30_31/ADDRD1
    SLICE_X30Y140        RAMD32                                       r  storage_22_reg_0_3_30_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock main_rtio_crg_rtio_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     0.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.477     0.477 r  IBUFGDS/O
                         net (fo=1, routed)           0.481     0.958    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.054     1.012 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.556     1.567    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.596 r  BUFG_8/O
                         net (fo=10886, routed)       0.836     2.433    storage_22_reg_0_3_30_31/WCLK
    SLICE_X30Y140        RAMD32                                       r  storage_22_reg_0_3_30_31/RAMB/CLK
                         clock pessimism             -0.383     2.050    
    SLICE_X30Y140        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.359    storage_22_reg_0_3_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_rtio_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y7     storage_14_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y17    storage_15_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y17    storage_16_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y18    storage_17_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y18    storage_18_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y10    storage_7_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y12    storage_7_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y5     storage_9_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y8     storage_9_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y7     storage_10_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y100   storage_19_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y100   storage_19_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y100   storage_19_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y100   storage_19_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y100   storage_19_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y100   storage_19_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y100   storage_19_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X42Y100   storage_19_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y100   storage_20_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y100   storage_20_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y135   storage_22_reg_0_3_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y135   storage_22_reg_0_3_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y135   storage_22_reg_0_3_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y135   storage_22_reg_0_3_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y135   storage_22_reg_0_3_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y135   storage_22_reg_0_3_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y135   storage_22_reg_0_3_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y135   storage_22_reg_0_3_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y98    storage_23_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X30Y98    storage_23_reg_0_3_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_rtio_crg_rtiox4_clk
  To Clock:  main_rtio_crg_rtiox4_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_rtio_crg_rtiox4_clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.000       0.408      BUFGCTRL_X0Y4   BUFG_9/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y76    ISERDESE2_16/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y76    ISERDESE2_16/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y82    ISERDESE2_17/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y82    ISERDESE2_17/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y70    ISERDESE2_18/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y70    ISERDESE2_18/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.000       0.529      ILOGIC_X1Y54    ISERDESE2_19/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.000       0.529      ILOGIC_X1Y54    ISERDESE2_19/CLKB
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.000       0.529      OLOGIC_X1Y72    OSERDESE2_45/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y1  PLLE2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 2.964ns (33.973%)  route 5.761ns (66.027%))
  Logic Levels:           14  (CARRY4=3 LUT2=3 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 10.086 - 8.828 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       1.348     1.348    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/sys_clk
    SLICE_X39Y126        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_fdre_C_Q)         0.379     1.727 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=89, routed)          0.829     2.557    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X35Y124        LUT2 (Prop_lut2_I1_O)        0.123     2.680 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_7/O
                         net (fo=6, routed)           0.644     3.324    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/din[1]
    SLICE_X35Y128        LUT6 (Prop_lut6_I3_O)        0.274     3.598 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/check_way_match[0]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.598    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram_n_66
    SLICE_X35Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.038 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.038    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.228 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=5, routed)           0.531     4.758    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/spr_sr_reg[5]_1[0]
    SLICE_X41Y130        LUT2 (Prop_lut2_I0_O)        0.261     5.019 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_89__0/O
                         net (fo=2, routed)           0.216     5.236    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_89__0_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I1_O)        0.105     5.341 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_11/O
                         net (fo=2, routed)           0.503     5.844    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_11_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I1_O)        0.105     5.949 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_7/O
                         net (fo=1, routed)           0.224     6.172    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_ack
    SLICE_X33Y130        LUT6 (Prop_lut6_I2_O)        0.105     6.277 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_opc_alu_o[3]_i_3/O
                         net (fo=8, routed)           0.506     6.783    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_valid_o
    SLICE_X31Y133        LUT6 (Prop_lut6_I2_O)        0.105     6.888 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=2, routed)           0.126     7.014    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_execute_o3__0
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.105     7.119 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=108, routed)         0.640     7.759    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X31Y129        LUT5 (Prop_lut5_I3_O)        0.105     7.864 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          0.961     8.825    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/ADDRBWRADDR[3]
    SLICE_X28Y139        LUT6 (Prop_lut6_I3_O)        0.105     8.930 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry_i_3/O
                         net (fo=1, routed)           0.000     8.930    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry_i_3_n_0
    SLICE_X28Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.387 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass2_carry/CO[3]
                         net (fo=1, routed)           0.581     9.968    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/dbus_adr_reg[11][0]
    SLICE_X28Y140        LUT2 (Prop_lut2_I0_O)        0.105    10.073 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/bypass_gen.bypass_i_1__0/O
                         net (fo=1, routed)           0.000    10.073    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/state_reg[4]
    SLICE_X28Y140        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=14411, routed)       1.258    10.086    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/sys_clk
    SLICE_X28Y140        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg/C
                         clock pessimism              0.066    10.152    
                         clock uncertainty           -0.056    10.096    
    SLICE_X28Y140        FDRE (Setup_fdre_C_D)        0.030    10.126    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_reg
  -------------------------------------------------------------------
                         required time                         10.126    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 1.391ns (17.049%)  route 6.768ns (82.951%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 10.111 - 8.828 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       1.356     1.356    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/sys_clk
    SLICE_X13Y124        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.379     1.735 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]/Q
                         net (fo=17, routed)          1.600     3.335    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/Q[12]
    SLICE_X37Y138        LUT4 (Prop_lut4_I2_O)        0.115     3.450 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/state[4]_i_14/O
                         net (fo=2, routed)           0.623     4.072    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/spr_access_valid
    SLICE_X37Y137        LUT4 (Prop_lut4_I2_O)        0.267     4.339 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5/O
                         net (fo=1, routed)           0.460     4.800    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5_n_0
    SLICE_X36Y136        LUT6 (Prop_lut6_I4_O)        0.105     4.905 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_2/O
                         net (fo=2, routed)           0.641     5.546    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ctrl_alu_result_o_reg[0]
    SLICE_X44Y131        LUT5 (Prop_lut5_I4_O)        0.105     5.651 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/invalidate_adr[11]_i_1/O
                         net (fo=14, routed)          0.359     6.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/spr_bus_ack_o0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.105     6.115 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/nop_ack_i_3/O
                         net (fo=39, routed)          0.275     6.390    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_ack_reg
    SLICE_X44Y130        LUT5 (Prop_lut5_I2_O)        0.105     6.495 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/nop_ack_i_2/O
                         net (fo=6, routed)           1.228     7.723    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/nop_ack_reg_0
    SLICE_X32Y132        LUT6 (Prop_lut6_I1_O)        0.105     7.828 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_38__2_comp/O
                         net (fo=42, routed)          0.445     8.273    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pc_fetch_reg[31]
    SLICE_X35Y133        LUT3 (Prop_lut3_I1_O)        0.105     8.378 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_2/O
                         net (fo=2, routed)           1.137     9.515    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[6]
    RAMB18_X1Y52         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=14411, routed)       1.283    10.111    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/sys_clk
    RAMB18_X1Y52         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.007    10.118    
                         clock uncertainty           -0.056    10.062    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.490     9.572    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -9.515    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 1.391ns (17.052%)  route 6.766ns (82.948%))
  Logic Levels:           8  (LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 10.111 - 8.828 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       1.356     1.356    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/sys_clk
    SLICE_X13Y124        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.379     1.735 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]/Q
                         net (fo=17, routed)          1.600     3.335    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/Q[12]
    SLICE_X37Y138        LUT4 (Prop_lut4_I2_O)        0.115     3.450 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/state[4]_i_14/O
                         net (fo=2, routed)           0.623     4.072    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/spr_access_valid
    SLICE_X37Y137        LUT4 (Prop_lut4_I2_O)        0.267     4.339 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5/O
                         net (fo=1, routed)           0.460     4.800    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5_n_0
    SLICE_X36Y136        LUT6 (Prop_lut6_I4_O)        0.105     4.905 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_2/O
                         net (fo=2, routed)           0.641     5.546    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ctrl_alu_result_o_reg[0]
    SLICE_X44Y131        LUT5 (Prop_lut5_I4_O)        0.105     5.651 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/invalidate_adr[11]_i_1/O
                         net (fo=14, routed)          0.359     6.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/spr_bus_ack_o0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.105     6.115 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/nop_ack_i_3/O
                         net (fo=39, routed)          0.275     6.390    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_ack_reg
    SLICE_X44Y130        LUT5 (Prop_lut5_I2_O)        0.105     6.495 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/nop_ack_i_2/O
                         net (fo=6, routed)           1.228     7.723    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/nop_ack_reg_0
    SLICE_X32Y132        LUT6 (Prop_lut6_I1_O)        0.105     7.828 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_38__2_comp/O
                         net (fo=42, routed)          0.480     8.308    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pc_fetch_reg[31]
    SLICE_X32Y134        LUT6 (Prop_lut6_I5_O)        0.105     8.413 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_8__3/O
                         net (fo=2, routed)           1.100     9.514    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[0]
    RAMB18_X1Y52         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=14411, routed)       1.283    10.111    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/sys_clk
    RAMB18_X1Y52         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.007    10.118    
                         clock uncertainty           -0.056    10.062    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490     9.572    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 2.507ns (28.819%)  route 6.192ns (71.181%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 10.078 - 8.828 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       1.348     1.348    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/sys_clk
    SLICE_X39Y126        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_fdre_C_Q)         0.379     1.727 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=89, routed)          0.829     2.557    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X35Y124        LUT2 (Prop_lut2_I1_O)        0.123     2.680 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_7/O
                         net (fo=6, routed)           0.644     3.324    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/din[1]
    SLICE_X35Y128        LUT6 (Prop_lut6_I3_O)        0.274     3.598 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/check_way_match[0]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.598    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram_n_66
    SLICE_X35Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.038 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.038    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.228 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=5, routed)           0.531     4.758    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/spr_sr_reg[5]_1[0]
    SLICE_X41Y130        LUT2 (Prop_lut2_I0_O)        0.261     5.019 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_89__0/O
                         net (fo=2, routed)           0.216     5.236    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_89__0_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I1_O)        0.105     5.341 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_11/O
                         net (fo=2, routed)           0.503     5.844    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_11_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I1_O)        0.105     5.949 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_7/O
                         net (fo=1, routed)           0.224     6.172    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_ack
    SLICE_X33Y130        LUT6 (Prop_lut6_I2_O)        0.105     6.277 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_opc_alu_o[3]_i_3/O
                         net (fo=8, routed)           0.506     6.783    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_valid_o
    SLICE_X31Y133        LUT6 (Prop_lut6_I2_O)        0.105     6.888 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=2, routed)           0.126     7.014    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_execute_o3__0
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.105     7.119 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=108, routed)         0.640     7.759    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X31Y129        LUT5 (Prop_lut5_I3_O)        0.105     7.864 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.310     9.175    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/ADDRB1
    SLICE_X34Y133        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     9.280 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14/RAMB/O
                         net (fo=1, routed)           0.663     9.943    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_12_14_n_1
    SLICE_X35Y132        LUT6 (Prop_lut6_I0_O)        0.105    10.048 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    10.048    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[13]
    SLICE_X35Y132        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=14411, routed)       1.250    10.078    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/sys_clk
    SLICE_X35Y132        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[13]/C
                         clock pessimism              0.066    10.144    
                         clock uncertainty           -0.056    10.088    
    SLICE_X35Y132        FDRE (Setup_fdre_C_D)        0.030    10.118    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         10.118    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.126ns  (logic 1.391ns (17.119%)  route 6.735ns (82.881%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 10.111 - 8.828 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       1.356     1.356    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/sys_clk
    SLICE_X13Y124        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.379     1.735 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_reg[12]/Q
                         net (fo=17, routed)          1.600     3.335    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/Q[12]
    SLICE_X37Y138        LUT4 (Prop_lut4_I2_O)        0.115     3.450 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/state[4]_i_14/O
                         net (fo=2, routed)           0.623     4.072    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mor1kx_ctrl_cappuccino/spr_access_valid
    SLICE_X37Y137        LUT4 (Prop_lut4_I2_O)        0.267     4.339 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5/O
                         net (fo=1, routed)           0.460     4.800    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_5_n_0
    SLICE_X36Y136        LUT6 (Prop_lut6_I4_O)        0.105     4.905 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/invalidate_adr[11]_i_2/O
                         net (fo=2, routed)           0.641     5.546    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ctrl_alu_result_o_reg[0]
    SLICE_X44Y131        LUT5 (Prop_lut5_I4_O)        0.105     5.651 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/invalidate_adr[11]_i_1/O
                         net (fo=14, routed)          0.359     6.010    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/spr_bus_ack_o0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.105     6.115 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/nop_ack_i_3/O
                         net (fo=39, routed)          0.275     6.390    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ibus_ack_reg
    SLICE_X44Y130        LUT5 (Prop_lut5_I2_O)        0.105     6.495 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/nop_ack_i_2/O
                         net (fo=6, routed)           1.228     7.723    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/nop_ack_reg_0
    SLICE_X32Y132        LUT6 (Prop_lut6_I1_O)        0.105     7.828 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_38__2_comp/O
                         net (fo=42, routed)          0.438     8.266    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pc_fetch_reg[31]
    SLICE_X35Y133        LUT3 (Prop_lut3_I1_O)        0.105     8.371 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_1/O
                         net (fo=2, routed)           1.111     9.482    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[7]
    RAMB18_X1Y52         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=14411, routed)       1.283    10.111    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/sys_clk
    RAMB18_X1Y52         RAMB18E1                                     r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.007    10.118    
                         clock uncertainty           -0.056    10.062    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.490     9.572    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 2.574ns (31.635%)  route 5.562ns (68.365%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 10.144 - 8.828 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       1.367     1.367    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/sys_clk
    SLICE_X31Y109        FDRE                                         r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.379     1.746 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[11]/Q
                         net (fo=7, routed)           0.896     2.642    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear_reg[31][11]
    SLICE_X40Y113        LUT2 (Prop_lut2_I0_O)        0.125     2.767 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_8__0/O
                         net (fo=6, routed)           0.530     3.298    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/din[38]
    SLICE_X41Y112        LUT6 (Prop_lut6_I3_O)        0.275     3.573 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     3.573    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13][2]
    SLICE_X41Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.905 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.905    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.003 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.003    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.219 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.339     4.558    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.309     4.867 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_8/O
                         net (fo=1, routed)           0.243     5.110    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_8_n_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.105     5.215 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=1, routed)           0.349     5.563    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I0_O)        0.105     5.668 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_3__0/O
                         net (fo=2, routed)           0.125     5.793    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pending_reg
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.898 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.128     6.027    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X43Y111        LUT6 (Prop_lut6_I2_O)        0.105     6.132 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_opc_alu_o[3]_i_3__0/O
                         net (fo=7, routed)           0.582     6.714    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/execute_valid_o
    SLICE_X37Y108        LUT3 (Prop_lut3_I1_O)        0.105     6.819 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/execute_opc_alu_o[3]_i_1__0/O
                         net (fo=248, routed)         0.287     7.106    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.105     7.211 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_6__0/O
                         net (fo=11, routed)          0.576     7.786    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_fetch_o
    SLICE_X31Y102        LUT6 (Prop_lut6_I5_O)        0.105     7.891 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_41__5/O
                         net (fo=42, routed)          0.759     8.650    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pc_fetch_reg[31]
    SLICE_X14Y102        LUT3 (Prop_lut3_I1_O)        0.105     8.755 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_3__3/O
                         net (fo=2, routed)           0.749     9.504    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/ADDRBWRADDR[7]
    RAMB36_X0Y19         RAMB36E1                                     r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=14411, routed)       1.316    10.144    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/sys_clk
    RAMB36_X0Y19         RAMB36E1                                     r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.144    
                         clock uncertainty           -0.056    10.088    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490     9.598    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.180ns  (logic 2.574ns (31.467%)  route 5.606ns (68.533%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 10.130 - 8.828 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       1.367     1.367    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/sys_clk
    SLICE_X31Y109        FDRE                                         r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDRE (Prop_fdre_C_Q)         0.379     1.746 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_reg[11]/Q
                         net (fo=7, routed)           0.896     2.642    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_eear_reg[31][11]
    SLICE_X40Y113        LUT2 (Prop_lut2_I0_O)        0.125     2.767 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_8__0/O
                         net (fo=6, routed)           0.530     3.298    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/din[38]
    SLICE_X41Y112        LUT6 (Prop_lut6_I3_O)        0.275     3.573 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     3.573    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/dbus_adr_reg[13][2]
    SLICE_X41Y112        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.905 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.905    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.003 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.003    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__0_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     4.219 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2_inferred__0/i__carry__1/CO[0]
                         net (fo=1, routed)           0.339     4.558    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_hit2
    SLICE_X40Y114        LUT6 (Prop_lut6_I0_O)        0.309     4.867 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_8/O
                         net (fo=1, routed)           0.243     5.110    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_8_n_0
    SLICE_X40Y112        LUT6 (Prop_lut6_I4_O)        0.105     5.215 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5/O
                         net (fo=1, routed)           0.349     5.563    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_5_n_0
    SLICE_X43Y111        LUT6 (Prop_lut6_I0_O)        0.105     5.668 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/access_done_i_3__0/O
                         net (fo=2, routed)           0.125     5.793    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pending_reg
    SLICE_X43Y111        LUT6 (Prop_lut6_I3_O)        0.105     5.898 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/atomic_gen.atomic_flag_set_i_4/O
                         net (fo=5, routed)           0.128     6.027    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_valid_o
    SLICE_X43Y111        LUT6 (Prop_lut6_I2_O)        0.105     6.132 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_opc_alu_o[3]_i_3__0/O
                         net (fo=7, routed)           0.582     6.714    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/execute_valid_o
    SLICE_X37Y108        LUT3 (Prop_lut3_I1_O)        0.105     6.819 f  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/execute_opc_alu_o[3]_i_1__0/O
                         net (fo=248, routed)         0.287     7.106    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/padv_decode_o
    SLICE_X37Y108        LUT5 (Prop_lut5_I4_O)        0.105     7.211 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/nop_ack_i_6__0/O
                         net (fo=11, routed)          0.576     7.786    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_fetch_o
    SLICE_X31Y102        LUT6 (Prop_lut6_I5_O)        0.105     7.891 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_41__5/O
                         net (fo=42, routed)          0.496     8.387    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pc_fetch_reg[31]
    SLICE_X31Y95         LUT3 (Prop_lut3_I1_O)        0.105     8.492 r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/mem_reg_i_4__4/O
                         net (fo=2, routed)           1.055     9.547    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/ADDRBWRADDR[4]
    RAMB18_X0Y42         RAMB18E1                                     r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=14411, routed)       1.302    10.130    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/sys_clk
    RAMB18_X0Y42         RAMB18E1                                     r  mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.066    10.196    
                         clock uncertainty           -0.056    10.140    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490     9.650    mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 2.507ns (28.949%)  route 6.153ns (71.051%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 10.078 - 8.828 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       1.348     1.348    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/sys_clk
    SLICE_X39Y126        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_fdre_C_Q)         0.379     1.727 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=89, routed)          0.829     2.557    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X35Y124        LUT2 (Prop_lut2_I1_O)        0.123     2.680 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_7/O
                         net (fo=6, routed)           0.644     3.324    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/din[1]
    SLICE_X35Y128        LUT6 (Prop_lut6_I3_O)        0.274     3.598 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/check_way_match[0]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.598    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram_n_66
    SLICE_X35Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.038 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.038    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.228 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=5, routed)           0.531     4.758    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/spr_sr_reg[5]_1[0]
    SLICE_X41Y130        LUT2 (Prop_lut2_I0_O)        0.261     5.019 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_89__0/O
                         net (fo=2, routed)           0.216     5.236    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_89__0_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I1_O)        0.105     5.341 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_11/O
                         net (fo=2, routed)           0.503     5.844    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_11_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I1_O)        0.105     5.949 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_7/O
                         net (fo=1, routed)           0.224     6.172    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_ack
    SLICE_X33Y130        LUT6 (Prop_lut6_I2_O)        0.105     6.277 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_opc_alu_o[3]_i_3/O
                         net (fo=8, routed)           0.506     6.783    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_valid_o
    SLICE_X31Y133        LUT6 (Prop_lut6_I2_O)        0.105     6.888 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=2, routed)           0.126     7.014    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_execute_o3__0
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.105     7.119 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=108, routed)         0.640     7.759    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X31Y129        LUT5 (Prop_lut5_I3_O)        0.105     7.864 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.231     9.095    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/ADDRA1
    SLICE_X34Y132        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     9.200 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMA/O
                         net (fo=1, routed)           0.703     9.903    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17_n_0
    SLICE_X35Y132        LUT6 (Prop_lut6_I0_O)        0.105    10.008 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    10.008    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[15]
    SLICE_X35Y132        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=14411, routed)       1.250    10.078    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/sys_clk
    SLICE_X35Y132        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[15]/C
                         clock pessimism              0.066    10.144    
                         clock uncertainty           -0.056    10.088    
    SLICE_X35Y132        FDRE (Setup_fdre_C_D)        0.032    10.120    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         10.120    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 2.507ns (28.962%)  route 6.149ns (71.038%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6 RAMD64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 10.079 - 8.828 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       1.348     1.348    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/sys_clk
    SLICE_X39Y126        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y126        FDRE (Prop_fdre_C_Q)         0.379     1.727 f  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_reg[5]/Q
                         net (fo=89, routed)          0.829     2.557    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/spr_sr_reg[5]
    SLICE_X35Y124        LUT2 (Prop_lut2_I1_O)        0.123     2.680 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/mem_reg_1_i_7/O
                         net (fo=6, routed)           0.644     3.324    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/din[1]
    SLICE_X35Y128        LUT6 (Prop_lut6_I3_O)        0.274     3.598 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/check_way_match[0]_carry_i_4__0/O
                         net (fo=1, routed)           0.000     3.598    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram_n_66
    SLICE_X35Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.038 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry/CO[3]
                         net (fo=1, routed)           0.000     4.038    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry_n_0
    SLICE_X35Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     4.228 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/check_way_match[0]_carry__0/CO[2]
                         net (fo=5, routed)           0.531     4.758    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/spr_sr_reg[5]_1[0]
    SLICE_X41Y130        LUT2 (Prop_lut2_I0_O)        0.261     5.019 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_89__0/O
                         net (fo=2, routed)           0.216     5.236    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_i_89__0_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I1_O)        0.105     5.341 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_11/O
                         net (fo=2, routed)           0.503     5.844    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_11_n_0
    SLICE_X32Y129        LUT6 (Prop_lut6_I1_O)        0.105     5.949 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/execute_opc_alu_o[3]_i_7/O
                         net (fo=1, routed)           0.224     6.172    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/lsu_ack
    SLICE_X33Y130        LUT6 (Prop_lut6_I2_O)        0.105     6.277 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/execute_opc_alu_o[3]_i_3/O
                         net (fo=8, routed)           0.506     6.783    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_valid_o
    SLICE_X31Y133        LUT6 (Prop_lut6_I2_O)        0.105     6.888 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_2/O
                         net (fo=2, routed)           0.126     7.014    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_execute_o3__0
    SLICE_X31Y133        LUT4 (Prop_lut4_I2_O)        0.105     7.119 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_rfd_adr_o[4]_i_1/O
                         net (fo=108, routed)         0.640     7.759    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/padv_execute_o
    SLICE_X31Y129        LUT5 (Prop_lut5_I3_O)        0.105     7.864 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/mem_reg_0_63_0_2_i_9/O
                         net (fo=82, routed)          1.225     9.089    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/ADDRB1
    SLICE_X34Y132        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.105     9.194 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17/RAMB/O
                         net (fo=1, routed)           0.705     9.900    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_192_255_15_17_n_1
    SLICE_X33Y132        LUT6 (Prop_lut6_I0_O)        0.105    10.005 r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    10.005    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata0[16]
    SLICE_X33Y132        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=14411, routed)       1.251    10.079    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/sys_clk
    SLICE_X33Y132        FDRE                                         r  mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[16]/C
                         clock pessimism              0.066    10.145    
                         clock uncertainty           -0.056    10.089    
    SLICE_X33Y132        FDRE (Setup_fdre_C_D)        0.030    10.119    mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         10.119    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 main_genericstandalone_genericstandalone_genericstandalone_interface_dat_w_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_inj_o_sys43_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.828ns  (sys_clk rise@8.828ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 0.484ns (5.591%)  route 8.173ns (94.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 10.164 - 8.828 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       1.365     1.365    sys_clk
    SLICE_X45Y144        FDRE                                         r  main_genericstandalone_genericstandalone_genericstandalone_interface_dat_w_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y144        FDRE (Prop_fdre_C_Q)         0.379     1.744 r  main_genericstandalone_genericstandalone_genericstandalone_interface_dat_w_reg[0]_rep/Q
                         net (fo=137, routed)         8.173     9.917    main_genericstandalone_genericstandalone_genericstandalone_interface_dat_w_reg[0]_rep_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I2_O)        0.105    10.022 r  main_inj_o_sys43_i_1/O
                         net (fo=1, routed)           0.000    10.022    main_inj_o_sys43_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  main_inj_o_sys43_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    8.828     8.828 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.828 r  BUFG/O
                         net (fo=14411, routed)       1.336    10.164    sys_clk
    SLICE_X82Y76         FDRE                                         r  main_inj_o_sys43_reg/C
                         clock pessimism              0.000    10.164    
                         clock uncertainty           -0.056    10.108    
    SLICE_X82Y76         FDRE (Setup_fdre_C_D)        0.033    10.141    main_inj_o_sys43_reg
  -------------------------------------------------------------------
                         required time                         10.141    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  0.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.348ns (79.126%)  route 0.092ns (20.874%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.596     0.596    sys_clk
    SLICE_X75Y99         FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/Q
                         net (fo=2, routed)           0.091     0.828    main_rtio_core_outputs_lanedistributor_last_coarse_timestamp[23]
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.873 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp[23]_i_2/O
                         net (fo=1, routed)           0.000     0.873    main_rtio_core_outputs_lanedistributor_last_minus_timestamp[23]_i_2_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.982 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[23]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.035 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.035    main_rtio_core_outputs_lanedistributor_last_minus_timestamp0[24]
    SLICE_X74Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.867     0.867    sys_clk
    SLICE_X74Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[24]/C
                         clock pessimism              0.000     0.867    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.134     1.000    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.361ns (79.725%)  route 0.092ns (20.275%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.596     0.596    sys_clk
    SLICE_X75Y99         FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/Q
                         net (fo=2, routed)           0.091     0.828    main_rtio_core_outputs_lanedistributor_last_coarse_timestamp[23]
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.873 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp[23]_i_2/O
                         net (fo=1, routed)           0.000     0.873    main_rtio_core_outputs_lanedistributor_last_minus_timestamp[23]_i_2_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.982 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[23]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.048 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.048    main_rtio_core_outputs_lanedistributor_last_minus_timestamp0[26]
    SLICE_X74Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.867     0.867    sys_clk
    SLICE_X74Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[26]/C
                         clock pessimism              0.000     0.867    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.134     1.000    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl120_regs1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_mon_bussynchronizer33_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.127%)  route 0.270ns (67.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.565     0.565    sys_clk
    SLICE_X59Y51         FDRE                                         r  builder_xilinxmultiregimpl120_regs1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  builder_xilinxmultiregimpl120_regs1_reg[31]/Q
                         net (fo=1, routed)           0.270     0.963    builder_xilinxmultiregimpl120_regs1[31]
    SLICE_X60Y47         FDRE                                         r  main_mon_bussynchronizer33_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.906     0.906    sys_clk
    SLICE_X60Y47         FDRE                                         r  main_mon_bussynchronizer33_o_reg[31]/C
                         clock pessimism             -0.005     0.901    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.010     0.911    main_mon_bussynchronizer33_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl161_regs1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_mon_bussynchronizer50_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.557%)  route 0.222ns (63.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.560     0.560    sys_clk
    SLICE_X51Y62         FDRE                                         r  builder_xilinxmultiregimpl161_regs1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  builder_xilinxmultiregimpl161_regs1_reg[17]/Q
                         net (fo=1, routed)           0.222     0.910    builder_xilinxmultiregimpl161_regs1[17]
    SLICE_X57Y62         FDRE                                         r  main_mon_bussynchronizer50_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.829     0.829    sys_clk
    SLICE_X57Y62         FDRE                                         r  main_mon_bussynchronizer50_o_reg[17]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.017     0.841    main_mon_bussynchronizer50_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.384ns (80.705%)  route 0.092ns (19.295%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.596     0.596    sys_clk
    SLICE_X75Y99         FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/Q
                         net (fo=2, routed)           0.091     0.828    main_rtio_core_outputs_lanedistributor_last_coarse_timestamp[23]
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.873 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp[23]_i_2/O
                         net (fo=1, routed)           0.000     0.873    main_rtio_core_outputs_lanedistributor_last_minus_timestamp[23]_i_2_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.982 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[23]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.071 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.071    main_rtio_core_outputs_lanedistributor_last_minus_timestamp0[25]
    SLICE_X74Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.867     0.867    sys_clk
    SLICE_X74Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[25]/C
                         clock pessimism              0.000     0.867    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.134     1.000    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.386ns (80.786%)  route 0.092ns (19.214%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.596     0.596    sys_clk
    SLICE_X75Y99         FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  main_rtio_core_outputs_lanedistributor_last_coarse_timestamp_reg[23]/Q
                         net (fo=2, routed)           0.091     0.828    main_rtio_core_outputs_lanedistributor_last_coarse_timestamp[23]
    SLICE_X74Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.873 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp[23]_i_2/O
                         net (fo=1, routed)           0.000     0.873    main_rtio_core_outputs_lanedistributor_last_minus_timestamp[23]_i_2_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.982 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.982    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[23]_i_1_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.073 r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.073    main_rtio_core_outputs_lanedistributor_last_minus_timestamp0[27]
    SLICE_X74Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.867     0.867    sys_clk
    SLICE_X74Y100        FDRE                                         r  main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[27]/C
                         clock pessimism              0.000     0.867    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.134     1.000    main_rtio_core_outputs_lanedistributor_last_minus_timestamp_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 main_genericstandalone_reader_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_6_reg_0_3_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.649     0.649    sys_clk
    SLICE_X9Y163         FDRE                                         r  main_genericstandalone_reader_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163         FDRE (Prop_fdre_C_Q)         0.141     0.790 r  main_genericstandalone_reader_fifo_produce_reg[1]/Q
                         net (fo=25, routed)          0.279     1.069    storage_6_reg_0_3_6_11/ADDRD1
    SLICE_X10Y162        RAMD32                                       r  storage_6_reg_0_3_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.924     0.924    storage_6_reg_0_3_6_11/WCLK
    SLICE_X10Y162        RAMD32                                       r  storage_6_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.238     0.686    
    SLICE_X10Y162        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.995    storage_6_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 main_genericstandalone_reader_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_6_reg_0_3_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.649     0.649    sys_clk
    SLICE_X9Y163         FDRE                                         r  main_genericstandalone_reader_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163         FDRE (Prop_fdre_C_Q)         0.141     0.790 r  main_genericstandalone_reader_fifo_produce_reg[1]/Q
                         net (fo=25, routed)          0.279     1.069    storage_6_reg_0_3_6_11/ADDRD1
    SLICE_X10Y162        RAMD32                                       r  storage_6_reg_0_3_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.924     0.924    storage_6_reg_0_3_6_11/WCLK
    SLICE_X10Y162        RAMD32                                       r  storage_6_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.238     0.686    
    SLICE_X10Y162        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.995    storage_6_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 main_genericstandalone_reader_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_6_reg_0_3_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.649     0.649    sys_clk
    SLICE_X9Y163         FDRE                                         r  main_genericstandalone_reader_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163         FDRE (Prop_fdre_C_Q)         0.141     0.790 r  main_genericstandalone_reader_fifo_produce_reg[1]/Q
                         net (fo=25, routed)          0.279     1.069    storage_6_reg_0_3_6_11/ADDRD1
    SLICE_X10Y162        RAMD32                                       r  storage_6_reg_0_3_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.924     0.924    storage_6_reg_0_3_6_11/WCLK
    SLICE_X10Y162        RAMD32                                       r  storage_6_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.238     0.686    
    SLICE_X10Y162        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.995    storage_6_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 main_genericstandalone_reader_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Destination:            storage_6_reg_0_3_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.594%)  route 0.279ns (66.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.649     0.649    sys_clk
    SLICE_X9Y163         FDRE                                         r  main_genericstandalone_reader_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163         FDRE (Prop_fdre_C_Q)         0.141     0.790 r  main_genericstandalone_reader_fifo_produce_reg[1]/Q
                         net (fo=25, routed)          0.279     1.069    storage_6_reg_0_3_6_11/ADDRD1
    SLICE_X10Y162        RAMD32                                       r  storage_6_reg_0_3_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=14411, routed)       0.924     0.924    storage_6_reg_0_3_6_11/WCLK
    SLICE_X10Y162        RAMD32                                       r  storage_6_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.238     0.686    
    SLICE_X10Y162        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.995    storage_6_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.414 }
Period(ns):         8.828
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            5.714         8.828       3.114      GTPE2_CHANNEL_X0Y4  GTPE2_CHANNEL/DRPCLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y46         mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y38         mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y44         mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     DSP48E1/CLK           n/a            3.272         8.828       5.556      DSP48_X0Y36         mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_result10/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB36_X3Y25        storage_24_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.472         8.828       6.356      RAMB36_X3Y25        storage_24_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB18_X1Y52        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.472         8.828       6.356      RAMB18_X1Y52        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.472         8.828       6.356      RAMB18_X0Y42        mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X56Y92        storage_13_reg_0_63_108_110/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X56Y92        storage_13_reg_0_63_108_110/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X56Y92        storage_13_reg_0_63_108_110/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X56Y92        storage_13_reg_0_63_108_110/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X56Y93        storage_13_reg_64_127_99_101/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X56Y93        storage_13_reg_64_127_99_101/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X56Y93        storage_13_reg_64_127_99_101/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X56Y93        storage_13_reg_64_127_99_101/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X12Y170       storage_5_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.130         4.414       3.284      SLICE_X12Y170       storage_5_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X62Y89        storage_8_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X62Y89        storage_8_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X62Y89        storage_8_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X62Y89        storage_8_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y103       mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y103       mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y103       mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y103       mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y115       mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK           n/a            1.130         4.414       3.284      SLICE_X46Y115       mor1kx_1/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/mem_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_genericstandalone_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        4.606ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_genericstandalone_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_genericstandalone_genericstandalone_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X87Y123        FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    F10                                               0.000     2.000 r  clk125_gtp_p (IN)
                         net (fo=0)                   0.000     2.000    clk125_gtp_p
    F10                  IBUF (Prop_ibuf_I_O)         0.000     2.000 r  clk125_gtp_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     2.000    clk125_gtp_p_IBUF
    IBUFDS_GTE2_X0Y3     IBUFDS_GTE2 (Prop_ibufds_gte2_I_ODIV2)
                                                      0.441     2.441 r  IBUFDS_GTE2/ODIV2
                         net (fo=2, routed)           1.028     3.469    main_genericstandalone_genericstandalone_clk125_div2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     3.519 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.663     4.182    main_genericstandalone_genericstandalone_pll_clk200
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     4.208 r  BUFG_3/O
                         net (fo=8, routed)           0.591     4.799    clk200_clk
    SLICE_X87Y123        FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     4.799    
                         clock uncertainty           -0.122     4.677    
    SLICE_X87Y123        FDPE (Setup_fdpe_C_D)       -0.005     4.672    FDPE_3
  -------------------------------------------------------------------
                         required time                          4.672    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  4.606    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_unbuf
  To Clock:  main_genericstandalone_clk_rx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 main_genericstandalone_phase_half_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_phase_half_rereg_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_rx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_half_unbuf rise@16.000ns - main_genericstandalone_clk_rx_unbuf rise@8.000ns)
  Data Path Delay:        1.722ns  (logic 0.379ns (22.010%)  route 1.343ns (77.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 21.950 - 16.000 ) 
    Source Clock Delay      (SCD):    6.330ns = ( 14.330 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     9.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     9.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552    10.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    10.967 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.714    12.680    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.081    12.761 r  BUFG_7/O
                         net (fo=218, routed)         1.568    14.330    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_phase_half_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDRE (Prop_fdre_C_Q)         0.379    14.708 r  main_genericstandalone_phase_half_reg/Q
                         net (fo=12, routed)          1.343    16.051    main_genericstandalone_phase_half
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199    17.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    18.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    18.790 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.633    20.423    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    20.500 r  BUFG_6/O
                         net (fo=3, routed)           1.450    21.950    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
                         clock pessimism              0.177    22.127    
                         clock uncertainty           -0.177    21.950    
    SLICE_X80Y159        FDRE (Setup_fdre_C_D)       -0.015    21.935    main_genericstandalone_phase_half_rereg_reg
  -------------------------------------------------------------------
                         required time                         21.935    
                         arrival time                         -16.051    
  -------------------------------------------------------------------
                         slack                                  5.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_phase_half_rereg_reg/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_rx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_half_unbuf rise@0.000ns - main_genericstandalone_clk_rx_unbuf rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.539%)  route 0.663ns (82.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_7/O
                         net (fo=218, routed)         0.666     2.534    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_phase_half_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDRE (Prop_fdre_C_Q)         0.141     2.675 r  main_genericstandalone_phase_half_reg/Q
                         net (fo=12, routed)          0.663     3.338    main_genericstandalone_phase_half
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_6/O
                         net (fo=3, routed)           0.942     3.181    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X80Y159        FDRE (Hold_fdre_C_D)         0.059     3.101    main_genericstandalone_phase_half_rereg_reg
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        4.330ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.074ns  (logic 0.000ns (0.000%)  route 0.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y156        FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, routed)           0.074     0.074    builder_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X72Y156        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     2.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     2.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.520 r  BUFG_5/O
                         net (fo=1, routed)           0.624     3.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     3.194 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.648     3.842    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     3.868 r  BUFG_7/O
                         net (fo=218, routed)         0.666     4.534    eth_rx_clk
    SLICE_X72Y156        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     4.534    
                         clock uncertainty           -0.125     4.409    
    SLICE_X72Y156        FDPE (Setup_fdpe_C_D)       -0.005     4.404    FDPE_7
  -------------------------------------------------------------------
                         required time                          4.404    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  4.330    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_rx_half_unbuf
  To Clock:  main_genericstandalone_clk_rx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 1.061ns (49.950%)  route 1.063ns (50.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXCHARISK[1])
                                                      0.956     7.507 r  GTPE2_CHANNEL/RXCHARISK[1]
                         net (fo=1, routed)           1.063     8.571    GTPE2_CHANNEL_n_150
    SLICE_X81Y160        LUT4 (Prop_lut4_I0_O)        0.105     8.676 r  main_genericstandalone_rx_data1[8]_i_1/O
                         net (fo=1, routed)           0.000     8.676    main_genericstandalone_rx_data1[8]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.032    13.981    main_genericstandalone_rx_data1_reg[8]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                  5.306    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 1.097ns (54.168%)  route 0.928ns (45.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDISPERR[1])
                                                      0.992     7.543 r  GTPE2_CHANNEL/RXDISPERR[1]
                         net (fo=1, routed)           0.928     8.472    GTPE2_CHANNEL_n_158
    SLICE_X81Y160        LUT4 (Prop_lut4_I0_O)        0.105     8.577 r  main_genericstandalone_rx_data1[9]_i_1/O
                         net (fo=1, routed)           0.000     8.577    main_genericstandalone_rx_data1[9]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.033    13.982    main_genericstandalone_rx_data1_reg[9]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 1.060ns (53.449%)  route 0.923ns (46.551%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[8])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[8]
                         net (fo=1, routed)           0.923     8.430    GTPE2_CHANNEL_n_135
    SLICE_X81Y160        LUT4 (Prop_lut4_I0_O)        0.105     8.535 r  main_genericstandalone_rx_data1[0]_i_1/O
                         net (fo=1, routed)           0.000     8.535    main_genericstandalone_rx_data1[0]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.030    13.979    main_genericstandalone_rx_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 1.060ns (53.448%)  route 0.923ns (46.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[9])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[9]
                         net (fo=1, routed)           0.923     8.430    GTPE2_CHANNEL_n_134
    SLICE_X81Y160        LUT4 (Prop_lut4_I0_O)        0.105     8.535 r  main_genericstandalone_rx_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.535    main_genericstandalone_rx_data1[1]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X81Y160        FDRE (Setup_fdre_C_D)        0.032    13.981    main_genericstandalone_rx_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 1.060ns (53.557%)  route 0.919ns (46.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[13])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[13]
                         net (fo=1, routed)           0.919     8.426    GTPE2_CHANNEL_n_130
    SLICE_X81Y159        LUT4 (Prop_lut4_I0_O)        0.105     8.531 r  main_genericstandalone_rx_data1[5]_i_1/O
                         net (fo=1, routed)           0.000     8.531    main_genericstandalone_rx_data1[5]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.032    13.982    main_genericstandalone_rx_data1_reg[5]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 1.060ns (53.611%)  route 0.917ns (46.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[12])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[12]
                         net (fo=1, routed)           0.917     8.424    GTPE2_CHANNEL_n_131
    SLICE_X81Y159        LUT4 (Prop_lut4_I0_O)        0.105     8.529 r  main_genericstandalone_rx_data1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.529    main_genericstandalone_rx_data1[4]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.032    13.982    main_genericstandalone_rx_data1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 1.060ns (55.554%)  route 0.848ns (44.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[10])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[10]
                         net (fo=1, routed)           0.848     8.354    GTPE2_CHANNEL_n_133
    SLICE_X80Y160        LUT4 (Prop_lut4_I0_O)        0.105     8.459 r  main_genericstandalone_rx_data1[2]_i_1/O
                         net (fo=1, routed)           0.000     8.459    main_genericstandalone_rx_data1[2]_i_1_n_0
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X80Y160        FDRE (Setup_fdre_C_D)        0.072    14.021    main_genericstandalone_rx_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.573ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 1.060ns (57.018%)  route 0.799ns (42.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[6])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[6]
                         net (fo=1, routed)           0.799     8.305    GTPE2_CHANNEL_n_137
    SLICE_X81Y159        LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  main_genericstandalone_rx_data1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.410    main_genericstandalone_rx_data1[6]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.033    13.983    main_genericstandalone_rx_data1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  5.573    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 1.079ns (58.445%)  route 0.767ns (41.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 13.950 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[15])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[15]
                         net (fo=1, routed)           0.767     8.274    GTPE2_CHANNEL_n_128
    SLICE_X81Y159        LUT4 (Prop_lut4_I0_O)        0.124     8.398 r  main_genericstandalone_rx_data1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.398    main_genericstandalone_rx_data1[7]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.450    13.950    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/C
                         clock pessimism              0.177    14.127    
                         clock uncertainty           -0.177    13.950    
    SLICE_X81Y159        FDRE (Setup_fdre_C_D)        0.069    14.019    main_genericstandalone_rx_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 GTPE2_CHANNEL/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_rx_unbuf rise@8.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 1.060ns (59.250%)  route 0.729ns (40.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 13.949 - 8.000 ) 
    Source Clock Delay      (SCD):    6.551ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.338 r  BUFG_5/O
                         net (fo=1, routed)           1.552     2.890    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.967 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           1.714     4.680    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.081     4.761 r  BUFG_6/O
                         net (fo=3, routed)           1.790     6.551    eth_rx_half_clk
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTPE2_CHANNEL/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[3])
                                                      0.955     7.506 r  GTPE2_CHANNEL/RXDATA[3]
                         net (fo=1, routed)           0.729     8.235    GTPE2_CHANNEL_n_140
    SLICE_X80Y160        LUT4 (Prop_lut4_I3_O)        0.105     8.340 r  main_genericstandalone_rx_data1[3]_i_1/O
                         net (fo=1, routed)           0.000     8.340    main_genericstandalone_rx_data1[3]_i_1_n_0
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           1.199     9.199    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     9.276 r  BUFG_5/O
                         net (fo=1, routed)           1.441    10.717    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.790 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           1.633    12.423    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.077    12.500 r  BUFG_7/O
                         net (fo=218, routed)         1.449    13.949    eth_rx_clk
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/C
                         clock pessimism              0.177    14.126    
                         clock uncertainty           -0.177    13.949    
    SLICE_X80Y160        FDRE (Setup_fdre_C_D)        0.076    14.025    main_genericstandalone_rx_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.025    
                         arrival time                          -8.340    
  -------------------------------------------------------------------
                         slack                                  5.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.209ns (27.047%)  route 0.564ns (72.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.564     3.261    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.306 r  main_genericstandalone_rx_data1[6]_i_1/O
                         net (fo=1, routed)           0.000     3.306    main_genericstandalone_rx_data1[6]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[6]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.209ns (27.012%)  route 0.565ns (72.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.565     3.262    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.307 r  main_genericstandalone_rx_data1[5]_i_1/O
                         net (fo=1, routed)           0.000     3.307    main_genericstandalone_rx_data1[5]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[5]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.209ns (27.025%)  route 0.564ns (72.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.564     3.262    main_genericstandalone_phase_half_rereg
    SLICE_X81Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.307 r  main_genericstandalone_rx_data1[8]_i_1/O
                         net (fo=1, routed)           0.000     3.307    main_genericstandalone_rx_data1[8]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[8]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X81Y160        FDRE (Hold_fdre_C_D)         0.092     3.133    main_genericstandalone_rx_data1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.209ns (26.962%)  route 0.566ns (73.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.566     3.264    main_genericstandalone_phase_half_rereg
    SLICE_X81Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.309 r  main_genericstandalone_rx_data1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.309    main_genericstandalone_rx_data1[0]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[0]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X81Y160        FDRE (Hold_fdre_C_D)         0.091     3.132    main_genericstandalone_rx_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.309    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.208ns (24.919%)  route 0.627ns (75.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.627     3.324    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.044     3.368 r  main_genericstandalone_rx_data1[7]_i_1/O
                         net (fo=1, routed)           0.000     3.368    main_genericstandalone_rx_data1[7]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[7]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.107     3.149    main_genericstandalone_rx_data1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.411%)  route 0.647ns (75.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.647     3.345    main_genericstandalone_phase_half_rereg
    SLICE_X80Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.390 r  main_genericstandalone_rx_data1[3]_i_1/O
                         net (fo=1, routed)           0.000     3.390    main_genericstandalone_rx_data1[3]_i_1_n_0
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[3]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X80Y160        FDRE (Hold_fdre_C_D)         0.121     3.162    main_genericstandalone_rx_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.209ns (24.411%)  route 0.647ns (75.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.647     3.345    main_genericstandalone_phase_half_rereg
    SLICE_X80Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.390 r  main_genericstandalone_rx_data1[2]_i_1/O
                         net (fo=1, routed)           0.000     3.390    main_genericstandalone_rx_data1[2]_i_1_n_0
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X80Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[2]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X80Y160        FDRE (Hold_fdre_C_D)         0.120     3.161    main_genericstandalone_rx_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.209ns (25.134%)  route 0.623ns (74.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.623     3.320    main_genericstandalone_phase_half_rereg
    SLICE_X81Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.365 r  main_genericstandalone_rx_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     3.365    main_genericstandalone_rx_data1[1]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[1]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X81Y160        FDRE (Hold_fdre_C_D)         0.092     3.133    main_genericstandalone_rx_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.038%)  route 0.626ns (74.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.626     3.323    main_genericstandalone_phase_half_rereg
    SLICE_X81Y159        LUT4 (Prop_lut4_I1_O)        0.045     3.368 r  main_genericstandalone_rx_data1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.368    main_genericstandalone_rx_data1[4]_i_1_n_0
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.942     3.181    eth_rx_clk
    SLICE_X81Y159        FDRE                                         r  main_genericstandalone_rx_data1_reg[4]/C
                         clock pessimism             -0.316     2.865    
                         clock uncertainty            0.177     3.042    
    SLICE_X81Y159        FDRE (Hold_fdre_C_D)         0.092     3.134    main_genericstandalone_rx_data1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.368    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 main_genericstandalone_phase_half_rereg_reg/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            main_genericstandalone_rx_data1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_rx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_rx_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_rx_unbuf rise@0.000ns - main_genericstandalone_clk_rx_half_unbuf rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.209ns (24.377%)  route 0.648ns (75.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_rx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.493     0.493    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.519 r  BUFG_5/O
                         net (fo=1, routed)           0.624     1.144    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.194 r  MMCME2_BASE_2/CLKOUT0
                         net (fo=1, routed)           0.648     1.841    main_genericstandalone_clk_rx_half_unbuf
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.867 r  BUFG_6/O
                         net (fo=3, routed)           0.666     2.534    eth_rx_half_clk
    SLICE_X80Y159        FDRE                                         r  main_genericstandalone_phase_half_rereg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y159        FDRE (Prop_fdre_C_Q)         0.164     2.698 r  main_genericstandalone_phase_half_rereg_reg/Q
                         net (fo=10, routed)          0.648     3.346    main_genericstandalone_phase_half_rereg
    SLICE_X81Y160        LUT4 (Prop_lut4_I1_O)        0.045     3.391 r  main_genericstandalone_rx_data1[9]_i_1/O
                         net (fo=1, routed)           0.000     3.391    main_genericstandalone_rx_data1[9]_i_1_n_0
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_rx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/RXOUTCLK
                         net (fo=1, routed)           0.530     0.530    main_genericstandalone_rxoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.559 r  BUFG_5/O
                         net (fo=1, routed)           0.898     1.456    main_genericstandalone_rxoutclk_rebuffer
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.509 r  MMCME2_BASE_2/CLKOUT1
                         net (fo=1, routed)           0.700     2.210    main_genericstandalone_clk_rx_unbuf
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     2.239 r  BUFG_7/O
                         net (fo=218, routed)         0.941     3.180    eth_rx_clk
    SLICE_X81Y160        FDRE                                         r  main_genericstandalone_rx_data1_reg[9]/C
                         clock pessimism             -0.316     2.864    
                         clock uncertainty            0.177     3.041    
    SLICE_X81Y160        FDRE (Hold_fdre_C_D)         0.092     3.133    main_genericstandalone_rx_data1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.133    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  main_genericstandalone_clk_tx_unbuf
  To Clock:  main_genericstandalone_clk_tx_half_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        5.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.561ns  (logic 0.348ns (22.297%)  route 1.213ns (77.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.348    11.754 r  main_genericstandalone_buf_reg[7]/Q
                         net (fo=1, routed)           1.213    12.967    main_genericstandalone_buf[7]
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[7]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y156        FDRE (Setup_fdre_C_D)       -0.193    18.823    main_genericstandalone_tx_data_half_reg[7]
  -------------------------------------------------------------------
                         required time                         18.823    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.693ns  (logic 0.433ns (25.581%)  route 1.260ns (74.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X50Y157        FDRE                                         r  main_genericstandalone_buf_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y157        FDRE (Prop_fdre_C_Q)         0.433    11.839 r  main_genericstandalone_buf_reg[15]/Q
                         net (fo=2, routed)           1.260    13.099    main_genericstandalone_buf[15]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[15]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y155        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[15]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.874ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.724ns  (logic 0.379ns (21.982%)  route 1.345ns (78.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y157        FDRE                                         r  main_genericstandalone_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y157        FDRE (Prop_fdre_C_Q)         0.379    11.785 r  main_genericstandalone_buf_reg[2]/Q
                         net (fo=1, routed)           1.345    13.130    main_genericstandalone_buf[2]
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[2]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X62Y157        FDRE (Setup_fdre_C_D)       -0.012    19.004    main_genericstandalone_tx_data_half_reg[2]
  -------------------------------------------------------------------
                         required time                         19.004    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                  5.874    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.689ns  (logic 0.379ns (22.433%)  route 1.310ns (77.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.379    11.785 r  main_genericstandalone_buf_reg[4]/Q
                         net (fo=1, routed)           1.310    13.095    main_genericstandalone_buf[4]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[4]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y156        FDRE (Setup_fdre_C_D)       -0.039    18.977    main_genericstandalone_tx_data_half_reg[4]
  -------------------------------------------------------------------
                         required time                         18.977    
                         arrival time                         -13.095    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.720ns  (logic 0.379ns (22.034%)  route 1.341ns (77.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y157        FDRE                                         r  main_genericstandalone_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y157        FDRE (Prop_fdre_C_Q)         0.379    11.785 r  main_genericstandalone_buf_reg[3]/Q
                         net (fo=1, routed)           1.341    13.126    main_genericstandalone_buf[3]
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[3]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X62Y157        FDRE (Setup_fdre_C_D)       -0.004    19.012    main_genericstandalone_tx_data_half_reg[3]
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.640ns  (logic 0.379ns (23.108%)  route 1.261ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 11.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.691    11.409    eth_tx_clk
    SLICE_X45Y157        FDRE                                         r  main_genericstandalone_buf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y157        FDRE (Prop_fdre_C_Q)         0.379    11.788 r  main_genericstandalone_buf_reg[16]/Q
                         net (fo=2, routed)           1.261    13.049    main_genericstandalone_buf[16]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[16]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y155        FDRE (Setup_fdre_C_D)       -0.059    18.957    main_genericstandalone_tx_data_half_reg[16]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -13.049    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.617ns  (logic 0.379ns (23.435%)  route 1.238ns (76.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.379    11.785 r  main_genericstandalone_buf_reg[19]/Q
                         net (fo=2, routed)           1.238    13.023    main_genericstandalone_buf[19]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y155        FDRE (Setup_fdre_C_D)       -0.039    18.977    main_genericstandalone_tx_data_half_reg[19]
  -------------------------------------------------------------------
                         required time                         18.977    
                         arrival time                         -13.023    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.602ns  (logic 0.379ns (23.651%)  route 1.223ns (76.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.409ns = ( 11.409 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.691    11.409    eth_tx_clk
    SLICE_X45Y157        FDRE                                         r  main_genericstandalone_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y157        FDRE (Prop_fdre_C_Q)         0.379    11.788 r  main_genericstandalone_buf_reg[10]/Q
                         net (fo=2, routed)           1.223    13.011    main_genericstandalone_buf[10]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[10]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y156        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[10]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -13.011    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.464ns  (logic 0.348ns (23.775%)  route 1.116ns (76.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.348    11.754 r  main_genericstandalone_buf_reg[9]/Q
                         net (fo=1, routed)           1.116    12.870    main_genericstandalone_buf[9]
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[9]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X64Y156        FDRE (Setup_fdre_C_D)       -0.176    18.840    main_genericstandalone_tx_data_half_reg[9]
  -------------------------------------------------------------------
                         required time                         18.840    
                         arrival time                         -12.870    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 main_genericstandalone_buf_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@16.000ns - main_genericstandalone_clk_tx_unbuf rise@8.000ns)
  Data Path Delay:        1.593ns  (logic 0.433ns (27.187%)  route 1.160ns (72.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.007ns = ( 19.007 - 16.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 11.406 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.627     8.627    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.106     8.733 r  BUFH/O
                         net (fo=1, routed)           0.718     9.451    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.528 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           1.084    10.612    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.106    10.718 r  BUFH_2/O
                         net (fo=206, routed)         0.688    11.406    eth_tx_clk
    SLICE_X50Y157        FDRE                                         r  main_genericstandalone_buf_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y157        FDRE (Prop_fdre_C_Q)         0.433    11.839 r  main_genericstandalone_buf_reg[13]/Q
                         net (fo=2, routed)           1.160    12.999    main_genericstandalone_buf[13]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                     16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.519    16.519    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.069    16.588 r  BUFH/O
                         net (fo=1, routed)           0.681    17.269    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.342 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.953    18.295    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.069    18.364 r  BUFH_1/O
                         net (fo=22, routed)          0.643    19.007    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[13]/C
                         clock pessimism              0.186    19.193    
                         clock uncertainty           -0.177    19.016    
    SLICE_X65Y155        FDRE (Setup_fdre_C_D)       -0.047    18.969    main_genericstandalone_tx_data_half_reg[13]
  -------------------------------------------------------------------
                         required time                         18.969    
                         arrival time                         -12.999    
  -------------------------------------------------------------------
                         slack                                  5.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.164ns (23.501%)  route 0.534ns (76.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.272     1.209    eth_tx_clk
    SLICE_X50Y157        FDRE                                         r  main_genericstandalone_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y157        FDRE (Prop_fdre_C_Q)         0.164     1.373 r  main_genericstandalone_buf_reg[0]/Q
                         net (fo=1, routed)           0.534     1.907    main_genericstandalone_buf[0]
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.502     1.781    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[0]/C
                         clock pessimism             -0.277     1.504    
                         clock uncertainty            0.177     1.681    
    SLICE_X62Y157        FDRE (Hold_fdre_C_D)         0.075     1.756    main_genericstandalone_tx_data_half_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.128ns (19.911%)  route 0.515ns (80.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.128     1.338 r  main_genericstandalone_buf_reg[8]/Q
                         net (fo=1, routed)           0.515     1.853    main_genericstandalone_buf[8]
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[8]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y156        FDRE (Hold_fdre_C_D)         0.017     1.700    main_genericstandalone_tx_data_half_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.204%)  route 0.557ns (79.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.275     1.212    eth_tx_clk
    SLICE_X45Y157        FDRE                                         r  main_genericstandalone_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y157        FDRE (Prop_fdre_C_Q)         0.141     1.353 r  main_genericstandalone_buf_reg[12]/Q
                         net (fo=2, routed)           0.557     1.910    main_genericstandalone_buf[12]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[12]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y156        FDRE (Hold_fdre_C_D)         0.070     1.753    main_genericstandalone_tx_data_half_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (20.012%)  route 0.564ns (79.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[17]/Q
                         net (fo=2, routed)           0.564     1.915    main_genericstandalone_buf[17]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[17]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.070     1.753    main_genericstandalone_tx_data_half_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.141ns (19.893%)  route 0.568ns (80.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[14]/Q
                         net (fo=2, routed)           0.568     1.919    main_genericstandalone_buf[14]
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[14]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y155        FDRE (Hold_fdre_C_D)         0.066     1.749    main_genericstandalone_tx_data_half_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.689%)  route 0.575ns (80.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.275     1.212    eth_tx_clk
    SLICE_X45Y157        FDRE                                         r  main_genericstandalone_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y157        FDRE (Prop_fdre_C_Q)         0.141     1.353 r  main_genericstandalone_buf_reg[11]/Q
                         net (fo=2, routed)           0.575     1.928    main_genericstandalone_buf[11]
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X65Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[11]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X65Y156        FDRE (Hold_fdre_C_D)         0.066     1.749    main_genericstandalone_tx_data_half_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.141ns (19.335%)  route 0.588ns (80.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.141     1.351 r  main_genericstandalone_buf_reg[19]/Q
                         net (fo=2, routed)           0.588     1.939    main_genericstandalone_buf[19]
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y155        FDRE                                         r  main_genericstandalone_tx_data_half_reg[19]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y155        FDRE (Hold_fdre_C_D)         0.072     1.755    main_genericstandalone_tx_data_half_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.713%)  route 0.574ns (80.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.272     1.209    eth_tx_clk
    SLICE_X51Y157        FDRE                                         r  main_genericstandalone_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y157        FDRE (Prop_fdre_C_Q)         0.141     1.350 r  main_genericstandalone_buf_reg[5]/Q
                         net (fo=1, routed)           0.574     1.924    main_genericstandalone_buf[5]
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.502     1.781    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[5]/C
                         clock pessimism             -0.277     1.504    
                         clock uncertainty            0.177     1.681    
    SLICE_X62Y157        FDRE (Hold_fdre_C_D)         0.053     1.734    main_genericstandalone_tx_data_half_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.141ns (19.309%)  route 0.589ns (80.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.781ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.272     1.209    eth_tx_clk
    SLICE_X51Y157        FDRE                                         r  main_genericstandalone_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y157        FDRE (Prop_fdre_C_Q)         0.141     1.350 r  main_genericstandalone_buf_reg[1]/Q
                         net (fo=1, routed)           0.589     1.939    main_genericstandalone_buf[1]
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.502     1.781    eth_tx_half_clk
    SLICE_X62Y157        FDRE                                         r  main_genericstandalone_tx_data_half_reg[1]/C
                         clock pessimism             -0.277     1.504    
                         clock uncertainty            0.177     1.681    
    SLICE_X62Y157        FDRE (Hold_fdre_C_D)         0.063     1.744    main_genericstandalone_tx_data_half_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 main_genericstandalone_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_genericstandalone_tx_data_half_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main_genericstandalone_clk_tx_half_unbuf  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             main_genericstandalone_clk_tx_half_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_genericstandalone_clk_tx_half_unbuf rise@0.000ns - main_genericstandalone_clk_tx_unbuf rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.128ns (18.692%)  route 0.557ns (81.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_genericstandalone_clk_tx_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     0.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     0.226 r  BUFH/O
                         net (fo=1, routed)           0.266     0.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     0.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     0.937 r  BUFH_2/O
                         net (fo=206, routed)         0.273     1.210    eth_tx_clk
    SLICE_X51Y156        FDRE                                         r  main_genericstandalone_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y156        FDRE (Prop_fdre_C_Q)         0.128     1.338 r  main_genericstandalone_buf_reg[6]/Q
                         net (fo=1, routed)           0.557     1.895    main_genericstandalone_buf[6]
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_genericstandalone_clk_tx_half_unbuf rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.231     0.231    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.043     0.274 r  BUFH/O
                         net (fo=1, routed)           0.492     0.766    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.819 r  MMCME2_BASE_1/CLKOUT0
                         net (fo=1, routed)           0.417     1.236    main_genericstandalone_clk_tx_half_unbuf
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043     1.279 r  BUFH_1/O
                         net (fo=22, routed)          0.504     1.783    eth_tx_half_clk
    SLICE_X64Y156        FDRE                                         r  main_genericstandalone_tx_data_half_reg[6]/C
                         clock pessimism             -0.277     1.506    
                         clock uncertainty            0.177     1.683    
    SLICE_X64Y156        FDRE (Hold_fdre_C_D)         0.016     1.699    main_genericstandalone_tx_data_half_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_genericstandalone_clk_tx_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        2.995ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 FDPE_4/Q
                            (internal pin)
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_genericstandalone_clk_tx_unbuf  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_genericstandalone_clk_tx_unbuf
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y156        FDPE                         0.000     0.000 r  FDPE_4/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X12Y156        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     2.000 r  GTPE2_CHANNEL/TXOUTCLK
                         net (fo=1, routed)           0.206     2.206    main_genericstandalone_txoutclk
    BUFHCE_X0Y36         BUFH (Prop_bufh_I_O)         0.020     2.226 r  BUFH/O
                         net (fo=1, routed)           0.266     2.492    main_genericstandalone_txoutclk_rebuffer
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.542 r  MMCME2_BASE_1/CLKOUT1
                         net (fo=1, routed)           0.375     2.917    main_genericstandalone_clk_tx_unbuf
    BUFHCE_X0Y37         BUFH (Prop_bufh_I_O)         0.020     2.937 r  BUFH_2/O
                         net (fo=206, routed)         0.283     3.220    eth_tx_clk
    SLICE_X12Y156        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.000     3.220    
                         clock uncertainty           -0.125     3.095    
    SLICE_X12Y156        FDPE (Setup_fdpe_C_D)       -0.035     3.060    FDPE_5
  -------------------------------------------------------------------
                         required time                          3.060    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  2.995    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_rtio_crg_rtio_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.800ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y139        FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X54Y139        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.558     4.026    rtio_clk
    SLICE_X54Y139        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     4.026    
                         clock uncertainty           -0.126     3.900    
    SLICE_X54Y139        FDPE (Setup_fdpe_C_D)       -0.035     3.865    FDPE_13
  -------------------------------------------------------------------
                         required time                          3.865    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.074ns  (logic 0.000ns (0.000%)  route 0.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.074     0.074    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X64Y97         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.567     4.035    rtio_clk
    SLICE_X64Y97         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     4.035    
                         clock uncertainty           -0.126     3.909    
    SLICE_X64Y97         FDPE (Setup_fdpe_C_D)       -0.005     3.904    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.904    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by main_rtio_crg_rtio_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_rtio_crg_rtio_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.074ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.065     0.065    builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X84Y103        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y18                                               0.000     2.000 r  si5324_clkout_fabric_p (IN)
                         net (fo=0)                   0.000     2.000    si5324_clkout_fabric_p
    Y18                  IBUFDS (Prop_ibufds_I_O)     0.441     2.441 r  IBUFGDS/O
                         net (fo=1, routed)           0.440     2.881    main_rtio_crg_clk_synth_se
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN2_CLKOUT1)
                                                      0.051     2.932 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.510     3.442    main_rtio_crg_rtio_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.468 r  BUFG_8/O
                         net (fo=10886, routed)       0.602     4.070    rtio_clk
    SLICE_X84Y103        FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     4.070    
                         clock uncertainty           -0.126     3.944    
    SLICE_X84Y103        FDPE (Setup_fdpe_C_D)       -0.035     3.909    FDPE_11
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  3.844    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.399ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.399ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@4.414ns period=8.828ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.065ns  (logic 0.000ns (0.000%)  route 0.065ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.077ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.065     0.065    main_genericstandalone_genericstandalone_asyncresetsynchronizerbufg_rst_meta
    SLICE_X3Y85          FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=14411, routed)       0.598     2.598    sys_clk
    SLICE_X3Y85          FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.598    
                         clock uncertainty           -0.128     2.470    
    SLICE_X3Y85          FDPE (Setup_fdpe_C_D)       -0.005     2.465    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.465    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  2.399    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------------------+--------------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+
Reference              | Input                    | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                                            |
Clock                  | Port                     | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                                               |
-----------------------+--------------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+
clk125_gtp_p           | ddram_dq[0]              | ISERDESE2 (IO) | VARIABLE |    -1.851 (r) | FAST    |     6.823 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[0]              | ISERDESE2 (IO) | VARIABLE |    -1.779 (f) | FAST    |     6.823 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[1]              | ISERDESE2 (IO) | VARIABLE |    -1.839 (r) | FAST    |     6.814 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[1]              | ISERDESE2 (IO) | VARIABLE |    -1.767 (f) | FAST    |     6.814 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[2]              | ISERDESE2 (IO) | VARIABLE |    -1.861 (r) | FAST    |     6.832 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[2]              | ISERDESE2 (IO) | VARIABLE |    -1.789 (f) | FAST    |     6.832 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[3]              | ISERDESE2 (IO) | VARIABLE |    -1.860 (r) | FAST    |     6.832 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[3]              | ISERDESE2 (IO) | VARIABLE |    -1.788 (f) | FAST    |     6.832 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[4]              | ISERDESE2 (IO) | VARIABLE |    -1.859 (r) | FAST    |     6.834 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[4]              | ISERDESE2 (IO) | VARIABLE |    -1.787 (f) | FAST    |     6.834 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[5]              | ISERDESE2 (IO) | VARIABLE |    -1.838 (r) | FAST    |     6.814 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[5]              | ISERDESE2 (IO) | VARIABLE |    -1.766 (f) | FAST    |     6.814 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[6]              | ISERDESE2 (IO) | VARIABLE |    -1.854 (r) | FAST    |     6.826 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[6]              | ISERDESE2 (IO) | VARIABLE |    -1.782 (f) | FAST    |     6.826 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[7]              | ISERDESE2 (IO) | VARIABLE |    -1.861 (r) | FAST    |     6.833 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[7]              | ISERDESE2 (IO) | VARIABLE |    -1.789 (f) | FAST    |     6.833 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[8]              | ISERDESE2 (IO) | VARIABLE |    -1.851 (r) | FAST    |     6.829 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[8]              | ISERDESE2 (IO) | VARIABLE |    -1.779 (f) | FAST    |     6.829 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[9]              | ISERDESE2 (IO) | VARIABLE |    -1.831 (r) | FAST    |     6.809 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[9]              | ISERDESE2 (IO) | VARIABLE |    -1.759 (f) | FAST    |     6.809 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[10]             | ISERDESE2 (IO) | VARIABLE |    -1.848 (r) | FAST    |     6.826 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[10]             | ISERDESE2 (IO) | VARIABLE |    -1.776 (f) | FAST    |     6.826 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[11]             | ISERDESE2 (IO) | VARIABLE |    -1.846 (r) | FAST    |     6.822 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[11]             | ISERDESE2 (IO) | VARIABLE |    -1.774 (f) | FAST    |     6.822 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[12]             | ISERDESE2 (IO) | VARIABLE |    -1.837 (r) | FAST    |     6.817 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[12]             | ISERDESE2 (IO) | VARIABLE |    -1.765 (f) | FAST    |     6.817 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[13]             | ISERDESE2 (IO) | VARIABLE |    -1.830 (r) | FAST    |     6.809 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[13]             | ISERDESE2 (IO) | VARIABLE |    -1.758 (f) | FAST    |     6.809 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[14]             | ISERDESE2 (IO) | VARIABLE |    -1.835 (r) | FAST    |     6.813 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[14]             | ISERDESE2 (IO) | VARIABLE |    -1.763 (f) | FAST    |     6.813 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[15]             | ISERDESE2 (IO) | VARIABLE |    -1.838 (r) | FAST    |     6.817 (r) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
clk125_gtp_p           | ddram_dq[15]             | ISERDESE2 (IO) | VARIABLE |    -1.766 (f) | FAST    |     6.817 (f) | SLOW    | main_genericstandalone_genericstandalone_mmcm_sys4x |
si5324_clkout_fabric_p | sampler7_adc_spi_n_miso  | FDRE           | -        |    -0.197 (r) | FAST    |     2.282 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | sampler7_adc_spi_p_miso  | FDRE           | -        |    -0.197 (r) | FAST    |     2.282 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | sampler7_pgia_spi_n_miso | FDRE           | -        |    -1.069 (r) | FAST    |     3.606 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | sampler7_pgia_spi_n_mosi | FDRE           | -        |    -0.974 (r) | FAST    |     3.466 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | sampler7_pgia_spi_p_miso | FDRE           | -        |    -1.069 (r) | FAST    |     3.606 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | sampler7_pgia_spi_p_mosi | FDRE           | -        |    -0.974 (r) | FAST    |     3.466 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul3_spi_n_miso       | FDRE           | -        |    -0.636 (r) | FAST    |     2.968 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul3_spi_n_mosi       | FDRE           | -        |    -1.071 (r) | FAST    |     3.544 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul3_spi_p_miso       | FDRE           | -        |    -0.636 (r) | FAST    |     2.968 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul3_spi_p_mosi       | FDRE           | -        |    -1.071 (r) | FAST    |     3.544 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul5_spi_n_miso       | FDRE           | -        |    -0.716 (r) | FAST    |     3.073 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul5_spi_n_mosi       | FDRE           | -        |    -0.902 (r) | FAST    |     3.334 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul5_spi_p_miso       | FDRE           | -        |    -0.716 (r) | FAST    |     3.073 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | urukul5_spi_p_mosi       | FDRE           | -        |    -0.902 (r) | FAST    |     3.334 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | zotino9_spi_n_miso       | FDRE           | -        |    -0.020 (r) | FAST    |     1.980 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | zotino9_spi_n_mosi       | FDRE           | -        |    -0.775 (r) | FAST    |     3.167 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | zotino9_spi_p_miso       | FDRE           | -        |    -0.020 (r) | FAST    |     1.980 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | zotino9_spi_p_mosi       | FDRE           | -        |    -0.775 (r) | FAST    |     3.167 (r) | SLOW    | main_rtio_crg_rtio_clk                              |
si5324_clkout_fabric_p | dio2_n                   | ISERDESE2 (IO) | -        |    -1.604 (r) | FAST    |     4.328 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_n                   | ISERDESE2 (IO) | -        |    -1.604 (f) | FAST    |     4.328 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_n_1                 | ISERDESE2 (IO) | -        |    -1.594 (r) | FAST    |     4.320 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_n_1                 | ISERDESE2 (IO) | -        |    -1.594 (f) | FAST    |     4.320 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_n_2                 | ISERDESE2 (IO) | -        |    -1.620 (r) | FAST    |     4.344 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_n_2                 | ISERDESE2 (IO) | -        |    -1.620 (f) | FAST    |     4.344 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_n_3                 | ISERDESE2 (IO) | -        |    -1.644 (r) | FAST    |     4.376 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_n_3                 | ISERDESE2 (IO) | -        |    -1.644 (f) | FAST    |     4.376 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_p                   | ISERDESE2 (IO) | -        |    -1.604 (r) | FAST    |     4.328 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_p                   | ISERDESE2 (IO) | -        |    -1.604 (f) | FAST    |     4.328 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_p_1                 | ISERDESE2 (IO) | -        |    -1.594 (r) | FAST    |     4.320 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_p_1                 | ISERDESE2 (IO) | -        |    -1.594 (f) | FAST    |     4.320 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_p_2                 | ISERDESE2 (IO) | -        |    -1.620 (r) | FAST    |     4.344 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_p_2                 | ISERDESE2 (IO) | -        |    -1.620 (f) | FAST    |     4.344 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_p_3                 | ISERDESE2 (IO) | -        |    -1.644 (r) | FAST    |     4.376 (r) | SLOW    | main_rtio_crg_rtiox4_clk                            |
si5324_clkout_fabric_p | dio2_p_3                 | ISERDESE2 (IO) | -        |    -1.644 (f) | FAST    |     4.376 (f) | SLOW    | main_rtio_crg_rtiox4_clk                            |
sys_clk                | i2c_scl                  | FDRE           | -        |     0.665 (r) | SLOW    |     0.231 (r) | FAST    |                                                     |
sys_clk                | i2c_sda                  | FDRE           | -        |     1.604 (r) | SLOW    |    -0.270 (r) | FAST    |                                                     |
sys_clk                | serial_rx                | FDRE           | -        |     2.492 (r) | SLOW    |    -0.764 (r) | FAST    |                                                     |
sys_clk                | spiflash2x_dq[0]         | FDRE           | -        |     2.983 (r) | SLOW    |    -1.000 (r) | FAST    |                                                     |
sys_clk                | spiflash2x_dq[1]         | FDRE           | -        |     3.414 (r) | SLOW    |    -0.892 (r) | FAST    |                                                     |
-----------------------+--------------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------------------------------------+


Output Ports Clock-to-out

--------------------------------+--------------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+
Reference                       | Output                   | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                                                |
Clock                           | Port                     | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                                                   |
--------------------------------+--------------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+
clk125_gtp_p                    | ddram_a[0]               | OSERDESE2 (IO) | -     |      9.865 (r) | SLOW    |      3.155 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[1]               | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      3.205 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[2]               | OSERDESE2 (IO) | -     |      9.914 (r) | SLOW    |      3.204 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[3]               | OSERDESE2 (IO) | -     |      9.902 (r) | SLOW    |      3.194 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[4]               | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      3.211 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[5]               | OSERDESE2 (IO) | -     |      9.911 (r) | SLOW    |      3.206 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[6]               | OSERDESE2 (IO) | -     |      9.926 (r) | SLOW    |      3.216 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[7]               | OSERDESE2 (IO) | -     |      9.915 (r) | SLOW    |      3.204 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[8]               | OSERDESE2 (IO) | -     |      9.931 (r) | SLOW    |      3.221 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[9]               | OSERDESE2 (IO) | -     |      9.929 (r) | SLOW    |      3.218 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[10]              | OSERDESE2 (IO) | -     |      9.899 (r) | SLOW    |      3.191 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[11]              | OSERDESE2 (IO) | -     |      9.918 (r) | SLOW    |      3.207 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[12]              | OSERDESE2 (IO) | -     |      9.905 (r) | SLOW    |      3.201 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[13]              | OSERDESE2 (IO) | -     |      9.941 (r) | SLOW    |      3.231 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_a[14]              | OSERDESE2 (IO) | -     |      9.928 (r) | SLOW    |      3.220 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[0]              | OSERDESE2 (IO) | -     |      9.902 (r) | SLOW    |      3.195 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[1]              | OSERDESE2 (IO) | -     |      9.910 (r) | SLOW    |      3.205 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ba[2]              | OSERDESE2 (IO) | -     |      9.926 (r) | SLOW    |      3.217 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_cas_n              | OSERDESE2 (IO) | -     |      9.900 (r) | SLOW    |      3.193 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_cke                | OSERDESE2 (IO) | -     |      9.913 (r) | SLOW    |      3.209 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_clk_n              | OSERDESE2 (IO) | -     |     10.042 (r) | SLOW    |      3.177 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_clk_p              | OSERDESE2 (IO) | -     |     10.046 (r) | SLOW    |      3.180 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dm[0]              | OSERDESE2 (IO) | -     |      9.908 (r) | SLOW    |      3.201 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dm[1]              | OSERDESE2 (IO) | -     |      9.937 (r) | SLOW    |      3.226 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[0]              | OSERDESE2 (IO) | -     |     10.871 (r) | SLOW    |      2.886 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[1]              | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.905 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[2]              | OSERDESE2 (IO) | -     |     10.869 (r) | SLOW    |      2.873 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[3]              | OSERDESE2 (IO) | -     |     10.872 (r) | SLOW    |      2.879 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[4]              | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.886 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[5]              | OSERDESE2 (IO) | -     |     10.878 (r) | SLOW    |      2.906 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[6]              | OSERDESE2 (IO) | -     |     10.871 (r) | SLOW    |      2.882 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[7]              | OSERDESE2 (IO) | -     |     10.872 (r) | SLOW    |      2.877 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[8]              | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.898 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[9]              | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.921 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[10]             | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.900 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[11]             | OSERDESE2 (IO) | -     |     10.881 (r) | SLOW    |      2.903 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[12]             | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.913 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[13]             | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.922 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[14]             | OSERDESE2 (IO) | -     |     10.883 (r) | SLOW    |      2.913 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dq[15]             | OSERDESE2 (IO) | -     |     10.885 (r) | SLOW    |      2.912 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_odt                | OSERDESE2 (IO) | -     |      9.889 (r) | SLOW    |      3.185 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_ras_n              | OSERDESE2 (IO) | -     |      9.888 (r) | SLOW    |      3.185 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_reset_n            | OSERDESE2 (IO) | -     |     10.172 (r) | SLOW    |      3.320 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_we_n               | OSERDESE2 (IO) | -     |      9.903 (r) | SLOW    |      3.199 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x     |
clk125_gtp_p                    | ddram_dqs_n[0]           | OSERDESE2 (IO) | -     |     11.425 (r) | SLOW    |      3.411 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_n[1]           | OSERDESE2 (IO) | -     |     11.433 (r) | SLOW    |      3.425 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_p[0]           | OSERDESE2 (IO) | -     |     11.426 (r) | SLOW    |      3.414 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
clk125_gtp_p                    | ddram_dqs_p[1]           | OSERDESE2 (IO) | -     |     11.434 (r) | SLOW    |      3.427 (r) | FAST    | main_genericstandalone_genericstandalone_mmcm_sys4x_dqs |
main_genericstandalone_txoutclk | sfp_ctl_led              | FDRE           | -     |     14.088 (r) | SLOW    |      5.517 (r) | FAST    | main_genericstandalone_clk_tx_unbuf                     |
si5324_clkout_fabric_p          | dio2_n                   | FDRE           | -     |      9.428 (r) | SLOW    |      3.283 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio2_n_1                 | FDRE           | -     |      9.224 (r) | SLOW    |      3.184 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio2_n_2                 | FDRE           | -     |      9.212 (r) | SLOW    |      3.140 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio2_n_3                 | FDRE           | -     |      9.647 (r) | SLOW    |      3.355 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio2_p                   | FDRE           | -     |      9.428 (r) | SLOW    |      3.282 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio2_p_1                 | FDRE           | -     |      9.224 (r) | SLOW    |      3.183 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio2_p_2                 | FDRE           | -     |      9.212 (r) | SLOW    |      3.139 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio2_p_3                 | FDRE           | -     |      9.647 (r) | SLOW    |      3.354 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sampler7_adc_spi_n_clk   | FDSE           | -     |     11.313 (r) | SLOW    |      3.796 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sampler7_adc_spi_p_clk   | FDSE           | -     |     11.313 (r) | SLOW    |      3.795 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sampler7_pgia_spi_n_clk  | FDSE           | -     |     10.019 (r) | SLOW    |      3.533 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sampler7_pgia_spi_n_cs_n | FDSE           | -     |     10.260 (r) | SLOW    |      3.544 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sampler7_pgia_spi_n_mosi | FDRE           | -     |     10.155 (r) | SLOW    |      3.568 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sampler7_pgia_spi_p_clk  | FDSE           | -     |     10.019 (r) | SLOW    |      3.532 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sampler7_pgia_spi_p_cs_n | FDSE           | -     |     10.260 (r) | SLOW    |      3.543 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sampler7_pgia_spi_p_mosi | FDRE           | -     |     10.155 (r) | SLOW    |      3.567 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sfp_ctl_led_1            | FDRE           | -     |      9.546 (r) | SLOW    |      3.581 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | sfp_ctl_led_2            | FDRE           | -     |     10.083 (r) | SLOW    |      3.877 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul3_spi_n_clk        | FDSE           | -     |     10.297 (r) | SLOW    |      3.658 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul3_spi_n_cs_n[0]    | FDSE           | -     |      9.887 (r) | SLOW    |      3.464 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul3_spi_n_cs_n[1]    | FDSE           | -     |      9.472 (r) | SLOW    |      3.270 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul3_spi_n_cs_n[2]    | FDSE           | -     |      9.195 (r) | SLOW    |      3.067 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul3_spi_n_mosi       | FDRE           | -     |     10.321 (r) | SLOW    |      3.412 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul3_spi_p_clk        | FDSE           | -     |     10.297 (r) | SLOW    |      3.657 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul3_spi_p_cs_n[0]    | FDSE           | -     |      9.887 (r) | SLOW    |      3.463 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul3_spi_p_cs_n[1]    | FDSE           | -     |      9.472 (r) | SLOW    |      3.269 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul3_spi_p_cs_n[2]    | FDSE           | -     |      9.194 (r) | SLOW    |      3.066 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul3_spi_p_mosi       | FDRE           | -     |     10.321 (r) | SLOW    |      3.411 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul5_spi_n_clk        | FDSE           | -     |      9.234 (r) | SLOW    |      3.150 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul5_spi_n_cs_n[0]    | FDSE           | -     |      9.224 (r) | SLOW    |      3.169 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul5_spi_n_cs_n[1]    | FDSE           | -     |     10.006 (r) | SLOW    |      3.518 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul5_spi_n_cs_n[2]    | FDSE           | -     |      9.503 (r) | SLOW    |      3.289 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul5_spi_n_mosi       | FDSE           | -     |     10.253 (r) | SLOW    |      3.555 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul5_spi_p_clk        | FDSE           | -     |      9.234 (r) | SLOW    |      3.149 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul5_spi_p_cs_n[0]    | FDSE           | -     |      9.224 (r) | SLOW    |      3.168 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul5_spi_p_cs_n[1]    | FDSE           | -     |     10.006 (r) | SLOW    |      3.517 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul5_spi_p_cs_n[2]    | FDSE           | -     |      9.503 (r) | SLOW    |      3.288 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | urukul5_spi_p_mosi       | FDSE           | -     |     10.253 (r) | SLOW    |      3.554 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino9_spi_n_clk        | FDRE           | -     |     10.374 (r) | SLOW    |      3.613 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino9_spi_n_cs_n[0]    | FDSE           | -     |     10.886 (r) | SLOW    |      3.661 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino9_spi_n_cs_n[1]    | FDSE           | -     |     10.606 (r) | SLOW    |      3.340 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino9_spi_n_mosi       | FDRE           | -     |     10.147 (r) | SLOW    |      3.456 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino9_spi_p_clk        | FDRE           | -     |     10.373 (r) | SLOW    |      3.612 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino9_spi_p_cs_n[0]    | FDSE           | -     |     10.885 (r) | SLOW    |      3.660 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino9_spi_p_cs_n[1]    | FDSE           | -     |     10.605 (r) | SLOW    |      3.339 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | zotino9_spi_p_mosi       | FDRE           | -     |     10.147 (r) | SLOW    |      3.455 (r) | FAST    | main_rtio_crg_rtio_clk                                  |
si5324_clkout_fabric_p          | dio0_n                   | OSERDESE2 (IO) | -     |      7.873 (r) | SLOW    |      2.540 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_1                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.577 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_2                 | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.580 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_3                 | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.591 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_4                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.588 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_5                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.593 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_6                 | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.618 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_n_7                 | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.587 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p                   | OSERDESE2 (IO) | -     |      7.873 (r) | SLOW    |      2.539 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_1                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.576 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_2                 | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.579 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_3                 | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.590 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_4                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.587 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_5                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.592 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_6                 | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.617 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio0_p_7                 | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.586 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n                   | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_1                 | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.554 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_2                 | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.577 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_3                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.556 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_4                 | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.618 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_5                 | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_6                 | OSERDESE2 (IO) | -     |      7.879 (r) | SLOW    |      2.557 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_n_7                 | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.605 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p                   | OSERDESE2 (IO) | -     |      7.875 (r) | SLOW    |      2.542 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_1                 | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.553 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_2                 | OSERDESE2 (IO) | -     |      7.885 (r) | SLOW    |      2.576 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_3                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.555 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_4                 | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.617 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_5                 | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.542 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_6                 | OSERDESE2 (IO) | -     |      7.879 (r) | SLOW    |      2.556 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio1_p_7                 | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_n                   | OSERDESE2 (IO) | -     |      7.873 (r) | SLOW    |      2.577 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_n_1                 | OSERDESE2 (IO) | -     |      7.879 (r) | SLOW    |      2.595 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_n_2                 | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.565 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_n_3                 | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.553 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_n_4                 | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.562 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_n_5                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.579 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_n_6                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.575 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_n_7                 | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.552 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_p                   | OSERDESE2 (IO) | -     |      7.873 (r) | SLOW    |      2.576 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_p_1                 | OSERDESE2 (IO) | -     |      7.879 (r) | SLOW    |      2.594 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_p_2                 | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.564 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_p_3                 | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.552 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_p_4                 | OSERDESE2 (IO) | -     |      7.882 (r) | SLOW    |      2.561 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_p_5                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.578 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_p_6                 | OSERDESE2 (IO) | -     |      7.887 (r) | SLOW    |      2.574 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | dio2_p_7                 | OSERDESE2 (IO) | -     |      7.889 (r) | SLOW    |      2.551 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | sampler7_cnv_n           | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | sampler7_cnv_p           | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.603 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul3_io_update_n      | OSERDESE2 (IO) | -     |      7.860 (r) | SLOW    |      2.538 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul3_io_update_p      | OSERDESE2 (IO) | -     |      7.860 (r) | SLOW    |      2.537 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul3_sw0_n            | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.591 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul3_sw0_p            | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.590 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul3_sw1_n            | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.594 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul3_sw1_p            | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.593 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul3_sw2_n            | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.604 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul3_sw2_p            | OSERDESE2 (IO) | -     |      7.876 (r) | SLOW    |      2.603 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul3_sw3_n            | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.608 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul3_sw3_p            | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.607 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul5_io_update_n      | OSERDESE2 (IO) | -     |      7.857 (r) | SLOW    |      2.544 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul5_io_update_p      | OSERDESE2 (IO) | -     |      7.857 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul5_sw0_n            | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.551 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul5_sw0_p            | OSERDESE2 (IO) | -     |      7.868 (r) | SLOW    |      2.550 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul5_sw1_n            | OSERDESE2 (IO) | -     |      7.863 (r) | SLOW    |      2.544 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul5_sw1_p            | OSERDESE2 (IO) | -     |      7.863 (r) | SLOW    |      2.543 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul5_sw2_n            | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.554 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul5_sw2_p            | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.553 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul5_sw3_n            | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.529 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | urukul5_sw3_p            | OSERDESE2 (IO) | -     |      7.870 (r) | SLOW    |      2.528 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | zotino9_clr_n_n          | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.634 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | zotino9_clr_n_p          | OSERDESE2 (IO) | -     |      8.034 (r) | SLOW    |      2.633 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | zotino9_ldac_n_n         | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.646 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
si5324_clkout_fabric_p          | zotino9_ldac_n_p         | OSERDESE2 (IO) | -     |      8.032 (r) | SLOW    |      2.645 (r) | FAST    | main_rtio_crg_rtiox4_clk                                |
sys_clk                         | ddram_dq[0]              | FDRE           | -     |      5.758 (r) | SLOW    |      1.603 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[1]              | FDRE           | -     |      6.638 (r) | SLOW    |      2.083 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[2]              | FDRE           | -     |      5.640 (r) | SLOW    |      1.528 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[3]              | FDRE           | -     |      5.996 (r) | SLOW    |      1.720 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[4]              | FDRE           | -     |      6.384 (r) | SLOW    |      1.933 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[5]              | FDRE           | -     |      6.523 (r) | SLOW    |      2.029 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[6]              | FDRE           | -     |      5.877 (r) | SLOW    |      1.662 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[7]              | FDRE           | -     |      6.115 (r) | SLOW    |      1.781 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[8]              | FDRE           | -     |      6.792 (r) | SLOW    |      2.164 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[9]              | FDRE           | -     |      7.332 (r) | SLOW    |      2.463 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[10]             | FDRE           | -     |      6.782 (r) | SLOW    |      2.163 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[11]             | FDRE           | -     |      6.672 (r) | SLOW    |      2.111 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[12]             | FDRE           | -     |      7.211 (r) | SLOW    |      2.396 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[13]             | FDRE           | -     |      7.096 (r) | SLOW    |      2.349 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[14]             | FDRE           | -     |      6.670 (r) | SLOW    |      2.103 (r) | FAST    |                                                         |
sys_clk                         | ddram_dq[15]             | FDRE           | -     |      6.958 (r) | SLOW    |      2.264 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_n[0]           | FDRE           | -     |      6.243 (r) | SLOW    |      1.829 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_n[1]           | FDRE           | -     |      6.900 (r) | SLOW    |      2.176 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_p[0]           | FDRE           | -     |      6.244 (r) | SLOW    |      1.832 (r) | FAST    |                                                         |
sys_clk                         | ddram_dqs_p[1]           | FDRE           | -     |      6.901 (r) | SLOW    |      2.178 (r) | FAST    |                                                         |
sys_clk                         | i2c_scl                  | FDRE           | -     |      6.089 (r) | SLOW    |      2.080 (r) | FAST    |                                                         |
sys_clk                         | i2c_sda                  | FDRE           | -     |      7.506 (r) | SLOW    |      2.483 (r) | FAST    |                                                         |
sys_clk                         | serial_tx                | FDSE           | -     |      9.435 (r) | SLOW    |      3.847 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_cs_n          | FDRE           | -     |      8.773 (r) | SLOW    |      3.347 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_dq[0]         | FDRE           | -     |      9.194 (r) | SLOW    |      3.435 (r) | FAST    |                                                         |
sys_clk                         | spiflash2x_dq[1]         | FDRE           | -     |      9.231 (r) | SLOW    |      3.263 (r) | FAST    |                                                         |
sys_clk                         | user_led                 | FDRE           | -     |      9.148 (r) | SLOW    |      3.820 (r) | FAST    |                                                         |
--------------------------------+--------------------------+----------------+-------+----------------+---------+----------------+---------+---------------------------------------------------------+


Combinational Delays

----------------------+-------------+-----------+---------+-----------+---------+
From                  | To          |   Max     | Process |   Min     | Process |
Port                  | Port        | Delay(ns) | Corner  | Delay(ns) | Corner  |
----------------------+-------------+-----------+---------+-----------+---------+
sfp_ctl_los           | sfp_ctl_led |    12.005 | SLOW    |     5.314 | FAST    |
sfp_ctl_mod_present_n | sfp_ctl_led |    12.183 | SLOW    |     5.385 | FAST    |
sfp_ctl_tx_fault      | sfp_ctl_led |    12.794 | SLOW    |     5.716 | FAST    |
----------------------+-------------+-----------+---------+-----------+---------+


Setup between Clocks

--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source                          | Destination                     |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock                           | Clock                           | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125_gtp_p                    | clk125_gtp_p                    |         2.072 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | main_genericstandalone_rxoutclk |         5.955 | SLOW    |               |         |               |         |               |         |
sys_clk                         | main_genericstandalone_rxoutclk |        -0.860 | FAST    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | main_genericstandalone_txoutclk |         4.580 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_txoutclk | main_genericstandalone_txoutclk |         7.368 | SLOW    |               |         |               |         |               |         |
sys_clk                         | main_genericstandalone_txoutclk |         0.655 | FAST    |               |         |               |         |               |         |
si5324_clkout_fabric_p          | si5324_clkout_fabric_p          |         7.894 | SLOW    |         6.496 | SLOW    |               |         |               |         |
sys_clk                         | si5324_clkout_fabric_p          |         0.594 | FAST    |               |         |               |         |               |         |
main_genericstandalone_rxoutclk | sys_clk                         |         6.303 | SLOW    |               |         |               |         |               |         |
main_genericstandalone_txoutclk | sys_clk                         |         3.124 | SLOW    |               |         |               |         |               |         |
si5324_clkout_fabric_p          | sys_clk                         |         8.567 | SLOW    |               |         |               |         |               |         |
sys_clk                         | sys_clk                         |         8.775 | SLOW    |               |         |               |         |               |         |
--------------------------------+---------------------------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk125_gtp_p
Worst Case Data Window: 5.076 ns
Ideal Clock Offset to Actual Clock: 4.296 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.851 (r) | FAST    |   6.823 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.779 (f) | FAST    |   6.823 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.839 (r) | FAST    |   6.814 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.767 (f) | FAST    |   6.814 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.861 (r) | FAST    |   6.832 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.789 (f) | FAST    |   6.832 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.860 (r) | FAST    |   6.832 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.788 (f) | FAST    |   6.832 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.859 (r) | FAST    |   6.834 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.787 (f) | FAST    |   6.834 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.838 (r) | FAST    |   6.814 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.766 (f) | FAST    |   6.814 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.854 (r) | FAST    |   6.826 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.782 (f) | FAST    |   6.826 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.861 (r) | FAST    |   6.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.789 (f) | FAST    |   6.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.851 (r) | FAST    |   6.829 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.779 (f) | FAST    |   6.829 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.831 (r) | FAST    |   6.809 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.759 (f) | FAST    |   6.809 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.848 (r) | FAST    |   6.826 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.776 (f) | FAST    |   6.826 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.846 (r) | FAST    |   6.822 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.774 (f) | FAST    |   6.822 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.837 (r) | FAST    |   6.817 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.765 (f) | FAST    |   6.817 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.830 (r) | FAST    |   6.809 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.758 (f) | FAST    |   6.809 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.835 (r) | FAST    |   6.813 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.763 (f) | FAST    |   6.813 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.838 (r) | FAST    |   6.817 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.766 (f) | FAST    |   6.817 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.758 (f) | FAST    |   6.834 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: sys_clk
Worst Case Data Window: 2.523 ns
Ideal Clock Offset to Actual Clock: -2.153 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
spiflash2x_dq[0]   |   2.983 (r) | SLOW    |  -1.000 (r) | FAST    |       inf |       inf |             - |
spiflash2x_dq[1]   |   3.414 (r) | SLOW    |  -0.892 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.414 (r) | SLOW    |  -0.892 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.076 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   9.865 (r) | SLOW    |   3.155 (r) | FAST    |    0.000 |
ddram_a[1]         |   9.916 (r) | SLOW    |   3.205 (r) | FAST    |    0.051 |
ddram_a[2]         |   9.914 (r) | SLOW    |   3.204 (r) | FAST    |    0.049 |
ddram_a[3]         |   9.902 (r) | SLOW    |   3.194 (r) | FAST    |    0.039 |
ddram_a[4]         |   9.916 (r) | SLOW    |   3.211 (r) | FAST    |    0.056 |
ddram_a[5]         |   9.911 (r) | SLOW    |   3.206 (r) | FAST    |    0.051 |
ddram_a[6]         |   9.926 (r) | SLOW    |   3.216 (r) | FAST    |    0.061 |
ddram_a[7]         |   9.915 (r) | SLOW    |   3.204 (r) | FAST    |    0.050 |
ddram_a[8]         |   9.931 (r) | SLOW    |   3.221 (r) | FAST    |    0.066 |
ddram_a[9]         |   9.929 (r) | SLOW    |   3.218 (r) | FAST    |    0.064 |
ddram_a[10]        |   9.899 (r) | SLOW    |   3.191 (r) | FAST    |    0.036 |
ddram_a[11]        |   9.918 (r) | SLOW    |   3.207 (r) | FAST    |    0.053 |
ddram_a[12]        |   9.905 (r) | SLOW    |   3.201 (r) | FAST    |    0.045 |
ddram_a[13]        |   9.941 (r) | SLOW    |   3.231 (r) | FAST    |    0.076 |
ddram_a[14]        |   9.928 (r) | SLOW    |   3.220 (r) | FAST    |    0.065 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.941 (r) | SLOW    |   3.155 (r) | FAST    |    0.076 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.024 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   9.902 (r) | SLOW    |   3.195 (r) | FAST    |    0.000 |
ddram_ba[1]        |   9.910 (r) | SLOW    |   3.205 (r) | FAST    |    0.010 |
ddram_ba[2]        |   9.926 (r) | SLOW    |   3.217 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.926 (r) | SLOW    |   3.195 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.029 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   9.908 (r) | SLOW    |   3.201 (r) | FAST    |    0.000 |
ddram_dm[1]        |   9.937 (r) | SLOW    |   3.226 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.937 (r) | SLOW    |   3.201 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.049 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   10.871 (r) | SLOW    |   2.886 (r) | FAST    |    0.013 |
ddram_dq[1]        |   10.878 (r) | SLOW    |   2.905 (r) | FAST    |    0.032 |
ddram_dq[2]        |   10.869 (r) | SLOW    |   2.873 (r) | FAST    |    0.000 |
ddram_dq[3]        |   10.872 (r) | SLOW    |   2.879 (r) | FAST    |    0.006 |
ddram_dq[4]        |   10.878 (r) | SLOW    |   2.886 (r) | FAST    |    0.012 |
ddram_dq[5]        |   10.878 (r) | SLOW    |   2.906 (r) | FAST    |    0.033 |
ddram_dq[6]        |   10.871 (r) | SLOW    |   2.882 (r) | FAST    |    0.009 |
ddram_dq[7]        |   10.872 (r) | SLOW    |   2.877 (r) | FAST    |    0.004 |
ddram_dq[8]        |   10.883 (r) | SLOW    |   2.898 (r) | FAST    |    0.024 |
ddram_dq[9]        |   10.885 (r) | SLOW    |   2.921 (r) | FAST    |    0.048 |
ddram_dq[10]       |   10.883 (r) | SLOW    |   2.900 (r) | FAST    |    0.027 |
ddram_dq[11]       |   10.881 (r) | SLOW    |   2.903 (r) | FAST    |    0.029 |
ddram_dq[12]       |   10.885 (r) | SLOW    |   2.913 (r) | FAST    |    0.040 |
ddram_dq[13]       |   10.885 (r) | SLOW    |   2.922 (r) | FAST    |    0.049 |
ddram_dq[14]       |   10.883 (r) | SLOW    |   2.913 (r) | FAST    |    0.040 |
ddram_dq[15]       |   10.885 (r) | SLOW    |   2.912 (r) | FAST    |    0.039 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.885 (r) | SLOW    |   2.873 (r) | FAST    |    0.049 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.693 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   5.758 (r) | SLOW    |   1.603 (r) | FAST    |    0.119 |
ddram_dq[1]        |   6.638 (r) | SLOW    |   2.083 (r) | FAST    |    0.998 |
ddram_dq[2]        |   5.640 (r) | SLOW    |   1.528 (r) | FAST    |    0.000 |
ddram_dq[3]        |   5.996 (r) | SLOW    |   1.720 (r) | FAST    |    0.357 |
ddram_dq[4]        |   6.384 (r) | SLOW    |   1.933 (r) | FAST    |    0.745 |
ddram_dq[5]        |   6.523 (r) | SLOW    |   2.029 (r) | FAST    |    0.883 |
ddram_dq[6]        |   5.877 (r) | SLOW    |   1.662 (r) | FAST    |    0.238 |
ddram_dq[7]        |   6.115 (r) | SLOW    |   1.781 (r) | FAST    |    0.475 |
ddram_dq[8]        |   6.792 (r) | SLOW    |   2.164 (r) | FAST    |    1.153 |
ddram_dq[9]        |   7.332 (r) | SLOW    |   2.463 (r) | FAST    |    1.693 |
ddram_dq[10]       |   6.782 (r) | SLOW    |   2.163 (r) | FAST    |    1.143 |
ddram_dq[11]       |   6.672 (r) | SLOW    |   2.111 (r) | FAST    |    1.033 |
ddram_dq[12]       |   7.211 (r) | SLOW    |   2.396 (r) | FAST    |    1.571 |
ddram_dq[13]       |   7.096 (r) | SLOW    |   2.349 (r) | FAST    |    1.456 |
ddram_dq[14]       |   6.670 (r) | SLOW    |   2.103 (r) | FAST    |    1.030 |
ddram_dq[15]       |   6.958 (r) | SLOW    |   2.264 (r) | FAST    |    1.318 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.332 (r) | SLOW    |   1.528 (r) | FAST    |    1.693 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk125_gtp_p
Bus Skew: 0.016 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   11.425 (r) | SLOW    |   3.411 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   11.433 (r) | SLOW    |   3.425 (r) | FAST    |    0.014 |
ddram_dqs_p[0]     |   11.426 (r) | SLOW    |   3.414 (r) | FAST    |    0.003 |
ddram_dqs_p[1]     |   11.434 (r) | SLOW    |   3.427 (r) | FAST    |    0.016 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   11.434 (r) | SLOW    |   3.411 (r) | FAST    |    0.016 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.658 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.243 (r) | SLOW    |   1.829 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   6.900 (r) | SLOW    |   2.176 (r) | FAST    |    0.657 |
ddram_dqs_p[0]     |   6.244 (r) | SLOW    |   1.832 (r) | FAST    |    0.003 |
ddram_dqs_p[1]     |   6.901 (r) | SLOW    |   2.178 (r) | FAST    |    0.658 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   6.901 (r) | SLOW    |   1.829 (r) | FAST    |    0.658 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.172 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
spiflash2x_dq[0]   |   9.194 (r) | SLOW    |   3.435 (r) | FAST    |    0.172 |
spiflash2x_dq[1]   |   9.231 (r) | SLOW    |   3.263 (r) | FAST    |    0.037 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.231 (r) | SLOW    |   3.263 (r) | FAST    |    0.172 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.693 ns
----------------------+-------------+---------+-------------+---------+----------+
                      |     Max     | Process |     Min     | Process | Edge     |
Pad                   |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+-------------+---------+-------------+---------+----------+
urukul3_spi_n_cs_n[0] |   9.887 (r) | SLOW    |   3.464 (r) | FAST    |    0.693 |
urukul3_spi_n_cs_n[1] |   9.472 (r) | SLOW    |   3.270 (r) | FAST    |    0.277 |
urukul3_spi_n_cs_n[2] |   9.195 (r) | SLOW    |   3.067 (r) | FAST    |    0.001 |
urukul3_spi_p_cs_n[0] |   9.887 (r) | SLOW    |   3.463 (r) | FAST    |    0.693 |
urukul3_spi_p_cs_n[1] |   9.472 (r) | SLOW    |   3.269 (r) | FAST    |    0.277 |
urukul3_spi_p_cs_n[2] |   9.194 (r) | SLOW    |   3.066 (r) | FAST    |    0.000 |
----------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary    |   9.887 (r) | SLOW    |   3.066 (r) | FAST    |    0.693 |
----------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.782 ns
----------------------+--------------+---------+-------------+---------+----------+
                      |      Max     | Process |     Min     | Process | Edge     |
Pad                   |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+--------------+---------+-------------+---------+----------+
urukul5_spi_n_cs_n[0] |    9.224 (r) | SLOW    |   3.169 (r) | FAST    |    0.001 |
urukul5_spi_n_cs_n[1] |   10.006 (r) | SLOW    |   3.518 (r) | FAST    |    0.782 |
urukul5_spi_n_cs_n[2] |    9.503 (r) | SLOW    |   3.289 (r) | FAST    |    0.279 |
urukul5_spi_p_cs_n[0] |    9.224 (r) | SLOW    |   3.168 (r) | FAST    |    0.000 |
urukul5_spi_p_cs_n[1] |   10.006 (r) | SLOW    |   3.517 (r) | FAST    |    0.782 |
urukul5_spi_p_cs_n[2] |    9.503 (r) | SLOW    |   3.288 (r) | FAST    |    0.279 |
----------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary    |   10.006 (r) | SLOW    |   3.168 (r) | FAST    |    0.782 |
----------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: si5324_clkout_fabric_p
Bus Skew: 0.322 ns
----------------------+--------------+---------+-------------+---------+----------+
                      |      Max     | Process |     Min     | Process | Edge     |
Pad                   |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
----------------------+--------------+---------+-------------+---------+----------+
zotino9_spi_n_cs_n[0] |   10.886 (r) | SLOW    |   3.661 (r) | FAST    |    0.322 |
zotino9_spi_n_cs_n[1] |   10.606 (r) | SLOW    |   3.340 (r) | FAST    |    0.001 |
zotino9_spi_p_cs_n[0] |   10.885 (r) | SLOW    |   3.660 (r) | FAST    |    0.321 |
zotino9_spi_p_cs_n[1] |   10.605 (r) | SLOW    |   3.339 (r) | FAST    |    0.000 |
----------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary    |   10.886 (r) | SLOW    |   3.339 (r) | FAST    |    0.322 |
----------------------+--------------+---------+-------------+---------+----------+




