@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":218:0:218:17|Port data_is_csi of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":218:0:218:17|Port data_is_lvds_ch_4 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":218:0:218:17|Port data_is_lvds_ch_3 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":218:0:218:17|Port data_is_lvds_ch_2 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":218:0:218:17|Port data_is_lvds_ch_1 of entity work.image_sensor_sim is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":239:0:239:14|Port reset_4 of entity work.reset_control is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":239:0:239:14|Port reset_3 of entity work.reset_control is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":261:0:261:23|Port ena_clk_x_q_is of entity work.sync_gen_pix_str_frame is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":128:7:128:27|Signal data_is_lvds_ch_1_sim is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":129:7:129:27|Signal data_is_lvds_ch_2_sim is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":130:7:130:27|Signal data_is_lvds_ch_3_sim is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":131:7:131:27|Signal data_is_lvds_ch_4_sim is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":132:7:132:21|Signal data_is_csi_sim is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":172:7:172:20|Signal ena_clk_x_q_is is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":206:7:206:19|Signal lock_pll_rx_1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":207:7:207:19|Signal lock_pll_rx_2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\sync_gen_pix_str_frame.vhd":54:7:54:13|Signal clk_1_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\sync_gen_pix_str_frame.vhd":73:7:73:13|Signal clk_2_3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd":46:0:46:8|Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd":136:0:136:8|Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CL265 :"G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd":57:0:57:1|Removing unused bit 3 of ena_clk_x_q_in_17(3 downto 0). Either assign all bits or reduce the width of the signal.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd":46:0:46:8|Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd":136:0:136:8|Port cout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CL265 :"G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd":57:0:57:1|Removing unused bit 3 of ena_clk_x_q_in_17(3 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL169 :"G:\ACTELL\EKB\EKB\Libero\hdl\reset_control.vhd":54:0:54:1|Pruning unused register cnt_V_imx_4(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\ACTELL\EKB\EKB\Libero\hdl\reset_control.vhd":43:0:43:1|Pruning unused register sync_V_imx_4. Make sure that there are no unused intermediate registers.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":195:0:195:16|Port xhs_imx_sim of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":195:0:195:16|Port xvs_imx_sim of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":195:0:195:16|Port qout_clk_out of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":195:0:195:16|Port qout_v_out of entity work.is_sim_paralell is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":126:7:126:17|Signal qout_clk_is is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":127:7:127:15|Signal qout_v_is is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_serial_DDR.vhd":70:0:70:20|Port qout of entity work.count_n_modul is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD280 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_serial_DDR.vhd":27:10:27:16|Unbound component DDR_OUT mapped to black box
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":230:0:230:8|Port trs_f1_v1_h1 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":230:0:230:8|Port trs_f1_v1_h0 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":230:0:230:8|Port trs_f1_v0_h1 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":230:0:230:8|Port trs_f1_v0_h0 of entity work.trs_gen is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD610 :"G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd":76:15:76:32|Index value 0 to 15 could be out of prefix range 12 downto 0. 
@W: CL279 :"G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd":74:0:74:1|Pruning register bits 11 to 8 of chess_desk(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd":74:0:74:1|Pruning register bits 6 to 4 of chess_desk(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":189:0:189:1|Pruning unused register PixPerLine_6(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":152:0:152:1|Pruning unused register DATA_q_7_2(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":152:0:152:1|Pruning unused register DATA_q_6_2(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":152:0:152:1|Pruning unused register DATA_q_5_2(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":152:0:152:1|Pruning unused register DATA_q_4_2(11 downto 0). Make sure that there are no unused intermediate registers.
@W: CL271 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":174:0:174:1|Pruning unused bits 7 to 4 of mode_sync_gen_2(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":189:0:189:1|Pruning register bits 12 to 10 of ActivePixPerLine(12 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":189:0:189:1|Pruning register bits 4 to 0 of ActivePixPerLine(12 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":189:0:189:1|Pruning register bits 12 to 6 of HsyncShift(12 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":60:1:60:17|Signal DATA_IS_LVDS_ch_4 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":59:1:59:17|Signal DATA_IS_LVDS_ch_3 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":58:1:58:17|Signal DATA_IS_LVDS_ch_2 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":57:1:57:17|Signal DATA_IS_LVDS_ch_1 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":56:1:56:11|Signal DATA_IS_PAR is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":55:1:55:11|Signal XHS_Imx_Sim is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":54:1:54:11|Signal XVS_Imx_Sim is floating; a simulation mismatch is possible.
@W: CL168 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":195:0:195:16|Removing instance IS_SIM_Paralell_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 0 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 1 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 2 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 3 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 4 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 5 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 6 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 7 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 8 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 9 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 10 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"G:\ACTELL\EKB\EKB\Libero\hdl\IMAGE_SENSOR_SIM.vhd":215:0:215:18|Bit 11 of input data_imx_out of instance IS_SIM_serial_DDR_q is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":97:1:97:4|Signal GPIO is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":96:1:96:6|Signal GPIO10 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":95:1:95:5|Signal GPIO9 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":94:1:94:5|Signal GPIO8 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":93:1:93:5|Signal GPIO7 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":92:1:92:5|Signal GPIO6 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":91:1:91:5|Signal GPIO5 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":90:1:90:5|Signal GPIO4 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":89:1:89:5|Signal GPIO3 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":88:1:88:5|Signal GPIO2 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":87:1:87:5|Signal GPIO1 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":86:1:86:5|Signal GPIO0 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":85:1:85:11|Signal Wide_Narrow is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":84:1:84:4|Signal CMD2 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":83:1:83:4|Signal CMD1 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":82:1:82:4|Signal Sync is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":81:1:81:5|Signal Get_m is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":79:1:79:8|Signal OE_Mem_1 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":78:1:78:9|Signal CEn_Mem_1 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":77:1:77:8|Signal WE_Mem_1 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":76:1:76:10|Signal ADDR_Mem_1 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":73:1:73:7|Signal DAC_SFL is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":72:1:72:7|Signal DAC_CLK is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":71:1:71:7|Signal DAC_SCL is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":70:1:70:7|Signal DAC_SDA is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":69:1:69:7|Signal DAC_LF2 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":68:1:68:7|Signal DAC_LF1 is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":67:1:67:8|Signal DAC_PBLK is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":66:1:66:10|Signal DAC_PVSYNC is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":65:1:65:10|Signal DAC_PHSYNC is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":64:1:64:5|Signal DAC_Y is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":52:1:52:11|Signal IMX_2_XTRIG is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":51:1:51:10|Signal IMX_2_INCK is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":50:1:50:9|Signal IMX_2_XCE is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":49:1:49:9|Signal IMX_2_SDO is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":48:1:48:9|Signal IMX_2_SDI is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":47:1:47:9|Signal IMX_2_SCK is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":46:1:46:10|Signal IMX_2_XCLR is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":32:1:32:11|Signal IMX_1_XTRIG is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":31:1:31:10|Signal IMX_1_INCK is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":30:1:30:9|Signal IMX_1_XCE is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":29:1:29:9|Signal IMX_1_SDO is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":28:1:28:9|Signal IMX_1_SDI is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":27:1:27:9|Signal IMX_1_SCK is floating; a simulation mismatch is possible.
@W: CL240 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":26:1:26:10|Signal IMX_1_XCLR is floating; a simulation mismatch is possible.
@W: CL168 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":261:0:261:23|Removing instance sync_gen_pix_str_frame_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":239:0:239:14|Removing instance reset_control_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":218:0:218:17|Removing instance IMAGE_SENSOR_SIM_q because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL279 :"G:\ACTELL\EKB\EKB\Libero\hdl\PATHERN_GENERATOR.vhd":74:0:74:1|Pruning register bits 3 to 1 of chess_desk(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":189:0:189:1|Pruning register bit 12 of qout_clk_IS_ch(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":189:0:189:1|Pruning register bits 9 to 7 of ActivePixPerLine(9 downto 5). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":189:0:189:1|Pruning register bits 5 to 2 of HsyncShift(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":189:0:189:1|Pruning register bit 11 of qout_clk_IS_ch(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":303:0:303:1|Pruning register bit 12 of qout_clk_out(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"G:\ACTELL\EKB\EKB\Libero\hdl\IS_SIM_Paralell.vhd":303:0:303:1|Pruning register bit 11 of qout_clk_out(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd":20:1:20:13|Input port bits 7 to 4 of mode_sync_gen(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"G:\ACTELL\EKB\EKB\Libero\hdl\gen_pix_str_frame.vhd":20:1:20:13|Input port bits 7 to 4 of mode_sync_gen(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL158 :"G:\ACTELL\EKB\EKB\Libero\hdl\top.vhd":75:1:75:10|Inout DATA_Mem_1 is unused

