INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:17:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            addf0/operator/excRt_c4_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 1.819ns (20.037%)  route 7.259ns (79.963%))
  Logic Levels:           17  (CARRY4=4 LUT3=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2011, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X27Y96         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg/Q
                         net (fo=22, routed)          0.642     1.366    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q
    SLICE_X27Y92         LUT5 (Prop_lut5_I0_O)        0.043     1.409 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_i_7/O
                         net (fo=1, routed)           0.000     1.409    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_i_7_n_0
    SLICE_X27Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.666 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.666    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X27Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.811 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.506     2.318    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X28Y91         LUT3 (Prop_lut3_I0_O)        0.120     2.438 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          1.018     3.456    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I5_O)        0.043     3.499 r  lsq1/handshake_lsq_lsq1_core/dataReg[4]_i_2/O
                         net (fo=2, routed)           0.512     4.011    lsq1/handshake_lsq_lsq1_core/dataReg[4]_i_2_n_0
    SLICE_X47Y72         LUT6 (Prop_lut6_I2_O)        0.043     4.054 r  lsq1/handshake_lsq_lsq1_core/level4_c1[7]_i_6/O
                         net (fo=3, routed)           0.955     5.009    lsq1/handshake_lsq_lsq1_core/level4_c1[7]_i_6_n_0
    SLICE_X20Y82         LUT4 (Prop_lut4_I0_O)        0.043     5.052 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.423     5.475    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X19Y81         LUT5 (Prop_lut5_I4_O)        0.051     5.526 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.412     5.938    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X19Y85         LUT5 (Prop_lut5_I2_O)        0.129     6.067 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.353     6.420    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X18Y85         LUT3 (Prop_lut3_I0_O)        0.043     6.463 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.463    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X18Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.636 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.636    addf0/operator/ltOp_carry__2_n_0
    SLICE_X18Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.758 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.584     7.342    load2/data_tehb/control/CO[0]
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.127     7.469 r  load2/data_tehb/control/extendedExpInc_c4_reg[8]_srl4_i_5/O
                         net (fo=2, routed)           0.626     8.095    load2/data_tehb/control/extendedExpInc_c4_reg[8]_srl4_i_5_n_0
    SLICE_X29Y90         LUT5 (Prop_lut5_I0_O)        0.043     8.138 r  load2/data_tehb/control/extendedExpInc_c4_reg[8]_srl4_i_3/O
                         net (fo=3, routed)           0.400     8.538    load1/data_tehb/control/extendedExpInc_c5_reg[6]
    SLICE_X24Y87         LUT6 (Prop_lut6_I1_O)        0.043     8.581 r  load1/data_tehb/control/extendedExpInc_c4_reg[8]_srl4_i_1/O
                         net (fo=4, routed)           0.316     8.897    load1/data_tehb/control/dataReg_reg[28]
    SLICE_X24Y86         LUT4 (Prop_lut4_I3_O)        0.049     8.946 f  load1/data_tehb/control/excRt_c4_reg[0]_srl4_i_4/O
                         net (fo=1, routed)           0.223     9.169    addf0/operator/excRt_c5_reg[0]_1
    SLICE_X24Y86         LUT6 (Prop_lut6_I2_O)        0.129     9.298 r  addf0/operator/excRt_c4_reg[0]_srl4_i_1/O
                         net (fo=1, routed)           0.288     9.586    addf0/operator/excRt_c0[0]
    SLICE_X22Y86         SRL16E                                       r  addf0/operator/excRt_c4_reg[0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=2011, unset)         0.483    11.683    addf0/operator/clk
    SLICE_X22Y86         SRL16E                                       r  addf0/operator/excRt_c4_reg[0]_srl4/CLK
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X22Y86         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031    11.616    addf0/operator/excRt_c4_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  2.030    




