INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elias/p_memory_design/project_8.srcs/sources_1/new/mainController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elias/p_memory_design/project_8.srcs/sim_1/new/t_mainController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_mainController
