ARM GAS  /tmp/cctBctl6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB288:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/cctBctl6.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32l4xx_hal_msp.c **** 
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32l4xx_hal_msp.c **** 
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32l4xx_hal_msp.c **** 
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32l4xx_hal_msp.c **** 
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32l4xx_hal_msp.c **** 
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32l4xx_hal_msp.c ****                                         /**
  64:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32l4xx_hal_msp.c ****   */
  66:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 67 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32l4xx_hal_msp.c **** 
  70:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 72 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 72 3 view .LVU2
  39              		.loc 1 72 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
ARM GAS  /tmp/cctBctl6.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 72 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 73 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 73 3 view .LVU8
  55              		.loc 1 73 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 73 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 73 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32l4xx_hal_msp.c **** 
  75:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 80 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE288:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB289:
  81:Core/Src/stm32l4xx_hal_msp.c **** 
  82:Core/Src/stm32l4xx_hal_msp.c **** /**
  83:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/cctBctl6.s 			page 4


  87:Core/Src/stm32l4xx_hal_msp.c **** */
  88:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 89 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 89 1 is_stmt 0 view .LVU15
  94 0000 30B5     		push	{r4, r5, lr}
  95              		.cfi_def_cfa_offset 12
  96              		.cfi_offset 4, -12
  97              		.cfi_offset 5, -8
  98              		.cfi_offset 14, -4
  99 0002 89B0     		sub	sp, sp, #36
 100              		.cfi_def_cfa_offset 48
  90:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 90 3 is_stmt 1 view .LVU16
 102              		.loc 1 90 20 is_stmt 0 view .LVU17
 103 0004 0023     		movs	r3, #0
 104 0006 0393     		str	r3, [sp, #12]
 105 0008 0493     		str	r3, [sp, #16]
 106 000a 0593     		str	r3, [sp, #20]
 107 000c 0693     		str	r3, [sp, #24]
 108 000e 0793     		str	r3, [sp, #28]
  91:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 109              		.loc 1 91 3 is_stmt 1 view .LVU18
 110              		.loc 1 91 10 is_stmt 0 view .LVU19
 111 0010 0268     		ldr	r2, [r0]
 112              		.loc 1 91 5 view .LVU20
 113 0012 294B     		ldr	r3, .L11
 114 0014 9A42     		cmp	r2, r3
 115 0016 01D0     		beq	.L9
 116              	.LVL1:
 117              	.L5:
  92:Core/Src/stm32l4xx_hal_msp.c ****   {
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c **** 
  95:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  96:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  97:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
  98:Core/Src/stm32l4xx_hal_msp.c **** 
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 100:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 103:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 104:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> ADC1_IN3
 105:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> ADC1_IN4
 106:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> ADC1_IN9
 107:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> ADC1_IN10
 108:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> ADC1_IN12
 109:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> ADC1_IN13
 110:Core/Src/stm32l4xx_hal_msp.c ****     */
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 112:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cctBctl6.s 			page 5


 115:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 116:Core/Src/stm32l4xx_hal_msp.c **** 
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = A4_Pin|A5_Pin|A6_Pin;
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 120:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 121:Core/Src/stm32l4xx_hal_msp.c **** 
 122:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 123:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 124:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 125:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 133:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 134:Core/Src/stm32l4xx_hal_msp.c ****     {
 135:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 136:Core/Src/stm32l4xx_hal_msp.c ****     }
 137:Core/Src/stm32l4xx_hal_msp.c **** 
 138:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 139:Core/Src/stm32l4xx_hal_msp.c **** 
 140:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 142:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 143:Core/Src/stm32l4xx_hal_msp.c ****   }
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c **** }
 118              		.loc 1 145 1 view .LVU21
 119 0018 09B0     		add	sp, sp, #36
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 12
 122              		@ sp needed
 123 001a 30BD     		pop	{r4, r5, pc}
 124              	.LVL2:
 125              	.L9:
 126              		.cfi_restore_state
 127              		.loc 1 145 1 view .LVU22
 128 001c 0446     		mov	r4, r0
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 129              		.loc 1 97 5 is_stmt 1 view .LVU23
 130              	.LBB4:
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 131              		.loc 1 97 5 view .LVU24
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 132              		.loc 1 97 5 view .LVU25
 133 001e 03F17043 		add	r3, r3, #-268435456
 134 0022 A3F5F833 		sub	r3, r3, #126976
 135 0026 DA6C     		ldr	r2, [r3, #76]
 136 0028 42F40052 		orr	r2, r2, #8192
 137 002c DA64     		str	r2, [r3, #76]
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 138              		.loc 1 97 5 view .LVU26
 139 002e DA6C     		ldr	r2, [r3, #76]
ARM GAS  /tmp/cctBctl6.s 			page 6


 140 0030 02F40052 		and	r2, r2, #8192
 141 0034 0092     		str	r2, [sp]
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 142              		.loc 1 97 5 view .LVU27
 143 0036 009A     		ldr	r2, [sp]
 144              	.LBE4:
  97:Core/Src/stm32l4xx_hal_msp.c **** 
 145              		.loc 1 97 5 view .LVU28
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 146              		.loc 1 99 5 view .LVU29
 147              	.LBB5:
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 148              		.loc 1 99 5 view .LVU30
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 149              		.loc 1 99 5 view .LVU31
 150 0038 DA6C     		ldr	r2, [r3, #76]
 151 003a 42F00402 		orr	r2, r2, #4
 152 003e DA64     		str	r2, [r3, #76]
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 153              		.loc 1 99 5 view .LVU32
 154 0040 DA6C     		ldr	r2, [r3, #76]
 155 0042 02F00402 		and	r2, r2, #4
 156 0046 0192     		str	r2, [sp, #4]
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 157              		.loc 1 99 5 view .LVU33
 158 0048 019A     		ldr	r2, [sp, #4]
 159              	.LBE5:
  99:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 160              		.loc 1 99 5 view .LVU34
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 100 5 view .LVU35
 162              	.LBB6:
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 100 5 view .LVU36
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 100 5 view .LVU37
 165 004a DA6C     		ldr	r2, [r3, #76]
 166 004c 42F00102 		orr	r2, r2, #1
 167 0050 DA64     		str	r2, [r3, #76]
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 100 5 view .LVU38
 169 0052 DB6C     		ldr	r3, [r3, #76]
 170 0054 03F00103 		and	r3, r3, #1
 171 0058 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 100 5 view .LVU39
 173 005a 029B     		ldr	r3, [sp, #8]
 174              	.LBE6:
 100:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 100 5 view .LVU40
 111:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
 176              		.loc 1 111 5 view .LVU41
 111:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin;
 177              		.loc 1 111 25 is_stmt 0 view .LVU42
 178 005c 1F23     		movs	r3, #31
 179 005e 0393     		str	r3, [sp, #12]
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cctBctl6.s 			page 7


 180              		.loc 1 113 5 is_stmt 1 view .LVU43
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 113 26 is_stmt 0 view .LVU44
 182 0060 0B25     		movs	r5, #11
 183 0062 0495     		str	r5, [sp, #16]
 114:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 184              		.loc 1 114 5 is_stmt 1 view .LVU45
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 185              		.loc 1 115 5 view .LVU46
 186 0064 03A9     		add	r1, sp, #12
 187 0066 1548     		ldr	r0, .L11+4
 188              	.LVL3:
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 189              		.loc 1 115 5 is_stmt 0 view .LVU47
 190 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL4:
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 192              		.loc 1 117 5 is_stmt 1 view .LVU48
 117:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 193              		.loc 1 117 25 is_stmt 0 view .LVU49
 194 006c B023     		movs	r3, #176
 195 006e 0393     		str	r3, [sp, #12]
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 196              		.loc 1 118 5 is_stmt 1 view .LVU50
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 118 26 is_stmt 0 view .LVU51
 198 0070 0495     		str	r5, [sp, #16]
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 199              		.loc 1 119 5 is_stmt 1 view .LVU52
 119:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 200              		.loc 1 119 26 is_stmt 0 view .LVU53
 201 0072 0025     		movs	r5, #0
 202 0074 0595     		str	r5, [sp, #20]
 120:Core/Src/stm32l4xx_hal_msp.c **** 
 203              		.loc 1 120 5 is_stmt 1 view .LVU54
 204 0076 03A9     		add	r1, sp, #12
 205 0078 4FF09040 		mov	r0, #1207959552
 206 007c FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL5:
 124:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 208              		.loc 1 124 5 view .LVU55
 124:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_0;
 209              		.loc 1 124 24 is_stmt 0 view .LVU56
 210 0080 0F48     		ldr	r0, .L11+8
 211 0082 104B     		ldr	r3, .L11+12
 212 0084 0360     		str	r3, [r0]
 125:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 213              		.loc 1 125 5 is_stmt 1 view .LVU57
 125:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 214              		.loc 1 125 28 is_stmt 0 view .LVU58
 215 0086 4560     		str	r5, [r0, #4]
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 216              		.loc 1 126 5 is_stmt 1 view .LVU59
 126:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 217              		.loc 1 126 30 is_stmt 0 view .LVU60
 218 0088 8560     		str	r5, [r0, #8]
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/cctBctl6.s 			page 8


 219              		.loc 1 127 5 is_stmt 1 view .LVU61
 127:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 220              		.loc 1 127 30 is_stmt 0 view .LVU62
 221 008a C560     		str	r5, [r0, #12]
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 222              		.loc 1 128 5 is_stmt 1 view .LVU63
 128:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 223              		.loc 1 128 27 is_stmt 0 view .LVU64
 224 008c 8023     		movs	r3, #128
 225 008e 0361     		str	r3, [r0, #16]
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 226              		.loc 1 129 5 is_stmt 1 view .LVU65
 129:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 227              		.loc 1 129 40 is_stmt 0 view .LVU66
 228 0090 4FF48073 		mov	r3, #256
 229 0094 4361     		str	r3, [r0, #20]
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 230              		.loc 1 130 5 is_stmt 1 view .LVU67
 130:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 231              		.loc 1 130 37 is_stmt 0 view .LVU68
 232 0096 4FF48063 		mov	r3, #1024
 233 009a 8361     		str	r3, [r0, #24]
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 234              		.loc 1 131 5 is_stmt 1 view .LVU69
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 235              		.loc 1 131 25 is_stmt 0 view .LVU70
 236 009c 2023     		movs	r3, #32
 237 009e C361     		str	r3, [r0, #28]
 132:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 238              		.loc 1 132 5 is_stmt 1 view .LVU71
 132:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 239              		.loc 1 132 29 is_stmt 0 view .LVU72
 240 00a0 0562     		str	r5, [r0, #32]
 133:Core/Src/stm32l4xx_hal_msp.c ****     {
 241              		.loc 1 133 5 is_stmt 1 view .LVU73
 133:Core/Src/stm32l4xx_hal_msp.c ****     {
 242              		.loc 1 133 9 is_stmt 0 view .LVU74
 243 00a2 FFF7FEFF 		bl	HAL_DMA_Init
 244              	.LVL6:
 133:Core/Src/stm32l4xx_hal_msp.c ****     {
 245              		.loc 1 133 8 view .LVU75
 246 00a6 18B9     		cbnz	r0, .L10
 247              	.L7:
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 248              		.loc 1 138 5 is_stmt 1 view .LVU76
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 249              		.loc 1 138 5 view .LVU77
 250 00a8 054B     		ldr	r3, .L11+8
 251 00aa E364     		str	r3, [r4, #76]
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 252              		.loc 1 138 5 view .LVU78
 253 00ac 9C62     		str	r4, [r3, #40]
 138:Core/Src/stm32l4xx_hal_msp.c **** 
 254              		.loc 1 138 5 view .LVU79
 255              		.loc 1 145 1 is_stmt 0 view .LVU80
 256 00ae B3E7     		b	.L5
 257              	.L10:
ARM GAS  /tmp/cctBctl6.s 			page 9


 135:Core/Src/stm32l4xx_hal_msp.c ****     }
 258              		.loc 1 135 7 is_stmt 1 view .LVU81
 259 00b0 FFF7FEFF 		bl	Error_Handler
 260              	.LVL7:
 261 00b4 F8E7     		b	.L7
 262              	.L12:
 263 00b6 00BF     		.align	2
 264              	.L11:
 265 00b8 00000450 		.word	1342439424
 266 00bc 00080048 		.word	1207961600
 267 00c0 00000000 		.word	hdma_adc1
 268 00c4 08000240 		.word	1073872904
 269              		.cfi_endproc
 270              	.LFE289:
 272              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 273              		.align	1
 274              		.global	HAL_ADC_MspDeInit
 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	HAL_ADC_MspDeInit:
 280              	.LVL8:
 281              	.LFB290:
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c **** /**
 148:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 149:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 150:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 151:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32l4xx_hal_msp.c **** */
 153:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 154:Core/Src/stm32l4xx_hal_msp.c **** {
 282              		.loc 1 154 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 155:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 286              		.loc 1 155 3 view .LVU83
 287              		.loc 1 155 10 is_stmt 0 view .LVU84
 288 0000 0268     		ldr	r2, [r0]
 289              		.loc 1 155 5 view .LVU85
 290 0002 0C4B     		ldr	r3, .L20
 291 0004 9A42     		cmp	r2, r3
 292 0006 00D0     		beq	.L19
 293 0008 7047     		bx	lr
 294              	.L19:
 154:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 295              		.loc 1 154 1 view .LVU86
 296 000a 10B5     		push	{r4, lr}
 297              		.cfi_def_cfa_offset 8
 298              		.cfi_offset 4, -8
 299              		.cfi_offset 14, -4
 300 000c 0446     		mov	r4, r0
 156:Core/Src/stm32l4xx_hal_msp.c ****   {
 157:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 158:Core/Src/stm32l4xx_hal_msp.c **** 
 159:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
ARM GAS  /tmp/cctBctl6.s 			page 10


 160:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 161:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 301              		.loc 1 161 5 is_stmt 1 view .LVU87
 302 000e 0A4A     		ldr	r2, .L20+4
 303 0010 D36C     		ldr	r3, [r2, #76]
 304 0012 23F40053 		bic	r3, r3, #8192
 305 0016 D364     		str	r3, [r2, #76]
 162:Core/Src/stm32l4xx_hal_msp.c **** 
 163:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 165:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 166:Core/Src/stm32l4xx_hal_msp.c ****     PC2     ------> ADC1_IN3
 167:Core/Src/stm32l4xx_hal_msp.c ****     PC3     ------> ADC1_IN4
 168:Core/Src/stm32l4xx_hal_msp.c ****     PA4     ------> ADC1_IN9
 169:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> ADC1_IN10
 170:Core/Src/stm32l4xx_hal_msp.c ****     PA7     ------> ADC1_IN12
 171:Core/Src/stm32l4xx_hal_msp.c ****     PC4     ------> ADC1_IN13
 172:Core/Src/stm32l4xx_hal_msp.c ****     */
 173:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 306              		.loc 1 173 5 view .LVU88
 307 0018 1F21     		movs	r1, #31
 308 001a 0848     		ldr	r0, .L20+8
 309              	.LVL9:
 310              		.loc 1 173 5 is_stmt 0 view .LVU89
 311 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 312              	.LVL10:
 174:Core/Src/stm32l4xx_hal_msp.c ****                           |A7_Pin);
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, A4_Pin|A5_Pin|A6_Pin);
 313              		.loc 1 176 5 is_stmt 1 view .LVU90
 314 0020 B021     		movs	r1, #176
 315 0022 4FF09040 		mov	r0, #1207959552
 316 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 317              	.LVL11:
 177:Core/Src/stm32l4xx_hal_msp.c **** 
 178:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 179:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 318              		.loc 1 179 5 view .LVU91
 319 002a E06C     		ldr	r0, [r4, #76]
 320 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 321              	.LVL12:
 180:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 181:Core/Src/stm32l4xx_hal_msp.c **** 
 182:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 183:Core/Src/stm32l4xx_hal_msp.c ****   }
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c **** }
 322              		.loc 1 185 1 is_stmt 0 view .LVU92
 323 0030 10BD     		pop	{r4, pc}
 324              	.LVL13:
 325              	.L21:
 326              		.loc 1 185 1 view .LVU93
 327 0032 00BF     		.align	2
 328              	.L20:
 329 0034 00000450 		.word	1342439424
 330 0038 00100240 		.word	1073876992
 331 003c 00080048 		.word	1207961600
ARM GAS  /tmp/cctBctl6.s 			page 11


 332              		.cfi_endproc
 333              	.LFE290:
 335              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 336              		.align	1
 337              		.global	HAL_TIM_Base_MspInit
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 342              	HAL_TIM_Base_MspInit:
 343              	.LVL14:
 344              	.LFB291:
 186:Core/Src/stm32l4xx_hal_msp.c **** 
 187:Core/Src/stm32l4xx_hal_msp.c **** /**
 188:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 189:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 190:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 191:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 192:Core/Src/stm32l4xx_hal_msp.c **** */
 193:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 194:Core/Src/stm32l4xx_hal_msp.c **** {
 345              		.loc 1 194 1 is_stmt 1 view -0
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 16
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349              		.loc 1 194 1 is_stmt 0 view .LVU95
 350 0000 00B5     		push	{lr}
 351              		.cfi_def_cfa_offset 4
 352              		.cfi_offset 14, -4
 353 0002 85B0     		sub	sp, sp, #20
 354              		.cfi_def_cfa_offset 24
 195:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 355              		.loc 1 195 3 is_stmt 1 view .LVU96
 356              		.loc 1 195 15 is_stmt 0 view .LVU97
 357 0004 0368     		ldr	r3, [r0]
 358              		.loc 1 195 5 view .LVU98
 359 0006 1A4A     		ldr	r2, .L30
 360 0008 9342     		cmp	r3, r2
 361 000a 08D0     		beq	.L27
 196:Core/Src/stm32l4xx_hal_msp.c ****   {
 197:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 198:Core/Src/stm32l4xx_hal_msp.c **** 
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 200:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 201:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 202:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 203:Core/Src/stm32l4xx_hal_msp.c **** 
 204:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 205:Core/Src/stm32l4xx_hal_msp.c ****   }
 206:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 362              		.loc 1 206 8 is_stmt 1 view .LVU99
 363              		.loc 1 206 10 is_stmt 0 view .LVU100
 364 000c 194A     		ldr	r2, .L30+4
 365 000e 9342     		cmp	r3, r2
 366 0010 10D0     		beq	.L28
 207:Core/Src/stm32l4xx_hal_msp.c ****   {
 208:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 209:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/cctBctl6.s 			page 12


 210:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 0 */
 211:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 212:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 213:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 214:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 15, 0);
 215:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 216:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 217:Core/Src/stm32l4xx_hal_msp.c **** 
 218:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 1 */
 219:Core/Src/stm32l4xx_hal_msp.c ****   }
 220:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 367              		.loc 1 220 8 is_stmt 1 view .LVU101
 368              		.loc 1 220 10 is_stmt 0 view .LVU102
 369 0012 194A     		ldr	r2, .L30+8
 370 0014 9342     		cmp	r3, r2
 371 0016 20D0     		beq	.L29
 372              	.LVL15:
 373              	.L22:
 221:Core/Src/stm32l4xx_hal_msp.c ****   {
 222:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 223:Core/Src/stm32l4xx_hal_msp.c **** 
 224:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 0 */
 225:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 226:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 227:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 228:Core/Src/stm32l4xx_hal_msp.c **** 
 229:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 1 */
 230:Core/Src/stm32l4xx_hal_msp.c ****   }
 231:Core/Src/stm32l4xx_hal_msp.c **** 
 232:Core/Src/stm32l4xx_hal_msp.c **** }
 374              		.loc 1 232 1 view .LVU103
 375 0018 05B0     		add	sp, sp, #20
 376              		.cfi_remember_state
 377              		.cfi_def_cfa_offset 4
 378              		@ sp needed
 379 001a 5DF804FB 		ldr	pc, [sp], #4
 380              	.LVL16:
 381              	.L27:
 382              		.cfi_restore_state
 201:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 383              		.loc 1 201 5 is_stmt 1 view .LVU104
 384              	.LBB7:
 201:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 385              		.loc 1 201 5 view .LVU105
 201:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 386              		.loc 1 201 5 view .LVU106
 387 001e 174B     		ldr	r3, .L30+12
 388 0020 1A6E     		ldr	r2, [r3, #96]
 389 0022 42F40062 		orr	r2, r2, #2048
 390 0026 1A66     		str	r2, [r3, #96]
 201:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 391              		.loc 1 201 5 view .LVU107
 392 0028 1B6E     		ldr	r3, [r3, #96]
 393 002a 03F40063 		and	r3, r3, #2048
 394 002e 0193     		str	r3, [sp, #4]
 201:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 395              		.loc 1 201 5 view .LVU108
ARM GAS  /tmp/cctBctl6.s 			page 13


 396 0030 019B     		ldr	r3, [sp, #4]
 397              	.LBE7:
 201:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 398              		.loc 1 201 5 view .LVU109
 399 0032 F1E7     		b	.L22
 400              	.L28:
 212:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 401              		.loc 1 212 5 view .LVU110
 402              	.LBB8:
 212:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 403              		.loc 1 212 5 view .LVU111
 212:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 404              		.loc 1 212 5 view .LVU112
 405 0034 114B     		ldr	r3, .L30+12
 406 0036 9A6D     		ldr	r2, [r3, #88]
 407 0038 42F02002 		orr	r2, r2, #32
 408 003c 9A65     		str	r2, [r3, #88]
 212:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 409              		.loc 1 212 5 view .LVU113
 410 003e 9B6D     		ldr	r3, [r3, #88]
 411 0040 03F02003 		and	r3, r3, #32
 412 0044 0293     		str	r3, [sp, #8]
 212:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 413              		.loc 1 212 5 view .LVU114
 414 0046 029B     		ldr	r3, [sp, #8]
 415              	.LBE8:
 212:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 416              		.loc 1 212 5 view .LVU115
 214:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 417              		.loc 1 214 5 view .LVU116
 418 0048 0022     		movs	r2, #0
 419 004a 0F21     		movs	r1, #15
 420 004c 3720     		movs	r0, #55
 421              	.LVL17:
 214:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 422              		.loc 1 214 5 is_stmt 0 view .LVU117
 423 004e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 424              	.LVL18:
 215:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 425              		.loc 1 215 5 is_stmt 1 view .LVU118
 426 0052 3720     		movs	r0, #55
 427 0054 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 428              	.LVL19:
 429 0058 DEE7     		b	.L22
 430              	.LVL20:
 431              	.L29:
 226:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 432              		.loc 1 226 5 view .LVU119
 433              	.LBB9:
 226:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 434              		.loc 1 226 5 view .LVU120
 226:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 435              		.loc 1 226 5 view .LVU121
 436 005a 084B     		ldr	r3, .L30+12
 437 005c 1A6E     		ldr	r2, [r3, #96]
 438 005e 42F48032 		orr	r2, r2, #65536
 439 0062 1A66     		str	r2, [r3, #96]
ARM GAS  /tmp/cctBctl6.s 			page 14


 226:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 440              		.loc 1 226 5 view .LVU122
 441 0064 1B6E     		ldr	r3, [r3, #96]
 442 0066 03F48033 		and	r3, r3, #65536
 443 006a 0393     		str	r3, [sp, #12]
 226:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 444              		.loc 1 226 5 view .LVU123
 445 006c 039B     		ldr	r3, [sp, #12]
 446              	.LBE9:
 226:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 447              		.loc 1 226 5 view .LVU124
 448              		.loc 1 232 1 is_stmt 0 view .LVU125
 449 006e D3E7     		b	.L22
 450              	.L31:
 451              		.align	2
 452              	.L30:
 453 0070 002C0140 		.word	1073818624
 454 0074 00140040 		.word	1073746944
 455 0078 00400140 		.word	1073823744
 456 007c 00100240 		.word	1073876992
 457              		.cfi_endproc
 458              	.LFE291:
 460              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 461              		.align	1
 462              		.global	HAL_TIM_MspPostInit
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 467              	HAL_TIM_MspPostInit:
 468              	.LVL21:
 469              	.LFB292:
 233:Core/Src/stm32l4xx_hal_msp.c **** 
 234:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 235:Core/Src/stm32l4xx_hal_msp.c **** {
 470              		.loc 1 235 1 is_stmt 1 view -0
 471              		.cfi_startproc
 472              		@ args = 0, pretend = 0, frame = 32
 473              		@ frame_needed = 0, uses_anonymous_args = 0
 474              		.loc 1 235 1 is_stmt 0 view .LVU127
 475 0000 00B5     		push	{lr}
 476              		.cfi_def_cfa_offset 4
 477              		.cfi_offset 14, -4
 478 0002 89B0     		sub	sp, sp, #36
 479              		.cfi_def_cfa_offset 40
 236:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 480              		.loc 1 236 3 is_stmt 1 view .LVU128
 481              		.loc 1 236 20 is_stmt 0 view .LVU129
 482 0004 0023     		movs	r3, #0
 483 0006 0393     		str	r3, [sp, #12]
 484 0008 0493     		str	r3, [sp, #16]
 485 000a 0593     		str	r3, [sp, #20]
 486 000c 0693     		str	r3, [sp, #24]
 487 000e 0793     		str	r3, [sp, #28]
 237:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM1)
 488              		.loc 1 237 3 is_stmt 1 view .LVU130
 489              		.loc 1 237 10 is_stmt 0 view .LVU131
 490 0010 0368     		ldr	r3, [r0]
ARM GAS  /tmp/cctBctl6.s 			page 15


 491              		.loc 1 237 5 view .LVU132
 492 0012 1A4A     		ldr	r2, .L38
 493 0014 9342     		cmp	r3, r2
 494 0016 05D0     		beq	.L36
 238:Core/Src/stm32l4xx_hal_msp.c ****   {
 239:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 240:Core/Src/stm32l4xx_hal_msp.c **** 
 241:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 242:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 243:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 244:Core/Src/stm32l4xx_hal_msp.c ****     PB15     ------> TIM1_CH3N
 245:Core/Src/stm32l4xx_hal_msp.c ****     */
 246:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = O9_Pin;
 247:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 250:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 251:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O9_GPIO_Port, &GPIO_InitStruct);
 252:Core/Src/stm32l4xx_hal_msp.c **** 
 253:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 255:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 256:Core/Src/stm32l4xx_hal_msp.c ****   }
 257:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim->Instance==TIM15)
 495              		.loc 1 257 8 is_stmt 1 view .LVU133
 496              		.loc 1 257 10 is_stmt 0 view .LVU134
 497 0018 194A     		ldr	r2, .L38+4
 498 001a 9342     		cmp	r3, r2
 499 001c 18D0     		beq	.L37
 500              	.LVL22:
 501              	.L32:
 258:Core/Src/stm32l4xx_hal_msp.c ****   {
 259:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspPostInit 0 */
 260:Core/Src/stm32l4xx_hal_msp.c **** 
 261:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspPostInit 0 */
 262:Core/Src/stm32l4xx_hal_msp.c **** 
 263:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 264:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 265:Core/Src/stm32l4xx_hal_msp.c ****     PB14     ------> TIM15_CH1
 266:Core/Src/stm32l4xx_hal_msp.c ****     */
 267:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = O8_Pin;
 268:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 269:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 270:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 272:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O8_GPIO_Port, &GPIO_InitStruct);
 273:Core/Src/stm32l4xx_hal_msp.c **** 
 274:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspPostInit 1 */
 275:Core/Src/stm32l4xx_hal_msp.c **** 
 276:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspPostInit 1 */
 277:Core/Src/stm32l4xx_hal_msp.c ****   }
 278:Core/Src/stm32l4xx_hal_msp.c **** 
 279:Core/Src/stm32l4xx_hal_msp.c **** }
 502              		.loc 1 279 1 view .LVU135
 503 001e 09B0     		add	sp, sp, #36
 504              		.cfi_remember_state
 505              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cctBctl6.s 			page 16


 506              		@ sp needed
 507 0020 5DF804FB 		ldr	pc, [sp], #4
 508              	.LVL23:
 509              	.L36:
 510              		.cfi_restore_state
 242:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 511              		.loc 1 242 5 is_stmt 1 view .LVU136
 512              	.LBB10:
 242:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 513              		.loc 1 242 5 view .LVU137
 242:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 514              		.loc 1 242 5 view .LVU138
 515 0024 174B     		ldr	r3, .L38+8
 516 0026 DA6C     		ldr	r2, [r3, #76]
 517 0028 42F00202 		orr	r2, r2, #2
 518 002c DA64     		str	r2, [r3, #76]
 242:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 519              		.loc 1 242 5 view .LVU139
 520 002e DB6C     		ldr	r3, [r3, #76]
 521 0030 03F00203 		and	r3, r3, #2
 522 0034 0193     		str	r3, [sp, #4]
 242:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 523              		.loc 1 242 5 view .LVU140
 524 0036 019B     		ldr	r3, [sp, #4]
 525              	.LBE10:
 242:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 526              		.loc 1 242 5 view .LVU141
 246:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 527              		.loc 1 246 5 view .LVU142
 246:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 528              		.loc 1 246 25 is_stmt 0 view .LVU143
 529 0038 4FF40043 		mov	r3, #32768
 530 003c 0393     		str	r3, [sp, #12]
 247:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 531              		.loc 1 247 5 is_stmt 1 view .LVU144
 247:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 532              		.loc 1 247 26 is_stmt 0 view .LVU145
 533 003e 0223     		movs	r3, #2
 534 0040 0493     		str	r3, [sp, #16]
 248:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 535              		.loc 1 248 5 is_stmt 1 view .LVU146
 249:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 536              		.loc 1 249 5 view .LVU147
 250:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O9_GPIO_Port, &GPIO_InitStruct);
 537              		.loc 1 250 5 view .LVU148
 250:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O9_GPIO_Port, &GPIO_InitStruct);
 538              		.loc 1 250 31 is_stmt 0 view .LVU149
 539 0042 0123     		movs	r3, #1
 540 0044 0793     		str	r3, [sp, #28]
 251:Core/Src/stm32l4xx_hal_msp.c **** 
 541              		.loc 1 251 5 is_stmt 1 view .LVU150
 542 0046 03A9     		add	r1, sp, #12
 543 0048 0F48     		ldr	r0, .L38+12
 544              	.LVL24:
 251:Core/Src/stm32l4xx_hal_msp.c **** 
 545              		.loc 1 251 5 is_stmt 0 view .LVU151
 546 004a FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/cctBctl6.s 			page 17


 547              	.LVL25:
 548 004e E6E7     		b	.L32
 549              	.LVL26:
 550              	.L37:
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 551              		.loc 1 263 5 is_stmt 1 view .LVU152
 552              	.LBB11:
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 553              		.loc 1 263 5 view .LVU153
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 554              		.loc 1 263 5 view .LVU154
 555 0050 0C4B     		ldr	r3, .L38+8
 556 0052 DA6C     		ldr	r2, [r3, #76]
 557 0054 42F00202 		orr	r2, r2, #2
 558 0058 DA64     		str	r2, [r3, #76]
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 559              		.loc 1 263 5 view .LVU155
 560 005a DB6C     		ldr	r3, [r3, #76]
 561 005c 03F00203 		and	r3, r3, #2
 562 0060 0293     		str	r3, [sp, #8]
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 563              		.loc 1 263 5 view .LVU156
 564 0062 029B     		ldr	r3, [sp, #8]
 565              	.LBE11:
 263:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM15 GPIO Configuration
 566              		.loc 1 263 5 view .LVU157
 267:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 567              		.loc 1 267 5 view .LVU158
 267:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 568              		.loc 1 267 25 is_stmt 0 view .LVU159
 569 0064 4FF48043 		mov	r3, #16384
 570 0068 0393     		str	r3, [sp, #12]
 268:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 571              		.loc 1 268 5 is_stmt 1 view .LVU160
 268:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 572              		.loc 1 268 26 is_stmt 0 view .LVU161
 573 006a 0223     		movs	r3, #2
 574 006c 0493     		str	r3, [sp, #16]
 269:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 575              		.loc 1 269 5 is_stmt 1 view .LVU162
 270:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 576              		.loc 1 270 5 view .LVU163
 271:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O8_GPIO_Port, &GPIO_InitStruct);
 577              		.loc 1 271 5 view .LVU164
 271:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(O8_GPIO_Port, &GPIO_InitStruct);
 578              		.loc 1 271 31 is_stmt 0 view .LVU165
 579 006e 0E23     		movs	r3, #14
 580 0070 0793     		str	r3, [sp, #28]
 272:Core/Src/stm32l4xx_hal_msp.c **** 
 581              		.loc 1 272 5 is_stmt 1 view .LVU166
 582 0072 03A9     		add	r1, sp, #12
 583 0074 0448     		ldr	r0, .L38+12
 584              	.LVL27:
 272:Core/Src/stm32l4xx_hal_msp.c **** 
 585              		.loc 1 272 5 is_stmt 0 view .LVU167
 586 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 587              	.LVL28:
ARM GAS  /tmp/cctBctl6.s 			page 18


 588              		.loc 1 279 1 view .LVU168
 589 007a D0E7     		b	.L32
 590              	.L39:
 591              		.align	2
 592              	.L38:
 593 007c 002C0140 		.word	1073818624
 594 0080 00400140 		.word	1073823744
 595 0084 00100240 		.word	1073876992
 596 0088 00040048 		.word	1207960576
 597              		.cfi_endproc
 598              	.LFE292:
 600              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 601              		.align	1
 602              		.global	HAL_TIM_Base_MspDeInit
 603              		.syntax unified
 604              		.thumb
 605              		.thumb_func
 607              	HAL_TIM_Base_MspDeInit:
 608              	.LVL29:
 609              	.LFB293:
 280:Core/Src/stm32l4xx_hal_msp.c **** /**
 281:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 282:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 283:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 284:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 285:Core/Src/stm32l4xx_hal_msp.c **** */
 286:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 287:Core/Src/stm32l4xx_hal_msp.c **** {
 610              		.loc 1 287 1 is_stmt 1 view -0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 0
 613              		@ frame_needed = 0, uses_anonymous_args = 0
 614              		.loc 1 287 1 is_stmt 0 view .LVU170
 615 0000 08B5     		push	{r3, lr}
 616              		.cfi_def_cfa_offset 8
 617              		.cfi_offset 3, -8
 618              		.cfi_offset 14, -4
 288:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 619              		.loc 1 288 3 is_stmt 1 view .LVU171
 620              		.loc 1 288 15 is_stmt 0 view .LVU172
 621 0002 0368     		ldr	r3, [r0]
 622              		.loc 1 288 5 view .LVU173
 623 0004 104A     		ldr	r2, .L48
 624 0006 9342     		cmp	r3, r2
 625 0008 06D0     		beq	.L45
 289:Core/Src/stm32l4xx_hal_msp.c ****   {
 290:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 291:Core/Src/stm32l4xx_hal_msp.c **** 
 292:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 293:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 294:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 295:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 296:Core/Src/stm32l4xx_hal_msp.c **** 
 297:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 298:Core/Src/stm32l4xx_hal_msp.c ****   }
 299:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 626              		.loc 1 299 8 is_stmt 1 view .LVU174
ARM GAS  /tmp/cctBctl6.s 			page 19


 627              		.loc 1 299 10 is_stmt 0 view .LVU175
 628 000a 104A     		ldr	r2, .L48+4
 629 000c 9342     		cmp	r3, r2
 630 000e 0AD0     		beq	.L46
 300:Core/Src/stm32l4xx_hal_msp.c ****   {
 301:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 302:Core/Src/stm32l4xx_hal_msp.c **** 
 303:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 304:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 305:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 306:Core/Src/stm32l4xx_hal_msp.c **** 
 307:Core/Src/stm32l4xx_hal_msp.c ****     /* TIM7 interrupt DeInit */
 308:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 309:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 310:Core/Src/stm32l4xx_hal_msp.c **** 
 311:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 312:Core/Src/stm32l4xx_hal_msp.c ****   }
 313:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM15)
 631              		.loc 1 313 8 is_stmt 1 view .LVU176
 632              		.loc 1 313 10 is_stmt 0 view .LVU177
 633 0010 0F4A     		ldr	r2, .L48+8
 634 0012 9342     		cmp	r3, r2
 635 0014 11D0     		beq	.L47
 636              	.LVL30:
 637              	.L40:
 314:Core/Src/stm32l4xx_hal_msp.c ****   {
 315:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 316:Core/Src/stm32l4xx_hal_msp.c **** 
 317:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 318:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 319:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 320:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 321:Core/Src/stm32l4xx_hal_msp.c **** 
 322:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 323:Core/Src/stm32l4xx_hal_msp.c ****   }
 324:Core/Src/stm32l4xx_hal_msp.c **** 
 325:Core/Src/stm32l4xx_hal_msp.c **** }
 638              		.loc 1 325 1 view .LVU178
 639 0016 08BD     		pop	{r3, pc}
 640              	.LVL31:
 641              	.L45:
 294:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 642              		.loc 1 294 5 is_stmt 1 view .LVU179
 643 0018 02F56442 		add	r2, r2, #58368
 644 001c 136E     		ldr	r3, [r2, #96]
 645 001e 23F40063 		bic	r3, r3, #2048
 646 0022 1366     		str	r3, [r2, #96]
 647 0024 F7E7     		b	.L40
 648              	.L46:
 305:Core/Src/stm32l4xx_hal_msp.c **** 
 649              		.loc 1 305 5 view .LVU180
 650 0026 02F5FE32 		add	r2, r2, #130048
 651 002a 936D     		ldr	r3, [r2, #88]
 652 002c 23F02003 		bic	r3, r3, #32
 653 0030 9365     		str	r3, [r2, #88]
 308:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 654              		.loc 1 308 5 view .LVU181
ARM GAS  /tmp/cctBctl6.s 			page 20


 655 0032 3720     		movs	r0, #55
 656              	.LVL32:
 308:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 657              		.loc 1 308 5 is_stmt 0 view .LVU182
 658 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 659              	.LVL33:
 660 0038 EDE7     		b	.L40
 661              	.LVL34:
 662              	.L47:
 319:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 663              		.loc 1 319 5 is_stmt 1 view .LVU183
 664 003a 02F55042 		add	r2, r2, #53248
 665 003e 136E     		ldr	r3, [r2, #96]
 666 0040 23F48033 		bic	r3, r3, #65536
 667 0044 1366     		str	r3, [r2, #96]
 668              		.loc 1 325 1 is_stmt 0 view .LVU184
 669 0046 E6E7     		b	.L40
 670              	.L49:
 671              		.align	2
 672              	.L48:
 673 0048 002C0140 		.word	1073818624
 674 004c 00140040 		.word	1073746944
 675 0050 00400140 		.word	1073823744
 676              		.cfi_endproc
 677              	.LFE293:
 679              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 680              		.align	1
 681              		.global	HAL_UART_MspInit
 682              		.syntax unified
 683              		.thumb
 684              		.thumb_func
 686              	HAL_UART_MspInit:
 687              	.LVL35:
 688              	.LFB294:
 326:Core/Src/stm32l4xx_hal_msp.c **** 
 327:Core/Src/stm32l4xx_hal_msp.c **** /**
 328:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 329:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 330:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 331:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 332:Core/Src/stm32l4xx_hal_msp.c **** */
 333:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 334:Core/Src/stm32l4xx_hal_msp.c **** {
 689              		.loc 1 334 1 is_stmt 1 view -0
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 136
 692              		@ frame_needed = 0, uses_anonymous_args = 0
 693              		.loc 1 334 1 is_stmt 0 view .LVU186
 694 0000 10B5     		push	{r4, lr}
 695              		.cfi_def_cfa_offset 8
 696              		.cfi_offset 4, -8
 697              		.cfi_offset 14, -4
 698 0002 A2B0     		sub	sp, sp, #136
 699              		.cfi_def_cfa_offset 144
 700 0004 0446     		mov	r4, r0
 335:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 701              		.loc 1 335 3 is_stmt 1 view .LVU187
ARM GAS  /tmp/cctBctl6.s 			page 21


 702              		.loc 1 335 20 is_stmt 0 view .LVU188
 703 0006 0021     		movs	r1, #0
 704 0008 1D91     		str	r1, [sp, #116]
 705 000a 1E91     		str	r1, [sp, #120]
 706 000c 1F91     		str	r1, [sp, #124]
 707 000e 2091     		str	r1, [sp, #128]
 708 0010 2191     		str	r1, [sp, #132]
 336:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 709              		.loc 1 336 3 is_stmt 1 view .LVU189
 710              		.loc 1 336 28 is_stmt 0 view .LVU190
 711 0012 5C22     		movs	r2, #92
 712 0014 06A8     		add	r0, sp, #24
 713              	.LVL36:
 714              		.loc 1 336 28 view .LVU191
 715 0016 FFF7FEFF 		bl	memset
 716              	.LVL37:
 337:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 717              		.loc 1 337 3 is_stmt 1 view .LVU192
 718              		.loc 1 337 11 is_stmt 0 view .LVU193
 719 001a 2368     		ldr	r3, [r4]
 720              		.loc 1 337 5 view .LVU194
 721 001c 474A     		ldr	r2, .L64
 722 001e 9342     		cmp	r3, r2
 723 0020 07D0     		beq	.L58
 338:Core/Src/stm32l4xx_hal_msp.c ****   {
 339:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 340:Core/Src/stm32l4xx_hal_msp.c **** 
 341:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 342:Core/Src/stm32l4xx_hal_msp.c **** 
 343:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 344:Core/Src/stm32l4xx_hal_msp.c ****   */
 345:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 346:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 347:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 348:Core/Src/stm32l4xx_hal_msp.c ****     {
 349:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 350:Core/Src/stm32l4xx_hal_msp.c ****     }
 351:Core/Src/stm32l4xx_hal_msp.c **** 
 352:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 353:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 354:Core/Src/stm32l4xx_hal_msp.c **** 
 355:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 356:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 357:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 358:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 359:Core/Src/stm32l4xx_hal_msp.c ****     */
 360:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 361:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 362:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 363:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 364:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 365:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 366:Core/Src/stm32l4xx_hal_msp.c **** 
 367:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 368:Core/Src/stm32l4xx_hal_msp.c **** 
 369:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 370:Core/Src/stm32l4xx_hal_msp.c ****   }
ARM GAS  /tmp/cctBctl6.s 			page 22


 371:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 724              		.loc 1 371 8 is_stmt 1 view .LVU195
 725              		.loc 1 371 10 is_stmt 0 view .LVU196
 726 0022 474A     		ldr	r2, .L64+4
 727 0024 9342     		cmp	r3, r2
 728 0026 31D0     		beq	.L59
 372:Core/Src/stm32l4xx_hal_msp.c ****   {
 373:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 374:Core/Src/stm32l4xx_hal_msp.c **** 
 375:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 376:Core/Src/stm32l4xx_hal_msp.c **** 
 377:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 378:Core/Src/stm32l4xx_hal_msp.c ****   */
 379:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 380:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 381:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 382:Core/Src/stm32l4xx_hal_msp.c ****     {
 383:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 384:Core/Src/stm32l4xx_hal_msp.c ****     }
 385:Core/Src/stm32l4xx_hal_msp.c **** 
 386:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 387:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 388:Core/Src/stm32l4xx_hal_msp.c **** 
 389:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 390:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 391:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 392:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 393:Core/Src/stm32l4xx_hal_msp.c ****     */
 394:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 395:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 396:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 397:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 398:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 399:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 400:Core/Src/stm32l4xx_hal_msp.c **** 
 401:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 402:Core/Src/stm32l4xx_hal_msp.c **** 
 403:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 404:Core/Src/stm32l4xx_hal_msp.c ****   }
 405:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 729              		.loc 1 405 8 is_stmt 1 view .LVU197
 730              		.loc 1 405 10 is_stmt 0 view .LVU198
 731 0028 464A     		ldr	r2, .L64+8
 732 002a 9342     		cmp	r3, r2
 733 002c 5AD0     		beq	.L60
 734              	.L50:
 406:Core/Src/stm32l4xx_hal_msp.c ****   {
 407:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 408:Core/Src/stm32l4xx_hal_msp.c **** 
 409:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 410:Core/Src/stm32l4xx_hal_msp.c **** 
 411:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 412:Core/Src/stm32l4xx_hal_msp.c ****   */
 413:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 414:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 415:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 416:Core/Src/stm32l4xx_hal_msp.c ****     {
ARM GAS  /tmp/cctBctl6.s 			page 23


 417:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 418:Core/Src/stm32l4xx_hal_msp.c ****     }
 419:Core/Src/stm32l4xx_hal_msp.c **** 
 420:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 421:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 422:Core/Src/stm32l4xx_hal_msp.c **** 
 423:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 424:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 425:Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> USART3_TX
 426:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> USART3_RX
 427:Core/Src/stm32l4xx_hal_msp.c ****     */
 428:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 429:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 430:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 432:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 433:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 434:Core/Src/stm32l4xx_hal_msp.c **** 
 435:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 436:Core/Src/stm32l4xx_hal_msp.c **** 
 437:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 438:Core/Src/stm32l4xx_hal_msp.c ****   }
 439:Core/Src/stm32l4xx_hal_msp.c **** 
 440:Core/Src/stm32l4xx_hal_msp.c **** }
 735              		.loc 1 440 1 view .LVU199
 736 002e 22B0     		add	sp, sp, #136
 737              		.cfi_remember_state
 738              		.cfi_def_cfa_offset 8
 739              		@ sp needed
 740 0030 10BD     		pop	{r4, pc}
 741              	.LVL38:
 742              	.L58:
 743              		.cfi_restore_state
 345:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 744              		.loc 1 345 5 is_stmt 1 view .LVU200
 345:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 745              		.loc 1 345 40 is_stmt 0 view .LVU201
 746 0032 0123     		movs	r3, #1
 747 0034 0693     		str	r3, [sp, #24]
 346:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 748              		.loc 1 346 5 is_stmt 1 view .LVU202
 347:Core/Src/stm32l4xx_hal_msp.c ****     {
 749              		.loc 1 347 5 view .LVU203
 347:Core/Src/stm32l4xx_hal_msp.c ****     {
 750              		.loc 1 347 9 is_stmt 0 view .LVU204
 751 0036 06A8     		add	r0, sp, #24
 752 0038 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 753              	.LVL39:
 347:Core/Src/stm32l4xx_hal_msp.c ****     {
 754              		.loc 1 347 8 view .LVU205
 755 003c 18BB     		cbnz	r0, .L61
 756              	.L52:
 353:Core/Src/stm32l4xx_hal_msp.c **** 
 757              		.loc 1 353 5 is_stmt 1 view .LVU206
 758              	.LBB12:
 353:Core/Src/stm32l4xx_hal_msp.c **** 
 759              		.loc 1 353 5 view .LVU207
ARM GAS  /tmp/cctBctl6.s 			page 24


 353:Core/Src/stm32l4xx_hal_msp.c **** 
 760              		.loc 1 353 5 view .LVU208
 761 003e 424B     		ldr	r3, .L64+12
 762 0040 1A6E     		ldr	r2, [r3, #96]
 763 0042 42F48042 		orr	r2, r2, #16384
 764 0046 1A66     		str	r2, [r3, #96]
 353:Core/Src/stm32l4xx_hal_msp.c **** 
 765              		.loc 1 353 5 view .LVU209
 766 0048 1A6E     		ldr	r2, [r3, #96]
 767 004a 02F48042 		and	r2, r2, #16384
 768 004e 0092     		str	r2, [sp]
 353:Core/Src/stm32l4xx_hal_msp.c **** 
 769              		.loc 1 353 5 view .LVU210
 770 0050 009A     		ldr	r2, [sp]
 771              	.LBE12:
 353:Core/Src/stm32l4xx_hal_msp.c **** 
 772              		.loc 1 353 5 view .LVU211
 355:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 773              		.loc 1 355 5 view .LVU212
 774              	.LBB13:
 355:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 775              		.loc 1 355 5 view .LVU213
 355:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 776              		.loc 1 355 5 view .LVU214
 777 0052 DA6C     		ldr	r2, [r3, #76]
 778 0054 42F00102 		orr	r2, r2, #1
 779 0058 DA64     		str	r2, [r3, #76]
 355:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 780              		.loc 1 355 5 view .LVU215
 781 005a DB6C     		ldr	r3, [r3, #76]
 782 005c 03F00103 		and	r3, r3, #1
 783 0060 0193     		str	r3, [sp, #4]
 355:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 784              		.loc 1 355 5 view .LVU216
 785 0062 019B     		ldr	r3, [sp, #4]
 786              	.LBE13:
 355:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 787              		.loc 1 355 5 view .LVU217
 360:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 788              		.loc 1 360 5 view .LVU218
 360:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 789              		.loc 1 360 25 is_stmt 0 view .LVU219
 790 0064 4FF4C063 		mov	r3, #1536
 791 0068 1D93     		str	r3, [sp, #116]
 361:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 792              		.loc 1 361 5 is_stmt 1 view .LVU220
 361:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 793              		.loc 1 361 26 is_stmt 0 view .LVU221
 794 006a 0223     		movs	r3, #2
 795 006c 1E93     		str	r3, [sp, #120]
 362:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 796              		.loc 1 362 5 is_stmt 1 view .LVU222
 362:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 797              		.loc 1 362 26 is_stmt 0 view .LVU223
 798 006e 0023     		movs	r3, #0
 799 0070 1F93     		str	r3, [sp, #124]
 363:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
ARM GAS  /tmp/cctBctl6.s 			page 25


 800              		.loc 1 363 5 is_stmt 1 view .LVU224
 363:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 801              		.loc 1 363 27 is_stmt 0 view .LVU225
 802 0072 0323     		movs	r3, #3
 803 0074 2093     		str	r3, [sp, #128]
 364:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 804              		.loc 1 364 5 is_stmt 1 view .LVU226
 364:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 805              		.loc 1 364 31 is_stmt 0 view .LVU227
 806 0076 0723     		movs	r3, #7
 807 0078 2193     		str	r3, [sp, #132]
 365:Core/Src/stm32l4xx_hal_msp.c **** 
 808              		.loc 1 365 5 is_stmt 1 view .LVU228
 809 007a 1DA9     		add	r1, sp, #116
 810 007c 4FF09040 		mov	r0, #1207959552
 811 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 812              	.LVL40:
 813 0084 D3E7     		b	.L50
 814              	.L61:
 349:Core/Src/stm32l4xx_hal_msp.c ****     }
 815              		.loc 1 349 7 view .LVU229
 816 0086 FFF7FEFF 		bl	Error_Handler
 817              	.LVL41:
 818 008a D8E7     		b	.L52
 819              	.L59:
 379:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 820              		.loc 1 379 5 view .LVU230
 379:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 821              		.loc 1 379 40 is_stmt 0 view .LVU231
 822 008c 0223     		movs	r3, #2
 823 008e 0693     		str	r3, [sp, #24]
 380:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 824              		.loc 1 380 5 is_stmt 1 view .LVU232
 381:Core/Src/stm32l4xx_hal_msp.c ****     {
 825              		.loc 1 381 5 view .LVU233
 381:Core/Src/stm32l4xx_hal_msp.c ****     {
 826              		.loc 1 381 9 is_stmt 0 view .LVU234
 827 0090 06A8     		add	r0, sp, #24
 828 0092 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 829              	.LVL42:
 381:Core/Src/stm32l4xx_hal_msp.c ****     {
 830              		.loc 1 381 8 view .LVU235
 831 0096 10BB     		cbnz	r0, .L62
 832              	.L55:
 387:Core/Src/stm32l4xx_hal_msp.c **** 
 833              		.loc 1 387 5 is_stmt 1 view .LVU236
 834              	.LBB14:
 387:Core/Src/stm32l4xx_hal_msp.c **** 
 835              		.loc 1 387 5 view .LVU237
 387:Core/Src/stm32l4xx_hal_msp.c **** 
 836              		.loc 1 387 5 view .LVU238
 837 0098 2B4B     		ldr	r3, .L64+12
 838 009a 9A6D     		ldr	r2, [r3, #88]
 839 009c 42F40032 		orr	r2, r2, #131072
 840 00a0 9A65     		str	r2, [r3, #88]
 387:Core/Src/stm32l4xx_hal_msp.c **** 
 841              		.loc 1 387 5 view .LVU239
ARM GAS  /tmp/cctBctl6.s 			page 26


 842 00a2 9A6D     		ldr	r2, [r3, #88]
 843 00a4 02F40032 		and	r2, r2, #131072
 844 00a8 0292     		str	r2, [sp, #8]
 387:Core/Src/stm32l4xx_hal_msp.c **** 
 845              		.loc 1 387 5 view .LVU240
 846 00aa 029A     		ldr	r2, [sp, #8]
 847              	.LBE14:
 387:Core/Src/stm32l4xx_hal_msp.c **** 
 848              		.loc 1 387 5 view .LVU241
 389:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 849              		.loc 1 389 5 view .LVU242
 850              	.LBB15:
 389:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 851              		.loc 1 389 5 view .LVU243
 389:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 852              		.loc 1 389 5 view .LVU244
 853 00ac DA6C     		ldr	r2, [r3, #76]
 854 00ae 42F00102 		orr	r2, r2, #1
 855 00b2 DA64     		str	r2, [r3, #76]
 389:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 856              		.loc 1 389 5 view .LVU245
 857 00b4 DB6C     		ldr	r3, [r3, #76]
 858 00b6 03F00103 		and	r3, r3, #1
 859 00ba 0393     		str	r3, [sp, #12]
 389:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 860              		.loc 1 389 5 view .LVU246
 861 00bc 039B     		ldr	r3, [sp, #12]
 862              	.LBE15:
 389:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 863              		.loc 1 389 5 view .LVU247
 394:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 864              		.loc 1 394 5 view .LVU248
 394:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 865              		.loc 1 394 25 is_stmt 0 view .LVU249
 866 00be 0C23     		movs	r3, #12
 867 00c0 1D93     		str	r3, [sp, #116]
 395:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 868              		.loc 1 395 5 is_stmt 1 view .LVU250
 395:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 869              		.loc 1 395 26 is_stmt 0 view .LVU251
 870 00c2 0223     		movs	r3, #2
 871 00c4 1E93     		str	r3, [sp, #120]
 396:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 872              		.loc 1 396 5 is_stmt 1 view .LVU252
 396:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 873              		.loc 1 396 26 is_stmt 0 view .LVU253
 874 00c6 0023     		movs	r3, #0
 875 00c8 1F93     		str	r3, [sp, #124]
 397:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 876              		.loc 1 397 5 is_stmt 1 view .LVU254
 397:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 877              		.loc 1 397 27 is_stmt 0 view .LVU255
 878 00ca 0323     		movs	r3, #3
 879 00cc 2093     		str	r3, [sp, #128]
 398:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 880              		.loc 1 398 5 is_stmt 1 view .LVU256
 398:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  /tmp/cctBctl6.s 			page 27


 881              		.loc 1 398 31 is_stmt 0 view .LVU257
 882 00ce 0723     		movs	r3, #7
 883 00d0 2193     		str	r3, [sp, #132]
 399:Core/Src/stm32l4xx_hal_msp.c **** 
 884              		.loc 1 399 5 is_stmt 1 view .LVU258
 885 00d2 1DA9     		add	r1, sp, #116
 886 00d4 4FF09040 		mov	r0, #1207959552
 887 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 888              	.LVL43:
 889 00dc A7E7     		b	.L50
 890              	.L62:
 383:Core/Src/stm32l4xx_hal_msp.c ****     }
 891              		.loc 1 383 7 view .LVU259
 892 00de FFF7FEFF 		bl	Error_Handler
 893              	.LVL44:
 894 00e2 D9E7     		b	.L55
 895              	.L60:
 413:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 896              		.loc 1 413 5 view .LVU260
 413:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 897              		.loc 1 413 40 is_stmt 0 view .LVU261
 898 00e4 0423     		movs	r3, #4
 899 00e6 0693     		str	r3, [sp, #24]
 414:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 900              		.loc 1 414 5 is_stmt 1 view .LVU262
 415:Core/Src/stm32l4xx_hal_msp.c ****     {
 901              		.loc 1 415 5 view .LVU263
 415:Core/Src/stm32l4xx_hal_msp.c ****     {
 902              		.loc 1 415 9 is_stmt 0 view .LVU264
 903 00e8 06A8     		add	r0, sp, #24
 904 00ea FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 905              	.LVL45:
 415:Core/Src/stm32l4xx_hal_msp.c ****     {
 906              		.loc 1 415 8 view .LVU265
 907 00ee 10BB     		cbnz	r0, .L63
 908              	.L56:
 421:Core/Src/stm32l4xx_hal_msp.c **** 
 909              		.loc 1 421 5 is_stmt 1 view .LVU266
 910              	.LBB16:
 421:Core/Src/stm32l4xx_hal_msp.c **** 
 911              		.loc 1 421 5 view .LVU267
 421:Core/Src/stm32l4xx_hal_msp.c **** 
 912              		.loc 1 421 5 view .LVU268
 913 00f0 154B     		ldr	r3, .L64+12
 914 00f2 9A6D     		ldr	r2, [r3, #88]
 915 00f4 42F48022 		orr	r2, r2, #262144
 916 00f8 9A65     		str	r2, [r3, #88]
 421:Core/Src/stm32l4xx_hal_msp.c **** 
 917              		.loc 1 421 5 view .LVU269
 918 00fa 9A6D     		ldr	r2, [r3, #88]
 919 00fc 02F48022 		and	r2, r2, #262144
 920 0100 0492     		str	r2, [sp, #16]
 421:Core/Src/stm32l4xx_hal_msp.c **** 
 921              		.loc 1 421 5 view .LVU270
 922 0102 049A     		ldr	r2, [sp, #16]
 923              	.LBE16:
 421:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/cctBctl6.s 			page 28


 924              		.loc 1 421 5 view .LVU271
 423:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 925              		.loc 1 423 5 view .LVU272
 926              	.LBB17:
 423:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 927              		.loc 1 423 5 view .LVU273
 423:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 928              		.loc 1 423 5 view .LVU274
 929 0104 DA6C     		ldr	r2, [r3, #76]
 930 0106 42F00202 		orr	r2, r2, #2
 931 010a DA64     		str	r2, [r3, #76]
 423:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 932              		.loc 1 423 5 view .LVU275
 933 010c DB6C     		ldr	r3, [r3, #76]
 934 010e 03F00203 		and	r3, r3, #2
 935 0112 0593     		str	r3, [sp, #20]
 423:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 936              		.loc 1 423 5 view .LVU276
 937 0114 059B     		ldr	r3, [sp, #20]
 938              	.LBE17:
 423:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 939              		.loc 1 423 5 view .LVU277
 428:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 940              		.loc 1 428 5 view .LVU278
 428:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 941              		.loc 1 428 25 is_stmt 0 view .LVU279
 942 0116 4FF44063 		mov	r3, #3072
 943 011a 1D93     		str	r3, [sp, #116]
 429:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 944              		.loc 1 429 5 is_stmt 1 view .LVU280
 429:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 945              		.loc 1 429 26 is_stmt 0 view .LVU281
 946 011c 0223     		movs	r3, #2
 947 011e 1E93     		str	r3, [sp, #120]
 430:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 948              		.loc 1 430 5 is_stmt 1 view .LVU282
 430:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 949              		.loc 1 430 26 is_stmt 0 view .LVU283
 950 0120 0023     		movs	r3, #0
 951 0122 1F93     		str	r3, [sp, #124]
 431:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 952              		.loc 1 431 5 is_stmt 1 view .LVU284
 431:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 953              		.loc 1 431 27 is_stmt 0 view .LVU285
 954 0124 0323     		movs	r3, #3
 955 0126 2093     		str	r3, [sp, #128]
 432:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 956              		.loc 1 432 5 is_stmt 1 view .LVU286
 432:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 957              		.loc 1 432 31 is_stmt 0 view .LVU287
 958 0128 0723     		movs	r3, #7
 959 012a 2193     		str	r3, [sp, #132]
 433:Core/Src/stm32l4xx_hal_msp.c **** 
 960              		.loc 1 433 5 is_stmt 1 view .LVU288
 961 012c 1DA9     		add	r1, sp, #116
 962 012e 0748     		ldr	r0, .L64+16
 963 0130 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/cctBctl6.s 			page 29


 964              	.LVL46:
 965              		.loc 1 440 1 is_stmt 0 view .LVU289
 966 0134 7BE7     		b	.L50
 967              	.L63:
 417:Core/Src/stm32l4xx_hal_msp.c ****     }
 968              		.loc 1 417 7 is_stmt 1 view .LVU290
 969 0136 FFF7FEFF 		bl	Error_Handler
 970              	.LVL47:
 971 013a D9E7     		b	.L56
 972              	.L65:
 973              		.align	2
 974              	.L64:
 975 013c 00380140 		.word	1073821696
 976 0140 00440040 		.word	1073759232
 977 0144 00480040 		.word	1073760256
 978 0148 00100240 		.word	1073876992
 979 014c 00040048 		.word	1207960576
 980              		.cfi_endproc
 981              	.LFE294:
 983              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 984              		.align	1
 985              		.global	HAL_UART_MspDeInit
 986              		.syntax unified
 987              		.thumb
 988              		.thumb_func
 990              	HAL_UART_MspDeInit:
 991              	.LVL48:
 992              	.LFB295:
 441:Core/Src/stm32l4xx_hal_msp.c **** 
 442:Core/Src/stm32l4xx_hal_msp.c **** /**
 443:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 444:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 445:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 446:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 447:Core/Src/stm32l4xx_hal_msp.c **** */
 448:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 449:Core/Src/stm32l4xx_hal_msp.c **** {
 993              		.loc 1 449 1 view -0
 994              		.cfi_startproc
 995              		@ args = 0, pretend = 0, frame = 0
 996              		@ frame_needed = 0, uses_anonymous_args = 0
 997              		.loc 1 449 1 is_stmt 0 view .LVU292
 998 0000 08B5     		push	{r3, lr}
 999              		.cfi_def_cfa_offset 8
 1000              		.cfi_offset 3, -8
 1001              		.cfi_offset 14, -4
 450:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART1)
 1002              		.loc 1 450 3 is_stmt 1 view .LVU293
 1003              		.loc 1 450 11 is_stmt 0 view .LVU294
 1004 0002 0368     		ldr	r3, [r0]
 1005              		.loc 1 450 5 view .LVU295
 1006 0004 174A     		ldr	r2, .L74
 1007 0006 9342     		cmp	r3, r2
 1008 0008 06D0     		beq	.L71
 451:Core/Src/stm32l4xx_hal_msp.c ****   {
 452:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 453:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  /tmp/cctBctl6.s 			page 30


 454:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 455:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 456:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 457:Core/Src/stm32l4xx_hal_msp.c **** 
 458:Core/Src/stm32l4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 459:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USART1_TX
 460:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USART1_RX
 461:Core/Src/stm32l4xx_hal_msp.c ****     */
 462:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 463:Core/Src/stm32l4xx_hal_msp.c **** 
 464:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 465:Core/Src/stm32l4xx_hal_msp.c **** 
 466:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 467:Core/Src/stm32l4xx_hal_msp.c ****   }
 468:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 1009              		.loc 1 468 8 is_stmt 1 view .LVU296
 1010              		.loc 1 468 10 is_stmt 0 view .LVU297
 1011 000a 174A     		ldr	r2, .L74+4
 1012 000c 9342     		cmp	r3, r2
 1013 000e 10D0     		beq	.L72
 469:Core/Src/stm32l4xx_hal_msp.c ****   {
 470:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 471:Core/Src/stm32l4xx_hal_msp.c **** 
 472:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 473:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 474:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 475:Core/Src/stm32l4xx_hal_msp.c **** 
 476:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 477:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 478:Core/Src/stm32l4xx_hal_msp.c ****     PA3     ------> USART2_RX
 479:Core/Src/stm32l4xx_hal_msp.c ****     */
 480:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 481:Core/Src/stm32l4xx_hal_msp.c **** 
 482:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 483:Core/Src/stm32l4xx_hal_msp.c **** 
 484:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 485:Core/Src/stm32l4xx_hal_msp.c ****   }
 486:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 1014              		.loc 1 486 8 is_stmt 1 view .LVU298
 1015              		.loc 1 486 10 is_stmt 0 view .LVU299
 1016 0010 164A     		ldr	r2, .L74+8
 1017 0012 9342     		cmp	r3, r2
 1018 0014 19D0     		beq	.L73
 1019              	.LVL49:
 1020              	.L66:
 487:Core/Src/stm32l4xx_hal_msp.c ****   {
 488:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 489:Core/Src/stm32l4xx_hal_msp.c **** 
 490:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 491:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 492:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 493:Core/Src/stm32l4xx_hal_msp.c **** 
 494:Core/Src/stm32l4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 495:Core/Src/stm32l4xx_hal_msp.c ****     PB10     ------> USART3_TX
 496:Core/Src/stm32l4xx_hal_msp.c ****     PB11     ------> USART3_RX
 497:Core/Src/stm32l4xx_hal_msp.c ****     */
 498:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
ARM GAS  /tmp/cctBctl6.s 			page 31


 499:Core/Src/stm32l4xx_hal_msp.c **** 
 500:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 501:Core/Src/stm32l4xx_hal_msp.c **** 
 502:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 503:Core/Src/stm32l4xx_hal_msp.c ****   }
 504:Core/Src/stm32l4xx_hal_msp.c **** 
 505:Core/Src/stm32l4xx_hal_msp.c **** }
 1021              		.loc 1 505 1 view .LVU300
 1022 0016 08BD     		pop	{r3, pc}
 1023              	.LVL50:
 1024              	.L71:
 456:Core/Src/stm32l4xx_hal_msp.c **** 
 1025              		.loc 1 456 5 is_stmt 1 view .LVU301
 1026 0018 02F55842 		add	r2, r2, #55296
 1027 001c 136E     		ldr	r3, [r2, #96]
 1028 001e 23F48043 		bic	r3, r3, #16384
 1029 0022 1366     		str	r3, [r2, #96]
 462:Core/Src/stm32l4xx_hal_msp.c **** 
 1030              		.loc 1 462 5 view .LVU302
 1031 0024 4FF4C061 		mov	r1, #1536
 1032 0028 4FF09040 		mov	r0, #1207959552
 1033              	.LVL51:
 462:Core/Src/stm32l4xx_hal_msp.c **** 
 1034              		.loc 1 462 5 is_stmt 0 view .LVU303
 1035 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1036              	.LVL52:
 1037 0030 F1E7     		b	.L66
 1038              	.LVL53:
 1039              	.L72:
 474:Core/Src/stm32l4xx_hal_msp.c **** 
 1040              		.loc 1 474 5 is_stmt 1 view .LVU304
 1041 0032 02F5E632 		add	r2, r2, #117760
 1042 0036 936D     		ldr	r3, [r2, #88]
 1043 0038 23F40033 		bic	r3, r3, #131072
 1044 003c 9365     		str	r3, [r2, #88]
 480:Core/Src/stm32l4xx_hal_msp.c **** 
 1045              		.loc 1 480 5 view .LVU305
 1046 003e 0C21     		movs	r1, #12
 1047 0040 4FF09040 		mov	r0, #1207959552
 1048              	.LVL54:
 480:Core/Src/stm32l4xx_hal_msp.c **** 
 1049              		.loc 1 480 5 is_stmt 0 view .LVU306
 1050 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1051              	.LVL55:
 1052 0048 E5E7     		b	.L66
 1053              	.LVL56:
 1054              	.L73:
 492:Core/Src/stm32l4xx_hal_msp.c **** 
 1055              		.loc 1 492 5 is_stmt 1 view .LVU307
 1056 004a 02F5E432 		add	r2, r2, #116736
 1057 004e 936D     		ldr	r3, [r2, #88]
 1058 0050 23F48023 		bic	r3, r3, #262144
 1059 0054 9365     		str	r3, [r2, #88]
 498:Core/Src/stm32l4xx_hal_msp.c **** 
 1060              		.loc 1 498 5 view .LVU308
 1061 0056 4FF44061 		mov	r1, #3072
 1062 005a 0548     		ldr	r0, .L74+12
ARM GAS  /tmp/cctBctl6.s 			page 32


 1063              	.LVL57:
 498:Core/Src/stm32l4xx_hal_msp.c **** 
 1064              		.loc 1 498 5 is_stmt 0 view .LVU309
 1065 005c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1066              	.LVL58:
 1067              		.loc 1 505 1 view .LVU310
 1068 0060 D9E7     		b	.L66
 1069              	.L75:
 1070 0062 00BF     		.align	2
 1071              	.L74:
 1072 0064 00380140 		.word	1073821696
 1073 0068 00440040 		.word	1073759232
 1074 006c 00480040 		.word	1073760256
 1075 0070 00040048 		.word	1207960576
 1076              		.cfi_endproc
 1077              	.LFE295:
 1079              		.text
 1080              	.Letext0:
 1081              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 1082              		.file 3 "/home/retfie/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 1083              		.file 4 "/home/retfie/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/ar
 1084              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1085              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1086              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1087              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1088              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1089              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1090              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1091              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1092              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1093              		.file 14 "Core/Inc/main.h"
 1094              		.file 15 "<built-in>"
ARM GAS  /tmp/cctBctl6.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/cctBctl6.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cctBctl6.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cctBctl6.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/cctBctl6.s:80     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cctBctl6.s:86     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cctBctl6.s:265    .text.HAL_ADC_MspInit:00000000000000b8 $d
     /tmp/cctBctl6.s:273    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cctBctl6.s:279    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cctBctl6.s:329    .text.HAL_ADC_MspDeInit:0000000000000034 $d
     /tmp/cctBctl6.s:336    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cctBctl6.s:342    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cctBctl6.s:453    .text.HAL_TIM_Base_MspInit:0000000000000070 $d
     /tmp/cctBctl6.s:461    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cctBctl6.s:467    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cctBctl6.s:593    .text.HAL_TIM_MspPostInit:000000000000007c $d
     /tmp/cctBctl6.s:601    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cctBctl6.s:607    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cctBctl6.s:673    .text.HAL_TIM_Base_MspDeInit:0000000000000048 $d
     /tmp/cctBctl6.s:680    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cctBctl6.s:686    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cctBctl6.s:975    .text.HAL_UART_MspInit:000000000000013c $d
     /tmp/cctBctl6.s:984    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cctBctl6.s:990    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cctBctl6.s:1072   .text.HAL_UART_MspDeInit:0000000000000064 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
