# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5.srcs/sources_1/ip/dist_mem_gen_0_1/sim/dist_mem_gen_0.v" \
"../../../../lab5.srcs/sources_1/new/ALU.v" \
"../../../../lab5.srcs/sources_1/new/DR.v" \
"../../../../lab5.srcs/sources_1/new/DataSelector.v" \
"../../../../lab5.srcs/sources_1/new/Mem.v" \
"../../../../lab5.srcs/sources_1/new/PC.v" \
"../../../../lab5.srcs/sources_1/new/Regfiles.v" \
"../../../../lab5.srcs/sources_1/new/Shift.v" \
"../../../../lab5.srcs/sources_1/new/controlunit.v" \
"../../../../lab5.srcs/sources_1/new/main.v" \
"../../../../lab5.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
