<stg><name>convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2</name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar20"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %add_ln181 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r

]]></Node>
<StgValue><ssdm name="output_r_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %w_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_7

]]></Node>
<StgValue><ssdm name="w_7_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %w_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_3

]]></Node>
<StgValue><ssdm name="w_3_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %w_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_4

]]></Node>
<StgValue><ssdm name="w_4_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %w_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_6

]]></Node>
<StgValue><ssdm name="w_6_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w

]]></Node>
<StgValue><ssdm name="w_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %w_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_8

]]></Node>
<StgValue><ssdm name="w_8_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %w_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_1

]]></Node>
<StgValue><ssdm name="w_1_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %w_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_5

]]></Node>
<StgValue><ssdm name="w_5_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %w_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_2

]]></Node>
<StgValue><ssdm name="w_2_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i2 0, i2 %indvar

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:20 %store_ln14 = store i3 1, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i2 0, i2 %indvar20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:22 %store_ln14 = store i3 1, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:23 %br_ln0 = br void %VITIS_LOOP_25_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3:0 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.VITIS_LOOP_25_3.split

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_25_3:1 %j_1 = load i3 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_25_3:2 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_25_3:4 %icmp_ln18 = icmp_eq  i4 %indvar_flatten_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_25_3:5 %add_ln18_1 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_3:6 %br_ln18 = br i1 %icmp_ln18, void %for.inc30, void %for.end32.exitStub

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc30:0 %indvar20_load = load i2 %indvar20

]]></Node>
<StgValue><ssdm name="indvar20_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="2">
<![CDATA[
for.inc30:1 %add_ln181_load = load i2 %add_ln181

]]></Node>
<StgValue><ssdm name="add_ln181_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc30:2 %i_load = load i3 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc30:3 %indvar_load = load i2 %indvar

]]></Node>
<StgValue><ssdm name="indvar_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc30:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_21_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc30:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc30:6 %icmp_ln21 = icmp_eq  i3 %j_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc30:7 %or_ln14 = or i1 %icmp_ln21, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc30:8 %select_ln14 = select i1 %icmp_ln21, i2 0, i2 %indvar20_load

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc30:9 %select_ln18 = select i1 %icmp_ln21, i2 %add_ln181_load, i2 %indvar_load

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc30:10 %indvars_iv_next26_dup3 = add i3 %i_load, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next26_dup3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc30:11 %select_ln18_1 = select i1 %icmp_ln21, i3 %indvars_iv_next26_dup3, i3 %i_load

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="3">
<![CDATA[
for.inc30:12 %empty_21 = trunc i3 %select_ln18_1

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="2" op_3_bw="2">
<![CDATA[
for.inc30:13 %tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %empty_21, i2 %empty_21, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="6">
<![CDATA[
for.inc30:14 %p_cast13 = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc30:15 %tmp = add i7 %p_cast13, i7 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="7">
<![CDATA[
for.inc30:16 %tmp_cast = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc30:17 %empty_22 = add i64 %tmp_cast, i64 %output_r_read

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc30:18 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_22, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="62">
<![CDATA[
for.inc30:19 %sext_ln21 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc30:20 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln21

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc30:21 %br_ln21 = br i1 %or_ln14, void %VITIS_LOOP_25_3.split, void %for.first.iter.VITIS_LOOP_25_3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_25_3.split:0 %p_cast15 = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="p_cast15"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="2" op_3_bw="2">
<![CDATA[
VITIS_LOOP_25_3.split:2 %add_ln31_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %select_ln18, i2 %select_ln18, i2 0

]]></Node>
<StgValue><ssdm name="add_ln31_8"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_25_3.split:3 %zext_ln31 = zext i6 %add_ln31_8

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_25_3.split:4 %shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln14, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_25_3.split:5 %zext_ln31_1 = zext i4 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="4">
<![CDATA[
VITIS_LOOP_25_3.split:6 %zext_ln31_2 = zext i4 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:7 %add_ln31 = add i64 %zext_ln31, i64 %x_read

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_25_3.split:8 %add_ln31_1 = add i6 %zext_ln31_2, i6 40

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_25_3.split:9 %zext_ln31_3 = zext i6 %add_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:10 %add_ln31_2 = add i64 %zext_ln31_3, i64 %add_ln31

]]></Node>
<StgValue><ssdm name="add_ln31_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:11 %add_ln31_3 = add i64 %zext_ln31_1, i64 %x_read

]]></Node>
<StgValue><ssdm name="add_ln31_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:12 %add_ln31_4 = add i64 %add_ln31_3, i64 %p_cast15

]]></Node>
<StgValue><ssdm name="add_ln31_4"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:13 %add_ln31_5 = add i64 %add_ln31_3, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31_5"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:14 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_5, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_25_3.split:15 %sext_ln31 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:16 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_25_3.split:21 %add_ln31_6 = add i3 %j_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln31_6"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_25_3.split:22 %select_ln31 = select i1 %icmp_ln21, i3 2, i3 %add_ln31_6

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:23 %trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_25_3.split:24 %sext_ln31_1 = sext i62 %trunc_ln31_1

]]></Node>
<StgValue><ssdm name="sext_ln31_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:25 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln31_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:30 %trunc_ln31_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln31_2"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_25_3.split:31 %sext_ln31_2 = sext i62 %trunc_ln31_2

]]></Node>
<StgValue><ssdm name="sext_ln31_2"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_25_3.split:32 %gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln31_2

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_25_3.split:55 %add_ln21 = add i2 %select_ln14, i2 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_25_3.split:56 %icmp_ln21_1 = icmp_eq  i3 %select_ln31, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_25_3.split:57 %add_ln18 = add i2 %select_ln18, i2 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:58 %br_ln21 = br i1 %icmp_ln21_1, void %new.latch.VITIS_LOOP_25_3.split, void %last.iter.VITIS_LOOP_25_3.split

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_25_3.split:0 %store_ln18 = store i4 %add_ln18_1, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_25_3.split:1 %store_ln18 = store i2 %select_ln18, i2 %indvar

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_25_3.split:2 %store_ln14 = store i3 %select_ln18_1, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_25_3.split:3 %store_ln18 = store i2 %add_ln18, i2 %add_ln181

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_25_3.split:4 %store_ln21 = store i2 %add_ln21, i2 %indvar20

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_25_3.split:5 %store_ln14 = store i3 %select_ln31, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
new.latch.VITIS_LOOP_25_3.split:6 %br_ln21 = br void %VITIS_LOOP_25_3

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="116" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="or_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.first.iter.VITIS_LOOP_25_3:0 %empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
<literal name="or_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.VITIS_LOOP_25_3:1 %br_ln21 = br void %VITIS_LOOP_25_3.split

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:17 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="119" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:17 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="120" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:17 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="121" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:17 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:26 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="123" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:17 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:26 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="125" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:17 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:26 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="127" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:17 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:26 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:33 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="130" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:17 %empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:26 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:33 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="133" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:18 %a = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:26 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:33 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="136" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:19 %a_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:26 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:33 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:41 %mul_ln33_4 = mul i32 %a, i32 %w_read

]]></Node>
<StgValue><ssdm name="mul_ln33_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="140" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:20 %a_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:26 %empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:33 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:39 %mul_ln33_2 = mul i32 %a_1, i32 %w_1_read

]]></Node>
<StgValue><ssdm name="mul_ln33_2"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:46 %add_ln33 = add i32 %mul_ln33_2, i32 %mul_ln33_4

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="145" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:27 %a_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:33 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:37 %mul_ln33 = mul i32 %a_2, i32 %w_2_read

]]></Node>
<StgValue><ssdm name="mul_ln33"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="148" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:28 %a_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:33 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:44 %mul_ln33_7 = mul i32 %a_3, i32 %w_3_read

]]></Node>
<StgValue><ssdm name="mul_ln33_7"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:47 %add_ln33_1 = add i32 %mul_ln33, i32 %mul_ln33_7

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="152" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:29 %a_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="a_5"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:33 %empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:43 %mul_ln33_6 = mul i32 %a_4, i32 %w_4_read

]]></Node>
<StgValue><ssdm name="mul_ln33_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="155" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:34 %a_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="a_6"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:38 %mul_ln33_1 = mul i32 %a_5, i32 %w_5_read

]]></Node>
<StgValue><ssdm name="mul_ln33_1"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0">
<![CDATA[
for.end32.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="157" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:35 %a_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="a_7"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:42 %mul_ln33_5 = mul i32 %a_6, i32 %w_6_read

]]></Node>
<StgValue><ssdm name="mul_ln33_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="159" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:36 %a_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="a_8"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:45 %mul_ln33_8 = mul i32 %a_7, i32 %w_7_read

]]></Node>
<StgValue><ssdm name="mul_ln33_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="161" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:40 %mul_ln33_3 = mul i32 %a_8, i32 %w_8_read

]]></Node>
<StgValue><ssdm name="mul_ln33_3"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:48 %add_ln33_2 = add i32 %add_ln33_1, i32 %add_ln33

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:49 %add_ln33_3 = add i32 %mul_ln33_6, i32 %mul_ln33_1

]]></Node>
<StgValue><ssdm name="add_ln33_3"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:50 %add_ln33_4 = add i32 %mul_ln33_8, i32 %mul_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_4"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:51 %add_ln33_5 = add i32 %add_ln33_4, i32 %mul_ln33_5

]]></Node>
<StgValue><ssdm name="add_ln33_5"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:52 %add_ln33_6 = add i32 %add_ln33_5, i32 %add_ln33_3

]]></Node>
<StgValue><ssdm name="add_ln33_6"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_25_3.split:53 %sum = add i32 %add_ln33_6, i32 %add_ln33_2

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="168" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:1 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_25_3.split:54 %write_ln36 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sum, i4 15

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="170" st_id="21" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_25_3.split:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="171" st_id="22" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_25_3.split:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="172" st_id="23" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_25_3.split:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="173" st_id="24" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_25_3.split:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="174" st_id="25" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_25_3.split:0 %empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
last.iter.VITIS_LOOP_25_3.split:1 %br_ln21 = br void %new.latch.VITIS_LOOP_25_3.split

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
