
250704_RTOS_StopWatch_TimeWatch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000828c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  0800842c  0800842c  0000942c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008660  08008660  0000a0c4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008660  08008660  00009660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008668  08008668  0000a0c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008668  08008668  00009668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800866c  0800866c  0000966c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c4  20000000  08008670  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004358  200000c4  08008734  0000a0c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000441c  08008734  0000a41c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a2c1  00000000  00000000  0000a0f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000584e  00000000  00000000  000243b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017b8  00000000  00000000  00029c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d8  00000000  00000000  0002b3c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c949  00000000  00000000  0002c598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002376e  00000000  00000000  00048ee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098ac0  00000000  00000000  0006c64f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010510f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006018  00000000  00000000  00105154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  0010b16c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000c4 	.word	0x200000c4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008414 	.word	0x08008414

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000c8 	.word	0x200000c8
 80001dc:	08008414 	.word	0x08008414

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	200000f0 	.word	0x200000f0
 80005dc:	20000190 	.word	0x20000190

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b09c      	sub	sp, #112	@ 0x70
 80005e4:	af00      	add	r7, sp, #0
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000694 <MX_FREERTOS_Init+0xb4>)
 80005e8:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80005ec:	461d      	mov	r5, r3
 80005ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005fa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80005fe:	2100      	movs	r1, #0
 8000600:	4618      	mov	r0, r3
 8000602:	f004 fd28 	bl	8005056 <osThreadCreate>
 8000606:	4603      	mov	r3, r0
 8000608:	4a23      	ldr	r2, [pc, #140]	@ (8000698 <MX_FREERTOS_Init+0xb8>)
 800060a:	6013      	str	r3, [r2, #0]

  /* definition and creation of myListenerTask */
  osThreadDef(myListenerTask, StartListenerTask, osPriorityNormal, 0, 128);
 800060c:	4b23      	ldr	r3, [pc, #140]	@ (800069c <MX_FREERTOS_Init+0xbc>)
 800060e:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000612:	461d      	mov	r5, r3
 8000614:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000616:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000618:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800061c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myListenerTaskHandle = osThreadCreate(osThread(myListenerTask), NULL);
 8000620:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f004 fd15 	bl	8005056 <osThreadCreate>
 800062c:	4603      	mov	r3, r0
 800062e:	4a1c      	ldr	r2, [pc, #112]	@ (80006a0 <MX_FREERTOS_Init+0xc0>)
 8000630:	6013      	str	r3, [r2, #0]

  /* definition and creation of myControllerTas */
  osThreadDef(myControllerTas, StartControllerTask, osPriorityNormal, 0, 128);
 8000632:	4b1c      	ldr	r3, [pc, #112]	@ (80006a4 <MX_FREERTOS_Init+0xc4>)
 8000634:	f107 041c 	add.w	r4, r7, #28
 8000638:	461d      	mov	r5, r3
 800063a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000642:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myControllerTasHandle = osThreadCreate(osThread(myControllerTas), NULL);
 8000646:	f107 031c 	add.w	r3, r7, #28
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f004 fd02 	bl	8005056 <osThreadCreate>
 8000652:	4603      	mov	r3, r0
 8000654:	4a14      	ldr	r2, [pc, #80]	@ (80006a8 <MX_FREERTOS_Init+0xc8>)
 8000656:	6013      	str	r3, [r2, #0]

  /* definition and creation of myPresenterTask */
  osThreadDef(myPresenterTask, StartPresenterTask, osPriorityNormal, 0, 128);
 8000658:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <MX_FREERTOS_Init+0xcc>)
 800065a:	463c      	mov	r4, r7
 800065c:	461d      	mov	r5, r3
 800065e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000660:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000662:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000666:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPresenterTaskHandle = osThreadCreate(osThread(myPresenterTask), NULL);
 800066a:	463b      	mov	r3, r7
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f004 fcf1 	bl	8005056 <osThreadCreate>
 8000674:	4603      	mov	r3, r0
 8000676:	4a0e      	ldr	r2, [pc, #56]	@ (80006b0 <MX_FREERTOS_Init+0xd0>)
 8000678:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  Model_Mode_Init();
 800067a:	f001 f975 	bl	8001968 <Model_Mode_Init>
  Model_timeWatch_Init();
 800067e:	f001 f9d5 	bl	8001a2c <Model_timeWatch_Init>
  Model_StopWatch_Init();
 8000682:	f001 f99d 	bl	80019c0 <Model_StopWatch_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8000686:	480b      	ldr	r0, [pc, #44]	@ (80006b4 <MX_FREERTOS_Init+0xd4>)
 8000688:	f003 fdd6 	bl	8004238 <HAL_TIM_Base_Start_IT>
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800068c:	bf00      	nop
 800068e:	3770      	adds	r7, #112	@ 0x70
 8000690:	46bd      	mov	sp, r7
 8000692:	bdb0      	pop	{r4, r5, r7, pc}
 8000694:	08008438 	.word	0x08008438
 8000698:	200000e0 	.word	0x200000e0
 800069c:	08008464 	.word	0x08008464
 80006a0:	200000e4 	.word	0x200000e4
 80006a4:	08008490 	.word	0x08008490
 80006a8:	200000e8 	.word	0x200000e8
 80006ac:	080084bc 	.word	0x080084bc
 80006b0:	200000ec 	.word	0x200000ec
 80006b4:	20000478 	.word	0x20000478

080006b8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80006c0:	2001      	movs	r0, #1
 80006c2:	f004 fd14 	bl	80050ee <osDelay>
 80006c6:	e7fb      	b.n	80006c0 <StartDefaultTask+0x8>

080006c8 <StartListenerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartListenerTask */
void StartListenerTask(void const * argument)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartListenerTask */
	Listener_Init();
 80006d0:	f001 f836 	bl	8001740 <Listener_Init>
  /* Infinite loop */
  for(;;)
  {
	  Listener_Excute();
 80006d4:	f001 f84a 	bl	800176c <Listener_Excute>
    osDelay(1);
 80006d8:	2001      	movs	r0, #1
 80006da:	f004 fd08 	bl	80050ee <osDelay>
	  Listener_Excute();
 80006de:	bf00      	nop
 80006e0:	e7f8      	b.n	80006d4 <StartListenerTask+0xc>

080006e2 <StartControllerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControllerTask */
void StartControllerTask(void const * argument)
{
 80006e2:	b580      	push	{r7, lr}
 80006e4:	b082      	sub	sp, #8
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControllerTask */
	Controller_Init();
 80006ea:	f000 fc88 	bl	8000ffe <Controller_Init>
  /* Infinite loop */
  for(;;)
  {
	  Controller_Excute();
 80006ee:	f000 fc93 	bl	8001018 <Controller_Excute>
    osDelay(1);
 80006f2:	2001      	movs	r0, #1
 80006f4:	f004 fcfb 	bl	80050ee <osDelay>
	  Controller_Excute();
 80006f8:	bf00      	nop
 80006fa:	e7f8      	b.n	80006ee <StartControllerTask+0xc>

080006fc <StartPresenterTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPresenterTask */
void StartPresenterTask(void const * argument)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPresenterTask */
	Presenter_Init();
 8000704:	f001 f9c8 	bl	8001a98 <Presenter_Init>
  /* Infinite loop */
  for(;;)
  {
	  Presenter_Excute();
 8000708:	f001 f9d2 	bl	8001ab0 <Presenter_Excute>
    osDelay(1);
 800070c:	2001      	movs	r0, #1
 800070e:	f004 fcee 	bl	80050ee <osDelay>
	  Presenter_Excute();
 8000712:	bf00      	nop
 8000714:	e7f8      	b.n	8000708 <StartPresenterTask+0xc>
	...

08000718 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	@ 0x28
 800071c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	613b      	str	r3, [r7, #16]
 8000732:	4b49      	ldr	r3, [pc, #292]	@ (8000858 <MX_GPIO_Init+0x140>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	4a48      	ldr	r2, [pc, #288]	@ (8000858 <MX_GPIO_Init+0x140>)
 8000738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800073c:	6313      	str	r3, [r2, #48]	@ 0x30
 800073e:	4b46      	ldr	r3, [pc, #280]	@ (8000858 <MX_GPIO_Init+0x140>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000746:	613b      	str	r3, [r7, #16]
 8000748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	4b42      	ldr	r3, [pc, #264]	@ (8000858 <MX_GPIO_Init+0x140>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	4a41      	ldr	r2, [pc, #260]	@ (8000858 <MX_GPIO_Init+0x140>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6313      	str	r3, [r2, #48]	@ 0x30
 800075a:	4b3f      	ldr	r3, [pc, #252]	@ (8000858 <MX_GPIO_Init+0x140>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	60bb      	str	r3, [r7, #8]
 800076a:	4b3b      	ldr	r3, [pc, #236]	@ (8000858 <MX_GPIO_Init+0x140>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	4a3a      	ldr	r2, [pc, #232]	@ (8000858 <MX_GPIO_Init+0x140>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6313      	str	r3, [r2, #48]	@ 0x30
 8000776:	4b38      	ldr	r3, [pc, #224]	@ (8000858 <MX_GPIO_Init+0x140>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	4b34      	ldr	r3, [pc, #208]	@ (8000858 <MX_GPIO_Init+0x140>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	4a33      	ldr	r2, [pc, #204]	@ (8000858 <MX_GPIO_Init+0x140>)
 800078c:	f043 0302 	orr.w	r3, r3, #2
 8000790:	6313      	str	r3, [r2, #48]	@ 0x30
 8000792:	4b31      	ldr	r3, [pc, #196]	@ (8000858 <MX_GPIO_Init+0x140>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000796:	f003 0302 	and.w	r3, r3, #2
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800079e:	2200      	movs	r2, #0
 80007a0:	f240 117f 	movw	r1, #383	@ 0x17f
 80007a4:	482d      	ldr	r0, [pc, #180]	@ (800085c <MX_GPIO_Init+0x144>)
 80007a6:	f002 faf3 	bl	8002d90 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11
 80007aa:	2200      	movs	r2, #0
 80007ac:	f641 0113 	movw	r1, #6163	@ 0x1813
 80007b0:	482b      	ldr	r0, [pc, #172]	@ (8000860 <MX_GPIO_Init+0x148>)
 80007b2:	f002 faed 	bl	8002d90 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 80007b6:	2200      	movs	r2, #0
 80007b8:	f24f 0107 	movw	r1, #61447	@ 0xf007
 80007bc:	4829      	ldr	r0, [pc, #164]	@ (8000864 <MX_GPIO_Init+0x14c>)
 80007be:	f002 fae7 	bl	8002d90 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80007c2:	f240 137f 	movw	r3, #383	@ 0x17f
 80007c6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c8:	2301      	movs	r3, #1
 80007ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d0:	2300      	movs	r3, #0
 80007d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007d4:	f107 0314 	add.w	r3, r7, #20
 80007d8:	4619      	mov	r1, r3
 80007da:	4820      	ldr	r0, [pc, #128]	@ (800085c <MX_GPIO_Init+0x144>)
 80007dc:	f002 f93c 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11
 80007e0:	f641 0313 	movw	r3, #6163	@ 0x1813
 80007e4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e6:	2301      	movs	r3, #1
 80007e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ee:	2300      	movs	r3, #0
 80007f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f2:	f107 0314 	add.w	r3, r7, #20
 80007f6:	4619      	mov	r1, r3
 80007f8:	4819      	ldr	r0, [pc, #100]	@ (8000860 <MX_GPIO_Init+0x148>)
 80007fa:	f002 f92d 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 80007fe:	f24f 0307 	movw	r3, #61447	@ 0xf007
 8000802:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000804:	2301      	movs	r3, #1
 8000806:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080c:	2300      	movs	r3, #0
 800080e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	4619      	mov	r1, r3
 8000816:	4813      	ldr	r0, [pc, #76]	@ (8000864 <MX_GPIO_Init+0x14c>)
 8000818:	f002 f91e 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800081c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000820:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000822:	2300      	movs	r3, #0
 8000824:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	2300      	movs	r3, #0
 8000828:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800082a:	f107 0314 	add.w	r3, r7, #20
 800082e:	4619      	mov	r1, r3
 8000830:	480b      	ldr	r0, [pc, #44]	@ (8000860 <MX_GPIO_Init+0x148>)
 8000832:	f002 f911 	bl	8002a58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8000836:	2328      	movs	r3, #40	@ 0x28
 8000838:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800083a:	2300      	movs	r3, #0
 800083c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083e:	2300      	movs	r3, #0
 8000840:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000842:	f107 0314 	add.w	r3, r7, #20
 8000846:	4619      	mov	r1, r3
 8000848:	4806      	ldr	r0, [pc, #24]	@ (8000864 <MX_GPIO_Init+0x14c>)
 800084a:	f002 f905 	bl	8002a58 <HAL_GPIO_Init>

}
 800084e:	bf00      	nop
 8000850:	3728      	adds	r7, #40	@ 0x28
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40023800 	.word	0x40023800
 800085c:	40020800 	.word	0x40020800
 8000860:	40020000 	.word	0x40020000
 8000864:	40020400 	.word	0x40020400

08000868 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800086c:	4b12      	ldr	r3, [pc, #72]	@ (80008b8 <MX_I2C1_Init+0x50>)
 800086e:	4a13      	ldr	r2, [pc, #76]	@ (80008bc <MX_I2C1_Init+0x54>)
 8000870:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000872:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <MX_I2C1_Init+0x50>)
 8000874:	4a12      	ldr	r2, [pc, #72]	@ (80008c0 <MX_I2C1_Init+0x58>)
 8000876:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000878:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <MX_I2C1_Init+0x50>)
 800087a:	2200      	movs	r2, #0
 800087c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800087e:	4b0e      	ldr	r3, [pc, #56]	@ (80008b8 <MX_I2C1_Init+0x50>)
 8000880:	2200      	movs	r2, #0
 8000882:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000884:	4b0c      	ldr	r3, [pc, #48]	@ (80008b8 <MX_I2C1_Init+0x50>)
 8000886:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800088a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800088c:	4b0a      	ldr	r3, [pc, #40]	@ (80008b8 <MX_I2C1_Init+0x50>)
 800088e:	2200      	movs	r2, #0
 8000890:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000892:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <MX_I2C1_Init+0x50>)
 8000894:	2200      	movs	r2, #0
 8000896:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000898:	4b07      	ldr	r3, [pc, #28]	@ (80008b8 <MX_I2C1_Init+0x50>)
 800089a:	2200      	movs	r2, #0
 800089c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800089e:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <MX_I2C1_Init+0x50>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008a4:	4804      	ldr	r0, [pc, #16]	@ (80008b8 <MX_I2C1_Init+0x50>)
 80008a6:	f002 fa8d 	bl	8002dc4 <HAL_I2C_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008b0:	f000 f8f2 	bl	8000a98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	20000390 	.word	0x20000390
 80008bc:	40005400 	.word	0x40005400
 80008c0:	000186a0 	.word	0x000186a0

080008c4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b08a      	sub	sp, #40	@ 0x28
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a19      	ldr	r2, [pc, #100]	@ (8000948 <HAL_I2C_MspInit+0x84>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d12c      	bne.n	8000940 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e6:	2300      	movs	r3, #0
 80008e8:	613b      	str	r3, [r7, #16]
 80008ea:	4b18      	ldr	r3, [pc, #96]	@ (800094c <HAL_I2C_MspInit+0x88>)
 80008ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ee:	4a17      	ldr	r2, [pc, #92]	@ (800094c <HAL_I2C_MspInit+0x88>)
 80008f0:	f043 0302 	orr.w	r3, r3, #2
 80008f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f6:	4b15      	ldr	r3, [pc, #84]	@ (800094c <HAL_I2C_MspInit+0x88>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	f003 0302 	and.w	r3, r3, #2
 80008fe:	613b      	str	r3, [r7, #16]
 8000900:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000902:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000906:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000908:	2312      	movs	r3, #18
 800090a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000910:	2303      	movs	r3, #3
 8000912:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000914:	2304      	movs	r3, #4
 8000916:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000918:	f107 0314 	add.w	r3, r7, #20
 800091c:	4619      	mov	r1, r3
 800091e:	480c      	ldr	r0, [pc, #48]	@ (8000950 <HAL_I2C_MspInit+0x8c>)
 8000920:	f002 f89a 	bl	8002a58 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000924:	2300      	movs	r3, #0
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	4b08      	ldr	r3, [pc, #32]	@ (800094c <HAL_I2C_MspInit+0x88>)
 800092a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800092c:	4a07      	ldr	r2, [pc, #28]	@ (800094c <HAL_I2C_MspInit+0x88>)
 800092e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000932:	6413      	str	r3, [r2, #64]	@ 0x40
 8000934:	4b05      	ldr	r3, [pc, #20]	@ (800094c <HAL_I2C_MspInit+0x88>)
 8000936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000938:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000940:	bf00      	nop
 8000942:	3728      	adds	r7, #40	@ 0x28
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	40005400 	.word	0x40005400
 800094c:	40023800 	.word	0x40023800
 8000950:	40020400 	.word	0x40020400

08000954 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000958:	f001 ff36 	bl	80027c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800095c:	f000 f80e 	bl	800097c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000960:	f7ff feda 	bl	8000718 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000964:	f7ff ff80 	bl	8000868 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000968:	f000 fa56 	bl	8000e18 <MX_TIM2_Init>
  MX_TIM1_Init();
 800096c:	f000 f9b4 	bl	8000cd8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000970:	f7ff fe36 	bl	80005e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000974:	f004 fb68 	bl	8005048 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000978:	bf00      	nop
 800097a:	e7fd      	b.n	8000978 <main+0x24>

0800097c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b094      	sub	sp, #80	@ 0x50
 8000980:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000982:	f107 0320 	add.w	r3, r7, #32
 8000986:	2230      	movs	r2, #48	@ 0x30
 8000988:	2100      	movs	r1, #0
 800098a:	4618      	mov	r0, r3
 800098c:	f007 f866 	bl	8007a5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000990:	f107 030c 	add.w	r3, r7, #12
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	605a      	str	r2, [r3, #4]
 800099a:	609a      	str	r2, [r3, #8]
 800099c:	60da      	str	r2, [r3, #12]
 800099e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a0:	2300      	movs	r3, #0
 80009a2:	60bb      	str	r3, [r7, #8]
 80009a4:	4b27      	ldr	r3, [pc, #156]	@ (8000a44 <SystemClock_Config+0xc8>)
 80009a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a8:	4a26      	ldr	r2, [pc, #152]	@ (8000a44 <SystemClock_Config+0xc8>)
 80009aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80009b0:	4b24      	ldr	r3, [pc, #144]	@ (8000a44 <SystemClock_Config+0xc8>)
 80009b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009b8:	60bb      	str	r3, [r7, #8]
 80009ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009bc:	2300      	movs	r3, #0
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	4b21      	ldr	r3, [pc, #132]	@ (8000a48 <SystemClock_Config+0xcc>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a20      	ldr	r2, [pc, #128]	@ (8000a48 <SystemClock_Config+0xcc>)
 80009c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009ca:	6013      	str	r3, [r2, #0]
 80009cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a48 <SystemClock_Config+0xcc>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009d8:	2301      	movs	r3, #1
 80009da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009e2:	2302      	movs	r3, #2
 80009e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009ec:	2304      	movs	r3, #4
 80009ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80009f0:	2364      	movs	r3, #100	@ 0x64
 80009f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009f4:	2302      	movs	r3, #2
 80009f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009f8:	2304      	movs	r3, #4
 80009fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009fc:	f107 0320 	add.w	r3, r7, #32
 8000a00:	4618      	mov	r0, r3
 8000a02:	f002 fe7d 	bl	8003700 <HAL_RCC_OscConfig>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a0c:	f000 f844 	bl	8000a98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a10:	230f      	movs	r3, #15
 8000a12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a14:	2302      	movs	r3, #2
 8000a16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a20:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a22:	2300      	movs	r3, #0
 8000a24:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a26:	f107 030c 	add.w	r3, r7, #12
 8000a2a:	2103      	movs	r1, #3
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f003 f8df 	bl	8003bf0 <HAL_RCC_ClockConfig>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a38:	f000 f82e 	bl	8000a98 <Error_Handler>
  }
}
 8000a3c:	bf00      	nop
 8000a3e:	3750      	adds	r7, #80	@ 0x50
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40023800 	.word	0x40023800
 8000a48:	40007000 	.word	0x40007000

08000a4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a0d      	ldr	r2, [pc, #52]	@ (8000a90 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d101      	bne.n	8000a62 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a5e:	f001 fed5 	bl	800280c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2){
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a6a:	d105      	bne.n	8000a78 <HAL_TIM_PeriodElapsedCallback+0x2c>
	  FND_DispDataCallBack();
 8000a6c:	f001 fb2e 	bl	80020cc <FND_DispDataCallBack>
	  TimeWatch_IncTimeCallBack();
 8000a70:	f000 fe24 	bl	80016bc <TimeWatch_IncTimeCallBack>
	  StopWatch_IncTimeCallBack();
 8000a74:	f000 fc80 	bl	8001378 <StopWatch_IncTimeCallBack>
  }

  if (htim->Instance == TIM1){
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a05      	ldr	r2, [pc, #20]	@ (8000a94 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d101      	bne.n	8000a86 <HAL_TIM_PeriodElapsedCallback+0x3a>
	  Distance_RunCallBack();
 8000a82:	f000 fb81 	bl	8001188 <Distance_RunCallBack>
  }

  /* USER CODE END Callback 1 */
}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40014800 	.word	0x40014800
 8000a94:	40010000 	.word	0x40010000

08000a98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a9c:	b672      	cpsid	i
}
 8000a9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <Error_Handler+0x8>

08000aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	607b      	str	r3, [r7, #4]
 8000aae:	4b12      	ldr	r3, [pc, #72]	@ (8000af8 <HAL_MspInit+0x54>)
 8000ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ab2:	4a11      	ldr	r2, [pc, #68]	@ (8000af8 <HAL_MspInit+0x54>)
 8000ab4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ab8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aba:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <HAL_MspInit+0x54>)
 8000abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000abe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	603b      	str	r3, [r7, #0]
 8000aca:	4b0b      	ldr	r3, [pc, #44]	@ (8000af8 <HAL_MspInit+0x54>)
 8000acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ace:	4a0a      	ldr	r2, [pc, #40]	@ (8000af8 <HAL_MspInit+0x54>)
 8000ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad6:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <HAL_MspInit+0x54>)
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ade:	603b      	str	r3, [r7, #0]
 8000ae0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	210f      	movs	r1, #15
 8000ae6:	f06f 0001 	mvn.w	r0, #1
 8000aea:	f001 ff8b 	bl	8002a04 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40023800 	.word	0x40023800

08000afc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08c      	sub	sp, #48	@ 0x30
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60bb      	str	r3, [r7, #8]
 8000b10:	4b2e      	ldr	r3, [pc, #184]	@ (8000bcc <HAL_InitTick+0xd0>)
 8000b12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b14:	4a2d      	ldr	r2, [pc, #180]	@ (8000bcc <HAL_InitTick+0xd0>)
 8000b16:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b1a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b1c:	4b2b      	ldr	r3, [pc, #172]	@ (8000bcc <HAL_InitTick+0xd0>)
 8000b1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b24:	60bb      	str	r3, [r7, #8]
 8000b26:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b28:	f107 020c 	add.w	r2, r7, #12
 8000b2c:	f107 0310 	add.w	r3, r7, #16
 8000b30:	4611      	mov	r1, r2
 8000b32:	4618      	mov	r0, r3
 8000b34:	f003 fa7c 	bl	8004030 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b38:	f003 fa66 	bl	8004008 <HAL_RCC_GetPCLK2Freq>
 8000b3c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b40:	4a23      	ldr	r2, [pc, #140]	@ (8000bd0 <HAL_InitTick+0xd4>)
 8000b42:	fba2 2303 	umull	r2, r3, r2, r3
 8000b46:	0c9b      	lsrs	r3, r3, #18
 8000b48:	3b01      	subs	r3, #1
 8000b4a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000b4c:	4b21      	ldr	r3, [pc, #132]	@ (8000bd4 <HAL_InitTick+0xd8>)
 8000b4e:	4a22      	ldr	r2, [pc, #136]	@ (8000bd8 <HAL_InitTick+0xdc>)
 8000b50:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000b52:	4b20      	ldr	r3, [pc, #128]	@ (8000bd4 <HAL_InitTick+0xd8>)
 8000b54:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b58:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8000bd4 <HAL_InitTick+0xd8>)
 8000b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b5e:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000b60:	4b1c      	ldr	r3, [pc, #112]	@ (8000bd4 <HAL_InitTick+0xd8>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b66:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd4 <HAL_InitTick+0xd8>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b6c:	4b19      	ldr	r3, [pc, #100]	@ (8000bd4 <HAL_InitTick+0xd8>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000b72:	4818      	ldr	r0, [pc, #96]	@ (8000bd4 <HAL_InitTick+0xd8>)
 8000b74:	f003 fa8e 	bl	8004094 <HAL_TIM_Base_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d11b      	bne.n	8000bbe <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000b86:	4813      	ldr	r0, [pc, #76]	@ (8000bd4 <HAL_InitTick+0xd8>)
 8000b88:	f003 fb56 	bl	8004238 <HAL_TIM_Base_Start_IT>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d111      	bne.n	8000bbe <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000b9a:	201a      	movs	r0, #26
 8000b9c:	f001 ff4e 	bl	8002a3c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2b0f      	cmp	r3, #15
 8000ba4:	d808      	bhi.n	8000bb8 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	6879      	ldr	r1, [r7, #4]
 8000baa:	201a      	movs	r0, #26
 8000bac:	f001 ff2a 	bl	8002a04 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bdc <HAL_InitTick+0xe0>)
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	6013      	str	r3, [r2, #0]
 8000bb6:	e002      	b.n	8000bbe <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000bbe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3730      	adds	r7, #48	@ 0x30
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40023800 	.word	0x40023800
 8000bd0:	431bde83 	.word	0x431bde83
 8000bd4:	200003e4 	.word	0x200003e4
 8000bd8:	40014800 	.word	0x40014800
 8000bdc:	20000068 	.word	0x20000068

08000be0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <NMI_Handler+0x4>

08000be8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <HardFault_Handler+0x4>

08000bf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bf4:	bf00      	nop
 8000bf6:	e7fd      	b.n	8000bf4 <MemManage_Handler+0x4>

08000bf8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bfc:	bf00      	nop
 8000bfe:	e7fd      	b.n	8000bfc <BusFault_Handler+0x4>

08000c00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <UsageFault_Handler+0x4>

08000c08 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c0c:	bf00      	nop
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
	...

08000c18 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c1c:	4803      	ldr	r0, [pc, #12]	@ (8000c2c <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8000c1e:	f003 fbc6 	bl	80043ae <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8000c22:	4803      	ldr	r0, [pc, #12]	@ (8000c30 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8000c24:	f003 fbc3 	bl	80043ae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000c28:	bf00      	nop
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20000430 	.word	0x20000430
 8000c30:	200003e4 	.word	0x200003e4

08000c34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c38:	4802      	ldr	r0, [pc, #8]	@ (8000c44 <TIM2_IRQHandler+0x10>)
 8000c3a:	f003 fbb8 	bl	80043ae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	20000478 	.word	0x20000478

08000c48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c50:	4a14      	ldr	r2, [pc, #80]	@ (8000ca4 <_sbrk+0x5c>)
 8000c52:	4b15      	ldr	r3, [pc, #84]	@ (8000ca8 <_sbrk+0x60>)
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c5c:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <_sbrk+0x64>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d102      	bne.n	8000c6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c64:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <_sbrk+0x64>)
 8000c66:	4a12      	ldr	r2, [pc, #72]	@ (8000cb0 <_sbrk+0x68>)
 8000c68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c6a:	4b10      	ldr	r3, [pc, #64]	@ (8000cac <_sbrk+0x64>)
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4413      	add	r3, r2
 8000c72:	693a      	ldr	r2, [r7, #16]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d207      	bcs.n	8000c88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c78:	f006 ff56 	bl	8007b28 <__errno>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	220c      	movs	r2, #12
 8000c80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c82:	f04f 33ff 	mov.w	r3, #4294967295
 8000c86:	e009      	b.n	8000c9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c88:	4b08      	ldr	r3, [pc, #32]	@ (8000cac <_sbrk+0x64>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c8e:	4b07      	ldr	r3, [pc, #28]	@ (8000cac <_sbrk+0x64>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	4a05      	ldr	r2, [pc, #20]	@ (8000cac <_sbrk+0x64>)
 8000c98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20020000 	.word	0x20020000
 8000ca8:	00000400 	.word	0x00000400
 8000cac:	2000042c 	.word	0x2000042c
 8000cb0:	20004420 	.word	0x20004420

08000cb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <SystemInit+0x20>)
 8000cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cbe:	4a05      	ldr	r2, [pc, #20]	@ (8000cd4 <SystemInit+0x20>)
 8000cc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	e000ed00 	.word	0xe000ed00

08000cd8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b096      	sub	sp, #88	@ 0x58
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cde:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cec:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	605a      	str	r2, [r3, #4]
 8000d00:	609a      	str	r2, [r3, #8]
 8000d02:	60da      	str	r2, [r3, #12]
 8000d04:	611a      	str	r2, [r3, #16]
 8000d06:	615a      	str	r2, [r3, #20]
 8000d08:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d0a:	1d3b      	adds	r3, r7, #4
 8000d0c:	2220      	movs	r2, #32
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4618      	mov	r0, r3
 8000d12:	f006 fea3 	bl	8007a5c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d16:	4b3e      	ldr	r3, [pc, #248]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d18:	4a3e      	ldr	r2, [pc, #248]	@ (8000e14 <MX_TIM1_Init+0x13c>)
 8000d1a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8000d1c:	4b3c      	ldr	r3, [pc, #240]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d1e:	2263      	movs	r2, #99	@ 0x63
 8000d20:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d22:	4b3b      	ldr	r3, [pc, #236]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8000d28:	4b39      	ldr	r3, [pc, #228]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d2a:	2263      	movs	r2, #99	@ 0x63
 8000d2c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d2e:	4b38      	ldr	r3, [pc, #224]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d34:	4b36      	ldr	r3, [pc, #216]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d3a:	4b35      	ldr	r3, [pc, #212]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d40:	4833      	ldr	r0, [pc, #204]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d42:	f003 f9a7 	bl	8004094 <HAL_TIM_Base_Init>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000d4c:	f7ff fea4 	bl	8000a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d54:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d56:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	482c      	ldr	r0, [pc, #176]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d5e:	f003 fcd9 	bl	8004714 <HAL_TIM_ConfigClockSource>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8000d68:	f7ff fe96 	bl	8000a98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000d6c:	4828      	ldr	r0, [pc, #160]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d6e:	f003 fac5 	bl	80042fc <HAL_TIM_PWM_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000d78:	f7ff fe8e 	bl	8000a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d84:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4821      	ldr	r0, [pc, #132]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000d8c:	f004 f85e 	bl	8004e4c <HAL_TIMEx_MasterConfigSynchronization>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8000d96:	f7ff fe7f 	bl	8000a98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d9a:	2360      	movs	r3, #96	@ 0x60
 8000d9c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000da2:	2300      	movs	r3, #0
 8000da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000da6:	2300      	movs	r3, #0
 8000da8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000dae:	2300      	movs	r3, #0
 8000db0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000db2:	2300      	movs	r3, #0
 8000db4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000db6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4814      	ldr	r0, [pc, #80]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000dc0:	f003 fbe6 	bl	8004590 <HAL_TIM_PWM_ConfigChannel>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8000dca:	f7ff fe65 	bl	8000a98 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000dde:	2300      	movs	r3, #0
 8000de0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000de2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000de6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000de8:	2300      	movs	r3, #0
 8000dea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	4619      	mov	r1, r3
 8000df0:	4807      	ldr	r0, [pc, #28]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000df2:	f004 f899 	bl	8004f28 <HAL_TIMEx_ConfigBreakDeadTime>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8000dfc:	f7ff fe4c 	bl	8000a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000e00:	4803      	ldr	r0, [pc, #12]	@ (8000e10 <MX_TIM1_Init+0x138>)
 8000e02:	f000 f899 	bl	8000f38 <HAL_TIM_MspPostInit>

}
 8000e06:	bf00      	nop
 8000e08:	3758      	adds	r7, #88	@ 0x58
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	20000430 	.word	0x20000430
 8000e14:	40010000 	.word	0x40010000

08000e18 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b086      	sub	sp, #24
 8000e1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e1e:	f107 0308 	add.w	r3, r7, #8
 8000e22:	2200      	movs	r2, #0
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	605a      	str	r2, [r3, #4]
 8000e28:	609a      	str	r2, [r3, #8]
 8000e2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e2c:	463b      	mov	r3, r7
 8000e2e:	2200      	movs	r2, #0
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e34:	4b1d      	ldr	r3, [pc, #116]	@ (8000eac <MX_TIM2_Init+0x94>)
 8000e36:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8000e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8000eac <MX_TIM2_Init+0x94>)
 8000e3e:	2263      	movs	r2, #99	@ 0x63
 8000e40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e42:	4b1a      	ldr	r3, [pc, #104]	@ (8000eac <MX_TIM2_Init+0x94>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000e48:	4b18      	ldr	r3, [pc, #96]	@ (8000eac <MX_TIM2_Init+0x94>)
 8000e4a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e50:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <MX_TIM2_Init+0x94>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e56:	4b15      	ldr	r3, [pc, #84]	@ (8000eac <MX_TIM2_Init+0x94>)
 8000e58:	2280      	movs	r2, #128	@ 0x80
 8000e5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e5c:	4813      	ldr	r0, [pc, #76]	@ (8000eac <MX_TIM2_Init+0x94>)
 8000e5e:	f003 f919 	bl	8004094 <HAL_TIM_Base_Init>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000e68:	f7ff fe16 	bl	8000a98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e70:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e72:	f107 0308 	add.w	r3, r7, #8
 8000e76:	4619      	mov	r1, r3
 8000e78:	480c      	ldr	r0, [pc, #48]	@ (8000eac <MX_TIM2_Init+0x94>)
 8000e7a:	f003 fc4b 	bl	8004714 <HAL_TIM_ConfigClockSource>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000e84:	f7ff fe08 	bl	8000a98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e90:	463b      	mov	r3, r7
 8000e92:	4619      	mov	r1, r3
 8000e94:	4805      	ldr	r0, [pc, #20]	@ (8000eac <MX_TIM2_Init+0x94>)
 8000e96:	f003 ffd9 	bl	8004e4c <HAL_TIMEx_MasterConfigSynchronization>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ea0:	f7ff fdfa 	bl	8000a98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ea4:	bf00      	nop
 8000ea6:	3718      	adds	r7, #24
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	20000478 	.word	0x20000478

08000eb0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8000f30 <HAL_TIM_Base_MspInit+0x80>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d116      	bne.n	8000ef0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60fb      	str	r3, [r7, #12]
 8000ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eca:	4a1a      	ldr	r2, [pc, #104]	@ (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ed2:	4b18      	ldr	r3, [pc, #96]	@ (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	2105      	movs	r1, #5
 8000ee2:	201a      	movs	r0, #26
 8000ee4:	f001 fd8e 	bl	8002a04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000ee8:	201a      	movs	r0, #26
 8000eea:	f001 fda7 	bl	8002a3c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000eee:	e01a      	b.n	8000f26 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM2)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ef8:	d115      	bne.n	8000f26 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60bb      	str	r3, [r7, #8]
 8000efe:	4b0d      	ldr	r3, [pc, #52]	@ (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f02:	4a0c      	ldr	r2, [pc, #48]	@ (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f34 <HAL_TIM_Base_MspInit+0x84>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2105      	movs	r1, #5
 8000f1a:	201c      	movs	r0, #28
 8000f1c:	f001 fd72 	bl	8002a04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f20:	201c      	movs	r0, #28
 8000f22:	f001 fd8b 	bl	8002a3c <HAL_NVIC_EnableIRQ>
}
 8000f26:	bf00      	nop
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	40010000 	.word	0x40010000
 8000f34:	40023800 	.word	0x40023800

08000f38 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b088      	sub	sp, #32
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f40:	f107 030c 	add.w	r3, r7, #12
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
 8000f48:	605a      	str	r2, [r3, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
 8000f4c:	60da      	str	r2, [r3, #12]
 8000f4e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a12      	ldr	r2, [pc, #72]	@ (8000fa0 <HAL_TIM_MspPostInit+0x68>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d11e      	bne.n	8000f98 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <HAL_TIM_MspPostInit+0x6c>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	4a10      	ldr	r2, [pc, #64]	@ (8000fa4 <HAL_TIM_MspPostInit+0x6c>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa4 <HAL_TIM_MspPostInit+0x6c>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	60bb      	str	r3, [r7, #8]
 8000f74:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f76:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f7a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8c:	f107 030c 	add.w	r3, r7, #12
 8000f90:	4619      	mov	r1, r3
 8000f92:	4805      	ldr	r0, [pc, #20]	@ (8000fa8 <HAL_TIM_MspPostInit+0x70>)
 8000f94:	f001 fd60 	bl	8002a58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000f98:	bf00      	nop
 8000f9a:	3720      	adds	r7, #32
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	40010000 	.word	0x40010000
 8000fa4:	40023800 	.word	0x40023800
 8000fa8:	40020000 	.word	0x40020000

08000fac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000fe4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fb0:	f7ff fe80 	bl	8000cb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fb4:	480c      	ldr	r0, [pc, #48]	@ (8000fe8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fb6:	490d      	ldr	r1, [pc, #52]	@ (8000fec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fb8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ff0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fbc:	e002      	b.n	8000fc4 <LoopCopyDataInit>

08000fbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fc2:	3304      	adds	r3, #4

08000fc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fc8:	d3f9      	bcc.n	8000fbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fca:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fcc:	4c0a      	ldr	r4, [pc, #40]	@ (8000ff8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fd0:	e001      	b.n	8000fd6 <LoopFillZerobss>

08000fd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fd4:	3204      	adds	r2, #4

08000fd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fd8:	d3fb      	bcc.n	8000fd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fda:	f006 fdab 	bl	8007b34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fde:	f7ff fcb9 	bl	8000954 <main>
  bx  lr    
 8000fe2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000fe4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000fe8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fec:	200000c4 	.word	0x200000c4
  ldr r2, =_sidata
 8000ff0:	08008670 	.word	0x08008670
  ldr r2, =_sbss
 8000ff4:	200000c4 	.word	0x200000c4
  ldr r4, =_ebss
 8000ff8:	2000441c 	.word	0x2000441c

08000ffc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ffc:	e7fe      	b.n	8000ffc <ADC_IRQHandler>

08000ffe <Controller_Init>:
#include "Controller.h"

void Controller_CheckEventMode();

void Controller_Init()
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	af00      	add	r7, sp, #0
	TimeWatch_Init();
 8001002:	f000 fa0d 	bl	8001420 <TimeWatch_Init>
	StopWatch_Init();
 8001006:	f000 f8dd 	bl	80011c4 <StopWatch_Init>
	Distance_Init();
 800100a:	f000 f883 	bl	8001114 <Distance_Init>
	TempHumid_Init();
 800100e:	f000 f9f9 	bl	8001404 <TempHumid_Init>
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <Controller_Excute>:


void Controller_Excute()
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
	eModeState_t state = Model_Get_ModeState();
 800101e:	f000 fcc3 	bl	80019a8 <Model_Get_ModeState>
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]

	switch (state)
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	2b03      	cmp	r3, #3
 800102a:	d817      	bhi.n	800105c <Controller_Excute+0x44>
 800102c:	a201      	add	r2, pc, #4	@ (adr r2, 8001034 <Controller_Excute+0x1c>)
 800102e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001032:	bf00      	nop
 8001034:	08001045 	.word	0x08001045
 8001038:	0800104b 	.word	0x0800104b
 800103c:	08001051 	.word	0x08001051
 8001040:	08001057 	.word	0x08001057
	{
	case S_TIMEWATCH_MODE:
		TimeWatch_Excute();
 8001044:	f000 fa16 	bl	8001474 <TimeWatch_Excute>
		break;
 8001048:	e008      	b.n	800105c <Controller_Excute+0x44>

	case S_STOPWATCH_MODE:
		StopWatch_Excute();
 800104a:	f000 f8e5 	bl	8001218 <StopWatch_Excute>
		break;
 800104e:	e005      	b.n	800105c <Controller_Excute+0x44>

	case S_DISTANCE_MODE:
		Distance_Excute();
 8001050:	f000 f87c 	bl	800114c <Distance_Excute>
		break;
 8001054:	e002      	b.n	800105c <Controller_Excute+0x44>

	case S_TEMP_HUMID_MODE:
		TempHumid_Excute();
 8001056:	f000 f9dc 	bl	8001412 <TempHumid_Excute>
		break;
 800105a:	bf00      	nop
	}
	Controller_CheckEventMode();
 800105c:	f000 f804 	bl	8001068 <Controller_CheckEventMode>
}
 8001060:	bf00      	nop
 8001062:	3708      	adds	r7, #8
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <Controller_CheckEventMode>:

void Controller_CheckEventMode()
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(modeEventMsgBox, 0); //non-blocking
 800106e:	4b24      	ldr	r3, [pc, #144]	@ (8001100 <Controller_CheckEventMode+0x98>)
 8001070:	6819      	ldr	r1, [r3, #0]
 8001072:	463b      	mov	r3, r7
 8001074:	2200      	movs	r2, #0
 8001076:	4618      	mov	r0, r3
 8001078:	f004 f9b6 	bl	80053e8 <osMessageGet>
	uint16_t evtState;

	if(evt.status == osEventMessage){
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	2b10      	cmp	r3, #16
 8001080:	d13b      	bne.n	80010fa <Controller_CheckEventMode+0x92>
		evtState = evt.value.v;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	82fb      	strh	r3, [r7, #22]
		if (evtState != EVENT_MODE) {
 8001086:	8afb      	ldrh	r3, [r7, #22]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d135      	bne.n	80010f8 <Controller_CheckEventMode+0x90>
			return;
		}

		eModeState_t state = Model_Get_ModeState();
 800108c:	f000 fc8c 	bl	80019a8 <Model_Get_ModeState>
 8001090:	4603      	mov	r3, r0
 8001092:	757b      	strb	r3, [r7, #21]

		if(state == S_TIMEWATCH_MODE){
 8001094:	7d7b      	ldrb	r3, [r7, #21]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d115      	bne.n	80010c6 <Controller_CheckEventMode+0x5e>
			Model_Set_ModeState(S_STOPWATCH_MODE);
 800109a:	2001      	movs	r0, #1
 800109c:	f000 fc74 	bl	8001988 <Model_Set_ModeState>
			stopWatch_t *pStopWatchData = osMailAlloc(stopWatchDataMailBox,0);
 80010a0:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <Controller_CheckEventMode+0x9c>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f004 fa6a 	bl	8005580 <osMailAlloc>
 80010ac:	60f8      	str	r0, [r7, #12]
			memcpy(pStopWatchData , &stopWatchData, sizeof(stopWatch_t));
 80010ae:	2206      	movs	r2, #6
 80010b0:	4915      	ldr	r1, [pc, #84]	@ (8001108 <Controller_CheckEventMode+0xa0>)
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	f006 fd64 	bl	8007b80 <memcpy>
			osMailPut(stopWatchDataMailBox, pStopWatchData);
 80010b8:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <Controller_CheckEventMode+0x9c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	68f9      	ldr	r1, [r7, #12]
 80010be:	4618      	mov	r0, r3
 80010c0:	f004 fa74 	bl	80055ac <osMailPut>
 80010c4:	e019      	b.n	80010fa <Controller_CheckEventMode+0x92>
		}
		else if(state == S_STOPWATCH_MODE){
 80010c6:	7d7b      	ldrb	r3, [r7, #21]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d116      	bne.n	80010fa <Controller_CheckEventMode+0x92>
			Model_Set_ModeState(S_TIMEWATCH_MODE);
 80010cc:	2000      	movs	r0, #0
 80010ce:	f000 fc5b 	bl	8001988 <Model_Set_ModeState>
			timeWatch_t *ptimeWatchData = osMailAlloc(timeWatchDataMailBox,0);
 80010d2:	4b0e      	ldr	r3, [pc, #56]	@ (800110c <Controller_CheckEventMode+0xa4>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2100      	movs	r1, #0
 80010d8:	4618      	mov	r0, r3
 80010da:	f004 fa51 	bl	8005580 <osMailAlloc>
 80010de:	6138      	str	r0, [r7, #16]
			memcpy(ptimeWatchData , &timeWatchData, sizeof(timeWatch_t));
 80010e0:	2206      	movs	r2, #6
 80010e2:	490b      	ldr	r1, [pc, #44]	@ (8001110 <Controller_CheckEventMode+0xa8>)
 80010e4:	6938      	ldr	r0, [r7, #16]
 80010e6:	f006 fd4b 	bl	8007b80 <memcpy>
			osMailPut(timeWatchDataMailBox, ptimeWatchData);
 80010ea:	4b08      	ldr	r3, [pc, #32]	@ (800110c <Controller_CheckEventMode+0xa4>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6939      	ldr	r1, [r7, #16]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f004 fa5b 	bl	80055ac <osMailPut>
 80010f6:	e000      	b.n	80010fa <Controller_CheckEventMode+0x92>
			return;
 80010f8:	bf00      	nop
		//	memcpy(ptimeWatchData , &timeWatchData, sizeof(timeWatch_t));
		//	osMailPut(timeWatchDataMailBox, ptimeWatchData);
		//}
	}

}
 80010fa:	3718      	adds	r7, #24
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	2000052c 	.word	0x2000052c
 8001104:	20000538 	.word	0x20000538
 8001108:	200004c4 	.word	0x200004c4
 800110c:	20000548 	.word	0x20000548
 8001110:	200004d4 	.word	0x200004d4

08001114 <Distance_Init>:
#include "Distance.h"

distance_t distanceData;

void Distance_Init()
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
	distance_t *pDistanceData = osMailAlloc(DistanceDataMailBox,0);
 800111a:	4b0a      	ldr	r3, [pc, #40]	@ (8001144 <Distance_Init+0x30>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2100      	movs	r1, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f004 fa2d 	bl	8005580 <osMailAlloc>
 8001126:	6078      	str	r0, [r7, #4]
	memcpy(pDistanceData , &distanceData, sizeof(distance_t));
 8001128:	4b07      	ldr	r3, [pc, #28]	@ (8001148 <Distance_Init+0x34>)
 800112a:	881a      	ldrh	r2, [r3, #0]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	801a      	strh	r2, [r3, #0]
	osMailPut(DistanceDataMailBox, pDistanceData);
 8001130:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <Distance_Init+0x30>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	6879      	ldr	r1, [r7, #4]
 8001136:	4618      	mov	r0, r3
 8001138:	f004 fa38 	bl	80055ac <osMailPut>
}
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000524 	.word	0x20000524
 8001148:	200004c0 	.word	0x200004c0

0800114c <Distance_Excute>:

void Distance_Excute()
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
	Ultra_Trigger_Input();
 8001152:	f001 fab1 	bl	80026b8 <Ultra_Trigger_Input>
    uint32_t echoTime = Ultra_Echo();
 8001156:	f001 faef 	bl	8002738 <Ultra_Echo>
 800115a:	6038      	str	r0, [r7, #0]
    uint16_t distance = Ultra_Calculate(echoTime);
 800115c:	6838      	ldr	r0, [r7, #0]
 800115e:	f001 fb15 	bl	800278c <Ultra_Calculate>
 8001162:	4603      	mov	r3, r0
 8001164:	80fb      	strh	r3, [r7, #6]

    if(distance >= 400) { //for distance_out
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 800116c:	d302      	bcc.n	8001174 <Distance_Excute+0x28>
    	distance = 400;
 800116e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8001172:	80fb      	strh	r3, [r7, #6]
    }
    distanceData.dst = distance;
 8001174:	4a03      	ldr	r2, [pc, #12]	@ (8001184 <Distance_Excute+0x38>)
 8001176:	88fb      	ldrh	r3, [r7, #6]
 8001178:	8013      	strh	r3, [r2, #0]
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	200004c0 	.word	0x200004c0

08001188 <Distance_RunCallBack>:

void Distance_RunCallBack()
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
		Ultra_Trigger_Input();
 800118e:	f001 fa93 	bl	80026b8 <Ultra_Trigger_Input>
        uint32_t echoTime = Ultra_Echo();
 8001192:	f001 fad1 	bl	8002738 <Ultra_Echo>
 8001196:	6038      	str	r0, [r7, #0]
        uint16_t distance = Ultra_Calculate(echoTime);
 8001198:	6838      	ldr	r0, [r7, #0]
 800119a:	f001 faf7 	bl	800278c <Ultra_Calculate>
 800119e:	4603      	mov	r3, r0
 80011a0:	80fb      	strh	r3, [r7, #6]

        if(distance >= 400) { //for distance_out
 80011a2:	88fb      	ldrh	r3, [r7, #6]
 80011a4:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80011a8:	d302      	bcc.n	80011b0 <Distance_RunCallBack+0x28>
        	distance = 400;
 80011aa:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80011ae:	80fb      	strh	r3, [r7, #6]
        }
        distanceData.dst = distance;
 80011b0:	4a03      	ldr	r2, [pc, #12]	@ (80011c0 <Distance_RunCallBack+0x38>)
 80011b2:	88fb      	ldrh	r3, [r7, #6]
 80011b4:	8013      	strh	r3, [r2, #0]
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	200004c0 	.word	0x200004c0

080011c4 <StopWatch_Init>:

stopWatch_t stopWatchData;


void StopWatch_Init()
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
	stopWatchData.hour = 0;
 80011ca:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <StopWatch_Init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	711a      	strb	r2, [r3, #4]
	stopWatchData.min  = 0;
 80011d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001210 <StopWatch_Init+0x4c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	70da      	strb	r2, [r3, #3]
	stopWatchData.sec  = 0;
 80011d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <StopWatch_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	709a      	strb	r2, [r3, #2]
	stopWatchData.msec = 0;
 80011dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001210 <StopWatch_Init+0x4c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	801a      	strh	r2, [r3, #0]

	//FND  QUEUE(mail)  
	stopWatch_t *pStopWatchData = osMailAlloc(stopWatchDataMailBox,0);
 80011e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001214 <StopWatch_Init+0x50>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2100      	movs	r1, #0
 80011e8:	4618      	mov	r0, r3
 80011ea:	f004 f9c9 	bl	8005580 <osMailAlloc>
 80011ee:	6078      	str	r0, [r7, #4]
	memcpy(pStopWatchData , &stopWatchData, sizeof(stopWatch_t));
 80011f0:	2206      	movs	r2, #6
 80011f2:	4907      	ldr	r1, [pc, #28]	@ (8001210 <StopWatch_Init+0x4c>)
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f006 fcc3 	bl	8007b80 <memcpy>
	osMailPut(stopWatchDataMailBox, pStopWatchData);
 80011fa:	4b06      	ldr	r3, [pc, #24]	@ (8001214 <StopWatch_Init+0x50>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	6879      	ldr	r1, [r7, #4]
 8001200:	4618      	mov	r0, r3
 8001202:	f004 f9d3 	bl	80055ac <osMailPut>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	200004c4 	.word	0x200004c4
 8001214:	20000538 	.word	0x20000538

08001218 <StopWatch_Excute>:


void StopWatch_Excute()
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
	estopWatchState_t state = Model_Get_StopWatchState();
 800121e:	f000 fbf9 	bl	8001a14 <Model_Get_StopWatchState>
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]

	switch(state)
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	2b02      	cmp	r3, #2
 800122a:	d00c      	beq.n	8001246 <StopWatch_Excute+0x2e>
 800122c:	2b02      	cmp	r3, #2
 800122e:	dc0d      	bgt.n	800124c <StopWatch_Excute+0x34>
 8001230:	2b00      	cmp	r3, #0
 8001232:	d002      	beq.n	800123a <StopWatch_Excute+0x22>
 8001234:	2b01      	cmp	r3, #1
 8001236:	d003      	beq.n	8001240 <StopWatch_Excute+0x28>
		case S_STOPWATCH_CLEAR :
			StopWatch_Clear();
			break;

		default :
			break;
 8001238:	e008      	b.n	800124c <StopWatch_Excute+0x34>
			StopWatch_Stop();
 800123a:	f000 f80d 	bl	8001258 <StopWatch_Stop>
			break;
 800123e:	e006      	b.n	800124e <StopWatch_Excute+0x36>
			StopWatch_Run();
 8001240:	f000 f82c 	bl	800129c <StopWatch_Run>
			break;
 8001244:	e003      	b.n	800124e <StopWatch_Excute+0x36>
			StopWatch_Clear();
 8001246:	f000 f86b 	bl	8001320 <StopWatch_Clear>
			break;
 800124a:	e000      	b.n	800124e <StopWatch_Excute+0x36>
			break;
 800124c:	bf00      	nop
	}
}
 800124e:	bf00      	nop
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
	...

08001258 <StopWatch_Stop>:

void StopWatch_Stop()
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(stopWatchEventMsgBox, 0); //non-blocking
 800125e:	4b0e      	ldr	r3, [pc, #56]	@ (8001298 <StopWatch_Stop+0x40>)
 8001260:	6819      	ldr	r1, [r3, #0]
 8001262:	463b      	mov	r3, r7
 8001264:	2200      	movs	r2, #0
 8001266:	4618      	mov	r0, r3
 8001268:	f004 f8be 	bl	80053e8 <osMessageGet>
	uint16_t evtState;

	if(evt.status == osEventMessage){
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	2b10      	cmp	r3, #16
 8001270:	d10e      	bne.n	8001290 <StopWatch_Stop+0x38>
		evtState = evt.value.v;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	81fb      	strh	r3, [r7, #14]

		if(evtState == EVENT_RUN_STOP){
 8001276:	89fb      	ldrh	r3, [r7, #14]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d103      	bne.n	8001284 <StopWatch_Stop+0x2c>
			Model_Set_StopWatchState(S_STOPWATCH_RUN);
 800127c:	2001      	movs	r0, #1
 800127e:	f000 fbb9 	bl	80019f4 <Model_Set_StopWatchState>
		}
		else if(evtState == EVENT_CLEAR){
			Model_Set_StopWatchState(S_STOPWATCH_CLEAR);
		}
	}
}
 8001282:	e005      	b.n	8001290 <StopWatch_Stop+0x38>
		else if(evtState == EVENT_CLEAR){
 8001284:	89fb      	ldrh	r3, [r7, #14]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d102      	bne.n	8001290 <StopWatch_Stop+0x38>
			Model_Set_StopWatchState(S_STOPWATCH_CLEAR);
 800128a:	2002      	movs	r0, #2
 800128c:	f000 fbb2 	bl	80019f4 <Model_Set_StopWatchState>
}
 8001290:	bf00      	nop
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	20000534 	.word	0x20000534

0800129c <StopWatch_Run>:

void StopWatch_Run()
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(stopWatchEventMsgBox, 0); //non-blocking
 80012a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001310 <StopWatch_Run+0x74>)
 80012a4:	6819      	ldr	r1, [r3, #0]
 80012a6:	1d3b      	adds	r3, r7, #4
 80012a8:	2200      	movs	r2, #0
 80012aa:	4618      	mov	r0, r3
 80012ac:	f004 f89c 	bl	80053e8 <osMessageGet>
	uint16_t evtState;

	if(evt.status == osEventMessage){
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2b10      	cmp	r3, #16
 80012b4:	d107      	bne.n	80012c6 <StopWatch_Run+0x2a>
		evtState = evt.value.v;
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	82fb      	strh	r3, [r7, #22]

		if(evtState == EVENT_RUN_STOP){
 80012ba:	8afb      	ldrh	r3, [r7, #22]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d102      	bne.n	80012c6 <StopWatch_Run+0x2a>
		Model_Set_StopWatchState(S_STOPWATCH_STOP);
 80012c0:	2000      	movs	r0, #0
 80012c2:	f000 fb97 	bl	80019f4 <Model_Set_StopWatchState>
		}
	}

	static stopWatch_t prevStopWatchData;
	//    QUEUE 
	if (memcmp(&stopWatchData, &prevStopWatchData, sizeof(stopWatch_t))){ //stopWatchData prevStopWatchData  
 80012c6:	2206      	movs	r2, #6
 80012c8:	4912      	ldr	r1, [pc, #72]	@ (8001314 <StopWatch_Run+0x78>)
 80012ca:	4813      	ldr	r0, [pc, #76]	@ (8001318 <StopWatch_Run+0x7c>)
 80012cc:	f006 fbb6 	bl	8007a3c <memcmp>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d018      	beq.n	8001308 <StopWatch_Run+0x6c>
		memcpy(&prevStopWatchData, &stopWatchData, sizeof(stopWatch_t));
 80012d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <StopWatch_Run+0x78>)
 80012d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001318 <StopWatch_Run+0x7c>)
 80012da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012de:	6018      	str	r0, [r3, #0]
 80012e0:	3304      	adds	r3, #4
 80012e2:	8019      	strh	r1, [r3, #0]
		stopWatch_t *pStopWatchData = osMailAlloc(stopWatchDataMailBox,0);
 80012e4:	4b0d      	ldr	r3, [pc, #52]	@ (800131c <StopWatch_Run+0x80>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2100      	movs	r1, #0
 80012ea:	4618      	mov	r0, r3
 80012ec:	f004 f948 	bl	8005580 <osMailAlloc>
 80012f0:	6138      	str	r0, [r7, #16]
		memcpy(pStopWatchData , &stopWatchData, sizeof(stopWatch_t));
 80012f2:	2206      	movs	r2, #6
 80012f4:	4908      	ldr	r1, [pc, #32]	@ (8001318 <StopWatch_Run+0x7c>)
 80012f6:	6938      	ldr	r0, [r7, #16]
 80012f8:	f006 fc42 	bl	8007b80 <memcpy>
		osMailPut(stopWatchDataMailBox, pStopWatchData);
 80012fc:	4b07      	ldr	r3, [pc, #28]	@ (800131c <StopWatch_Run+0x80>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	6939      	ldr	r1, [r7, #16]
 8001302:	4618      	mov	r0, r3
 8001304:	f004 f952 	bl	80055ac <osMailPut>
	}
}
 8001308:	bf00      	nop
 800130a:	3718      	adds	r7, #24
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20000534 	.word	0x20000534
 8001314:	200004cc 	.word	0x200004cc
 8001318:	200004c4 	.word	0x200004c4
 800131c:	20000538 	.word	0x20000538

08001320 <StopWatch_Clear>:


void StopWatch_Clear()
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
	Model_Set_StopWatchState(S_STOPWATCH_STOP);
 8001326:	2000      	movs	r0, #0
 8001328:	f000 fb64 	bl	80019f4 <Model_Set_StopWatchState>

	stopWatchData.hour = 0;
 800132c:	4b10      	ldr	r3, [pc, #64]	@ (8001370 <StopWatch_Clear+0x50>)
 800132e:	2200      	movs	r2, #0
 8001330:	711a      	strb	r2, [r3, #4]
	stopWatchData.min  = 0;
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <StopWatch_Clear+0x50>)
 8001334:	2200      	movs	r2, #0
 8001336:	70da      	strb	r2, [r3, #3]
	stopWatchData.sec  = 0;
 8001338:	4b0d      	ldr	r3, [pc, #52]	@ (8001370 <StopWatch_Clear+0x50>)
 800133a:	2200      	movs	r2, #0
 800133c:	709a      	strb	r2, [r3, #2]
	stopWatchData.msec = 0;
 800133e:	4b0c      	ldr	r3, [pc, #48]	@ (8001370 <StopWatch_Clear+0x50>)
 8001340:	2200      	movs	r2, #0
 8001342:	801a      	strh	r2, [r3, #0]

	//Mailbox  
	stopWatch_t *pStopWatchData = osMailAlloc(stopWatchDataMailBox,0);
 8001344:	4b0b      	ldr	r3, [pc, #44]	@ (8001374 <StopWatch_Clear+0x54>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f004 f918 	bl	8005580 <osMailAlloc>
 8001350:	6078      	str	r0, [r7, #4]
	memcpy(pStopWatchData , &stopWatchData, sizeof(stopWatch_t));
 8001352:	2206      	movs	r2, #6
 8001354:	4906      	ldr	r1, [pc, #24]	@ (8001370 <StopWatch_Clear+0x50>)
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f006 fc12 	bl	8007b80 <memcpy>
	osMailPut(stopWatchDataMailBox, pStopWatchData);
 800135c:	4b05      	ldr	r3, [pc, #20]	@ (8001374 <StopWatch_Clear+0x54>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6879      	ldr	r1, [r7, #4]
 8001362:	4618      	mov	r0, r3
 8001364:	f004 f922 	bl	80055ac <osMailPut>
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	200004c4 	.word	0x200004c4
 8001374:	20000538 	.word	0x20000538

08001378 <StopWatch_IncTimeCallBack>:

void StopWatch_IncTimeCallBack() //1ms Callback
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	if(Model_Get_StopWatchState() != S_STOPWATCH_RUN){
 800137c:	f000 fb4a 	bl	8001a14 <Model_Get_StopWatchState>
 8001380:	4603      	mov	r3, r0
 8001382:	2b01      	cmp	r3, #1
 8001384:	d13a      	bne.n	80013fc <StopWatch_IncTimeCallBack+0x84>
		return;
	}

	if(stopWatchData.msec != 1000-1){
 8001386:	4b1e      	ldr	r3, [pc, #120]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 8001388:	881b      	ldrh	r3, [r3, #0]
 800138a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800138e:	4293      	cmp	r3, r2
 8001390:	d006      	beq.n	80013a0 <StopWatch_IncTimeCallBack+0x28>
		stopWatchData.msec++;
 8001392:	4b1b      	ldr	r3, [pc, #108]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	3301      	adds	r3, #1
 8001398:	b29a      	uxth	r2, r3
 800139a:	4b19      	ldr	r3, [pc, #100]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 800139c:	801a      	strh	r2, [r3, #0]
		return;
 800139e:	e02e      	b.n	80013fe <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.msec = 0;
 80013a0:	4b17      	ldr	r3, [pc, #92]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	801a      	strh	r2, [r3, #0]

	if(stopWatchData.sec != 60-1){
 80013a6:	4b16      	ldr	r3, [pc, #88]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013a8:	789b      	ldrb	r3, [r3, #2]
 80013aa:	2b3b      	cmp	r3, #59	@ 0x3b
 80013ac:	d006      	beq.n	80013bc <StopWatch_IncTimeCallBack+0x44>
		stopWatchData.sec++;
 80013ae:	4b14      	ldr	r3, [pc, #80]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013b0:	789b      	ldrb	r3, [r3, #2]
 80013b2:	3301      	adds	r3, #1
 80013b4:	b2da      	uxtb	r2, r3
 80013b6:	4b12      	ldr	r3, [pc, #72]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013b8:	709a      	strb	r2, [r3, #2]
		return;
 80013ba:	e020      	b.n	80013fe <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.sec = 0;
 80013bc:	4b10      	ldr	r3, [pc, #64]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013be:	2200      	movs	r2, #0
 80013c0:	709a      	strb	r2, [r3, #2]

	if(stopWatchData.min != 60-1){
 80013c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013c4:	78db      	ldrb	r3, [r3, #3]
 80013c6:	2b3b      	cmp	r3, #59	@ 0x3b
 80013c8:	d006      	beq.n	80013d8 <StopWatch_IncTimeCallBack+0x60>
		stopWatchData.min++;
 80013ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013cc:	78db      	ldrb	r3, [r3, #3]
 80013ce:	3301      	adds	r3, #1
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013d4:	70da      	strb	r2, [r3, #3]
		return;
 80013d6:	e012      	b.n	80013fe <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.min = 0;
 80013d8:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013da:	2200      	movs	r2, #0
 80013dc:	70da      	strb	r2, [r3, #3]


	if(stopWatchData.hour != 24-1){
 80013de:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013e0:	791b      	ldrb	r3, [r3, #4]
 80013e2:	2b17      	cmp	r3, #23
 80013e4:	d006      	beq.n	80013f4 <StopWatch_IncTimeCallBack+0x7c>
		stopWatchData.hour++;
 80013e6:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013e8:	791b      	ldrb	r3, [r3, #4]
 80013ea:	3301      	adds	r3, #1
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4b04      	ldr	r3, [pc, #16]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013f0:	711a      	strb	r2, [r3, #4]
		return;
 80013f2:	e004      	b.n	80013fe <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.hour = 0;
 80013f4:	4b02      	ldr	r3, [pc, #8]	@ (8001400 <StopWatch_IncTimeCallBack+0x88>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	711a      	strb	r2, [r3, #4]
 80013fa:	e000      	b.n	80013fe <StopWatch_IncTimeCallBack+0x86>
		return;
 80013fc:	bf00      	nop
}
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	200004c4 	.word	0x200004c4

08001404 <TempHumid_Init>:
#include "TempHumid.h"

void TempHumid_Init()
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0

}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr

08001412 <TempHumid_Excute>:

void TempHumid_Excute()
{
 8001412:	b480      	push	{r7}
 8001414:	af00      	add	r7, sp, #0

}
 8001416:	bf00      	nop
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <TimeWatch_Init>:
void TimeWatch_ModifyHour();
void TimeWatch_ModifyMin();
void TimeWatch_ModifySec();

void TimeWatch_Init()
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
	timeWatchData.hour = 12;
 8001426:	4b11      	ldr	r3, [pc, #68]	@ (800146c <TimeWatch_Init+0x4c>)
 8001428:	220c      	movs	r2, #12
 800142a:	711a      	strb	r2, [r3, #4]
	timeWatchData.min  = 0;
 800142c:	4b0f      	ldr	r3, [pc, #60]	@ (800146c <TimeWatch_Init+0x4c>)
 800142e:	2200      	movs	r2, #0
 8001430:	70da      	strb	r2, [r3, #3]
	timeWatchData.sec  = 0;
 8001432:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <TimeWatch_Init+0x4c>)
 8001434:	2200      	movs	r2, #0
 8001436:	709a      	strb	r2, [r3, #2]
	timeWatchData.msec = 0;
 8001438:	4b0c      	ldr	r3, [pc, #48]	@ (800146c <TimeWatch_Init+0x4c>)
 800143a:	2200      	movs	r2, #0
 800143c:	801a      	strh	r2, [r3, #0]

	timeWatch_t *ptimeWatchData = osMailAlloc(timeWatchDataMailBox,0);
 800143e:	4b0c      	ldr	r3, [pc, #48]	@ (8001470 <TimeWatch_Init+0x50>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2100      	movs	r1, #0
 8001444:	4618      	mov	r0, r3
 8001446:	f004 f89b 	bl	8005580 <osMailAlloc>
 800144a:	6078      	str	r0, [r7, #4]
	memcpy(ptimeWatchData , &timeWatchData, sizeof(timeWatch_t));
 800144c:	2206      	movs	r2, #6
 800144e:	4907      	ldr	r1, [pc, #28]	@ (800146c <TimeWatch_Init+0x4c>)
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f006 fb95 	bl	8007b80 <memcpy>
	osMailPut(timeWatchDataMailBox, ptimeWatchData);
 8001456:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <TimeWatch_Init+0x50>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	6879      	ldr	r1, [r7, #4]
 800145c:	4618      	mov	r0, r3
 800145e:	f004 f8a5 	bl	80055ac <osMailPut>
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	200004d4 	.word	0x200004d4
 8001470:	20000548 	.word	0x20000548

08001474 <TimeWatch_Excute>:

void TimeWatch_Excute()
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0

	eTimeWatchState_t state = Model_Get_TimeWatchState();
 800147a:	f000 fb01 	bl	8001a80 <Model_Get_TimeWatchState>
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]

	switch(state)
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	2b03      	cmp	r3, #3
 8001486:	d817      	bhi.n	80014b8 <TimeWatch_Excute+0x44>
 8001488:	a201      	add	r2, pc, #4	@ (adr r2, 8001490 <TimeWatch_Excute+0x1c>)
 800148a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800148e:	bf00      	nop
 8001490:	080014a1 	.word	0x080014a1
 8001494:	080014a7 	.word	0x080014a7
 8001498:	080014ad 	.word	0x080014ad
 800149c:	080014b3 	.word	0x080014b3
	{
	case S_TIMEWATCH_NORMAL :
		TimeWatch_Normal();
 80014a0:	f000 f80e 	bl	80014c0 <TimeWatch_Normal>
		break;
 80014a4:	e008      	b.n	80014b8 <TimeWatch_Excute+0x44>

	case S_TIMEWATCH_MODIFY_HOUR :
		TimeWatch_ModifyHour();
 80014a6:	f000 f849 	bl	800153c <TimeWatch_ModifyHour>
		break;
 80014aa:	e005      	b.n	80014b8 <TimeWatch_Excute+0x44>

	case S_TIMEWATCH_MODIFY_MIN :
		TimeWatch_ModifyMin();
 80014ac:	f000 f888 	bl	80015c0 <TimeWatch_ModifyMin>
		break;
 80014b0:	e002      	b.n	80014b8 <TimeWatch_Excute+0x44>

	case S_TIMEWATCH_MODIFY_SEC :
		TimeWatch_ModifySec();
 80014b2:	f000 f8c7 	bl	8001644 <TimeWatch_ModifySec>
		break;
 80014b6:	bf00      	nop
	}
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <TimeWatch_Normal>:


void TimeWatch_Normal()
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
	static uint16_t prevMsec = 0;
	if (prevMsec != timeWatchData.msec) {
 80014c6:	4b19      	ldr	r3, [pc, #100]	@ (800152c <TimeWatch_Normal+0x6c>)
 80014c8:	881a      	ldrh	r2, [r3, #0]
 80014ca:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <TimeWatch_Normal+0x70>)
 80014cc:	881b      	ldrh	r3, [r3, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d128      	bne.n	8001524 <TimeWatch_Normal+0x64>
		return;
	}
	prevMsec = timeWatchData.msec;
 80014d2:	4b16      	ldr	r3, [pc, #88]	@ (800152c <TimeWatch_Normal+0x6c>)
 80014d4:	881a      	ldrh	r2, [r3, #0]
 80014d6:	4b16      	ldr	r3, [pc, #88]	@ (8001530 <TimeWatch_Normal+0x70>)
 80014d8:	801a      	strh	r2, [r3, #0]

	timeWatch_t *ptimeWatchData = osMailAlloc(timeWatchDataMailBox,0);
 80014da:	4b16      	ldr	r3, [pc, #88]	@ (8001534 <TimeWatch_Normal+0x74>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2100      	movs	r1, #0
 80014e0:	4618      	mov	r0, r3
 80014e2:	f004 f84d 	bl	8005580 <osMailAlloc>
 80014e6:	6178      	str	r0, [r7, #20]
	memcpy(ptimeWatchData , &timeWatchData, sizeof(timeWatch_t));
 80014e8:	2206      	movs	r2, #6
 80014ea:	4910      	ldr	r1, [pc, #64]	@ (800152c <TimeWatch_Normal+0x6c>)
 80014ec:	6978      	ldr	r0, [r7, #20]
 80014ee:	f006 fb47 	bl	8007b80 <memcpy>
	osMailPut(timeWatchDataMailBox, ptimeWatchData);
 80014f2:	4b10      	ldr	r3, [pc, #64]	@ (8001534 <TimeWatch_Normal+0x74>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	6979      	ldr	r1, [r7, #20]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f004 f857 	bl	80055ac <osMailPut>


	osEvent evt = osMessageGet(timeWatchEventMsgBox, 0); //non-blocking
 80014fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <TimeWatch_Normal+0x78>)
 8001500:	6819      	ldr	r1, [r3, #0]
 8001502:	1d3b      	adds	r3, r7, #4
 8001504:	2200      	movs	r2, #0
 8001506:	4618      	mov	r0, r3
 8001508:	f003 ff6e 	bl	80053e8 <osMessageGet>
	uint16_t evtState;

	if(evt.status == osEventMessage){
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b10      	cmp	r3, #16
 8001510:	d109      	bne.n	8001526 <TimeWatch_Normal+0x66>
		evtState = evt.value.v;
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	827b      	strh	r3, [r7, #18]

		if(evtState == EVENT_TIME_MODIFY){
 8001516:	8a7b      	ldrh	r3, [r7, #18]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d104      	bne.n	8001526 <TimeWatch_Normal+0x66>
			Model_Set_TimeWatchState(S_TIMEWATCH_MODIFY_HOUR);
 800151c:	2001      	movs	r0, #1
 800151e:	f000 fa9f 	bl	8001a60 <Model_Set_TimeWatchState>
 8001522:	e000      	b.n	8001526 <TimeWatch_Normal+0x66>
		return;
 8001524:	bf00      	nop
		}
	}
}
 8001526:	3718      	adds	r7, #24
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	200004d4 	.word	0x200004d4
 8001530:	200004da 	.word	0x200004da
 8001534:	20000548 	.word	0x20000548
 8001538:	20000544 	.word	0x20000544

0800153c <TimeWatch_ModifyHour>:


void TimeWatch_ModifyHour()
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(timeWatchEventMsgBox, 0); //non-blocking
 8001542:	4b1c      	ldr	r3, [pc, #112]	@ (80015b4 <TimeWatch_ModifyHour+0x78>)
 8001544:	6819      	ldr	r1, [r3, #0]
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	2200      	movs	r2, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f003 ff4c 	bl	80053e8 <osMessageGet>
	uint16_t evtState;

	if(evt.status == osEventMessage){
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2b10      	cmp	r3, #16
 8001554:	d12a      	bne.n	80015ac <TimeWatch_ModifyHour+0x70>
		evtState = evt.value.v;
 8001556:	68bb      	ldr	r3, [r7, #8]
 8001558:	82fb      	strh	r3, [r7, #22]

		if(evtState == EVENT_TIME_MODIFY){
 800155a:	8afb      	ldrh	r3, [r7, #22]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d103      	bne.n	8001568 <TimeWatch_ModifyHour+0x2c>
			Model_Set_TimeWatchState(S_TIMEWATCH_MODIFY_MIN);
 8001560:	2002      	movs	r0, #2
 8001562:	f000 fa7d 	bl	8001a60 <Model_Set_TimeWatchState>
			timeWatch_t *ptimeWatchData = osMailAlloc(timeWatchDataMailBox,0);
			memcpy(ptimeWatchData , &timeWatchData, sizeof(timeWatch_t));
			osMailPut(timeWatchDataMailBox, ptimeWatchData);
		}
	}
}
 8001566:	e021      	b.n	80015ac <TimeWatch_ModifyHour+0x70>
		else if(evtState == EVENT_TIME_SET){
 8001568:	8afb      	ldrh	r3, [r7, #22]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d11e      	bne.n	80015ac <TimeWatch_ModifyHour+0x70>
			timeWatchData.hour++;
 800156e:	4b12      	ldr	r3, [pc, #72]	@ (80015b8 <TimeWatch_ModifyHour+0x7c>)
 8001570:	791b      	ldrb	r3, [r3, #4]
 8001572:	3301      	adds	r3, #1
 8001574:	b2da      	uxtb	r2, r3
 8001576:	4b10      	ldr	r3, [pc, #64]	@ (80015b8 <TimeWatch_ModifyHour+0x7c>)
 8001578:	711a      	strb	r2, [r3, #4]
			if(timeWatchData.hour == 24){
 800157a:	4b0f      	ldr	r3, [pc, #60]	@ (80015b8 <TimeWatch_ModifyHour+0x7c>)
 800157c:	791b      	ldrb	r3, [r3, #4]
 800157e:	2b18      	cmp	r3, #24
 8001580:	d102      	bne.n	8001588 <TimeWatch_ModifyHour+0x4c>
				timeWatchData.hour = 0;
 8001582:	4b0d      	ldr	r3, [pc, #52]	@ (80015b8 <TimeWatch_ModifyHour+0x7c>)
 8001584:	2200      	movs	r2, #0
 8001586:	711a      	strb	r2, [r3, #4]
			timeWatch_t *ptimeWatchData = osMailAlloc(timeWatchDataMailBox,0);
 8001588:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <TimeWatch_ModifyHour+0x80>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2100      	movs	r1, #0
 800158e:	4618      	mov	r0, r3
 8001590:	f003 fff6 	bl	8005580 <osMailAlloc>
 8001594:	6138      	str	r0, [r7, #16]
			memcpy(ptimeWatchData , &timeWatchData, sizeof(timeWatch_t));
 8001596:	2206      	movs	r2, #6
 8001598:	4907      	ldr	r1, [pc, #28]	@ (80015b8 <TimeWatch_ModifyHour+0x7c>)
 800159a:	6938      	ldr	r0, [r7, #16]
 800159c:	f006 faf0 	bl	8007b80 <memcpy>
			osMailPut(timeWatchDataMailBox, ptimeWatchData);
 80015a0:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <TimeWatch_ModifyHour+0x80>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	6939      	ldr	r1, [r7, #16]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f004 f800 	bl	80055ac <osMailPut>
}
 80015ac:	bf00      	nop
 80015ae:	3718      	adds	r7, #24
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000544 	.word	0x20000544
 80015b8:	200004d4 	.word	0x200004d4
 80015bc:	20000548 	.word	0x20000548

080015c0 <TimeWatch_ModifyMin>:


void TimeWatch_ModifyMin()
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(timeWatchEventMsgBox, 0); //non-blocking
 80015c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001638 <TimeWatch_ModifyMin+0x78>)
 80015c8:	6819      	ldr	r1, [r3, #0]
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	2200      	movs	r2, #0
 80015ce:	4618      	mov	r0, r3
 80015d0:	f003 ff0a 	bl	80053e8 <osMessageGet>
	uint16_t evtState;

	if(evt.status == osEventMessage){
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b10      	cmp	r3, #16
 80015d8:	d12a      	bne.n	8001630 <TimeWatch_ModifyMin+0x70>
		evtState = evt.value.v;
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	82fb      	strh	r3, [r7, #22]

		if(evtState == EVENT_TIME_MODIFY){
 80015de:	8afb      	ldrh	r3, [r7, #22]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d103      	bne.n	80015ec <TimeWatch_ModifyMin+0x2c>
			Model_Set_TimeWatchState(S_TIMEWATCH_MODIFY_SEC);
 80015e4:	2003      	movs	r0, #3
 80015e6:	f000 fa3b 	bl	8001a60 <Model_Set_TimeWatchState>
			timeWatch_t *ptimeWatchData = osMailAlloc(timeWatchDataMailBox,0);
			memcpy(ptimeWatchData , &timeWatchData, sizeof(timeWatch_t));
			osMailPut(timeWatchDataMailBox, ptimeWatchData);
		}
	}
}
 80015ea:	e021      	b.n	8001630 <TimeWatch_ModifyMin+0x70>
		else if(evtState == EVENT_TIME_SET){
 80015ec:	8afb      	ldrh	r3, [r7, #22]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d11e      	bne.n	8001630 <TimeWatch_ModifyMin+0x70>
			timeWatchData.min++;
 80015f2:	4b12      	ldr	r3, [pc, #72]	@ (800163c <TimeWatch_ModifyMin+0x7c>)
 80015f4:	78db      	ldrb	r3, [r3, #3]
 80015f6:	3301      	adds	r3, #1
 80015f8:	b2da      	uxtb	r2, r3
 80015fa:	4b10      	ldr	r3, [pc, #64]	@ (800163c <TimeWatch_ModifyMin+0x7c>)
 80015fc:	70da      	strb	r2, [r3, #3]
			if(timeWatchData.min == 60){
 80015fe:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <TimeWatch_ModifyMin+0x7c>)
 8001600:	78db      	ldrb	r3, [r3, #3]
 8001602:	2b3c      	cmp	r3, #60	@ 0x3c
 8001604:	d102      	bne.n	800160c <TimeWatch_ModifyMin+0x4c>
				timeWatchData.min = 0;
 8001606:	4b0d      	ldr	r3, [pc, #52]	@ (800163c <TimeWatch_ModifyMin+0x7c>)
 8001608:	2200      	movs	r2, #0
 800160a:	70da      	strb	r2, [r3, #3]
			timeWatch_t *ptimeWatchData = osMailAlloc(timeWatchDataMailBox,0);
 800160c:	4b0c      	ldr	r3, [pc, #48]	@ (8001640 <TimeWatch_ModifyMin+0x80>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f003 ffb4 	bl	8005580 <osMailAlloc>
 8001618:	6138      	str	r0, [r7, #16]
			memcpy(ptimeWatchData , &timeWatchData, sizeof(timeWatch_t));
 800161a:	2206      	movs	r2, #6
 800161c:	4907      	ldr	r1, [pc, #28]	@ (800163c <TimeWatch_ModifyMin+0x7c>)
 800161e:	6938      	ldr	r0, [r7, #16]
 8001620:	f006 faae 	bl	8007b80 <memcpy>
			osMailPut(timeWatchDataMailBox, ptimeWatchData);
 8001624:	4b06      	ldr	r3, [pc, #24]	@ (8001640 <TimeWatch_ModifyMin+0x80>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	6939      	ldr	r1, [r7, #16]
 800162a:	4618      	mov	r0, r3
 800162c:	f003 ffbe 	bl	80055ac <osMailPut>
}
 8001630:	bf00      	nop
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000544 	.word	0x20000544
 800163c:	200004d4 	.word	0x200004d4
 8001640:	20000548 	.word	0x20000548

08001644 <TimeWatch_ModifySec>:

void TimeWatch_ModifySec()
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(timeWatchEventMsgBox, 0); //non-blocking
 800164a:	4b19      	ldr	r3, [pc, #100]	@ (80016b0 <TimeWatch_ModifySec+0x6c>)
 800164c:	6819      	ldr	r1, [r3, #0]
 800164e:	1d3b      	adds	r3, r7, #4
 8001650:	2200      	movs	r2, #0
 8001652:	4618      	mov	r0, r3
 8001654:	f003 fec8 	bl	80053e8 <osMessageGet>
	uint16_t evtState;

	if(evt.status == osEventMessage){
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b10      	cmp	r3, #16
 800165c:	d123      	bne.n	80016a6 <TimeWatch_ModifySec+0x62>
		evtState = evt.value.v;
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	82fb      	strh	r3, [r7, #22]

		if(evtState == EVENT_TIME_MODIFY){
 8001662:	8afb      	ldrh	r3, [r7, #22]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d103      	bne.n	8001670 <TimeWatch_ModifySec+0x2c>
			Model_Set_TimeWatchState(S_TIMEWATCH_NORMAL);
 8001668:	2000      	movs	r0, #0
 800166a:	f000 f9f9 	bl	8001a60 <Model_Set_TimeWatchState>
			timeWatch_t *ptimeWatchData = osMailAlloc(timeWatchDataMailBox,0);
			memcpy(ptimeWatchData , &timeWatchData, sizeof(timeWatch_t));
			osMailPut(timeWatchDataMailBox, ptimeWatchData);
		}
	}
}
 800166e:	e01a      	b.n	80016a6 <TimeWatch_ModifySec+0x62>
		else if(evtState == EVENT_TIME_SET){
 8001670:	8afb      	ldrh	r3, [r7, #22]
 8001672:	2b01      	cmp	r3, #1
 8001674:	d117      	bne.n	80016a6 <TimeWatch_ModifySec+0x62>
			timeWatchData.sec = 0;
 8001676:	4b0f      	ldr	r3, [pc, #60]	@ (80016b4 <TimeWatch_ModifySec+0x70>)
 8001678:	2200      	movs	r2, #0
 800167a:	709a      	strb	r2, [r3, #2]
			timeWatchData.msec = 0;
 800167c:	4b0d      	ldr	r3, [pc, #52]	@ (80016b4 <TimeWatch_ModifySec+0x70>)
 800167e:	2200      	movs	r2, #0
 8001680:	801a      	strh	r2, [r3, #0]
			timeWatch_t *ptimeWatchData = osMailAlloc(timeWatchDataMailBox,0);
 8001682:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <TimeWatch_ModifySec+0x74>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2100      	movs	r1, #0
 8001688:	4618      	mov	r0, r3
 800168a:	f003 ff79 	bl	8005580 <osMailAlloc>
 800168e:	6138      	str	r0, [r7, #16]
			memcpy(ptimeWatchData , &timeWatchData, sizeof(timeWatch_t));
 8001690:	2206      	movs	r2, #6
 8001692:	4908      	ldr	r1, [pc, #32]	@ (80016b4 <TimeWatch_ModifySec+0x70>)
 8001694:	6938      	ldr	r0, [r7, #16]
 8001696:	f006 fa73 	bl	8007b80 <memcpy>
			osMailPut(timeWatchDataMailBox, ptimeWatchData);
 800169a:	4b07      	ldr	r3, [pc, #28]	@ (80016b8 <TimeWatch_ModifySec+0x74>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	6939      	ldr	r1, [r7, #16]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f003 ff83 	bl	80055ac <osMailPut>
}
 80016a6:	bf00      	nop
 80016a8:	3718      	adds	r7, #24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	20000544 	.word	0x20000544
 80016b4:	200004d4 	.word	0x200004d4
 80016b8:	20000548 	.word	0x20000548

080016bc <TimeWatch_IncTimeCallBack>:




void TimeWatch_IncTimeCallBack() //1ms Callback
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
	if(timeWatchData.msec <= 1000-1){
 80016c0:	4b1e      	ldr	r3, [pc, #120]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 80016c2:	881b      	ldrh	r3, [r3, #0]
 80016c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016c8:	d206      	bcs.n	80016d8 <TimeWatch_IncTimeCallBack+0x1c>
		timeWatchData.msec++;
 80016ca:	4b1c      	ldr	r3, [pc, #112]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 80016cc:	881b      	ldrh	r3, [r3, #0]
 80016ce:	3301      	adds	r3, #1
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	4b1a      	ldr	r3, [pc, #104]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 80016d4:	801a      	strh	r2, [r3, #0]
		return;
 80016d6:	e02c      	b.n	8001732 <TimeWatch_IncTimeCallBack+0x76>
	}
	else{
		timeWatchData.msec = 0;
 80016d8:	4b18      	ldr	r3, [pc, #96]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 80016da:	2200      	movs	r2, #0
 80016dc:	801a      	strh	r2, [r3, #0]
	}

	if(timeWatchData.sec <= 60-1){
 80016de:	4b17      	ldr	r3, [pc, #92]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 80016e0:	789b      	ldrb	r3, [r3, #2]
 80016e2:	2b3b      	cmp	r3, #59	@ 0x3b
 80016e4:	d806      	bhi.n	80016f4 <TimeWatch_IncTimeCallBack+0x38>
		timeWatchData.sec++;
 80016e6:	4b15      	ldr	r3, [pc, #84]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 80016e8:	789b      	ldrb	r3, [r3, #2]
 80016ea:	3301      	adds	r3, #1
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	4b13      	ldr	r3, [pc, #76]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 80016f0:	709a      	strb	r2, [r3, #2]
		return;
 80016f2:	e01e      	b.n	8001732 <TimeWatch_IncTimeCallBack+0x76>
	}
	else{
		timeWatchData.sec = 0;
 80016f4:	4b11      	ldr	r3, [pc, #68]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	709a      	strb	r2, [r3, #2]
	}

	if(timeWatchData.min <= 60-1){
 80016fa:	4b10      	ldr	r3, [pc, #64]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 80016fc:	78db      	ldrb	r3, [r3, #3]
 80016fe:	2b3b      	cmp	r3, #59	@ 0x3b
 8001700:	d806      	bhi.n	8001710 <TimeWatch_IncTimeCallBack+0x54>
		timeWatchData.min++;
 8001702:	4b0e      	ldr	r3, [pc, #56]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 8001704:	78db      	ldrb	r3, [r3, #3]
 8001706:	3301      	adds	r3, #1
 8001708:	b2da      	uxtb	r2, r3
 800170a:	4b0c      	ldr	r3, [pc, #48]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 800170c:	70da      	strb	r2, [r3, #3]
		return;
 800170e:	e010      	b.n	8001732 <TimeWatch_IncTimeCallBack+0x76>
	}
	else{
		timeWatchData.min = 0;
 8001710:	4b0a      	ldr	r3, [pc, #40]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 8001712:	2200      	movs	r2, #0
 8001714:	70da      	strb	r2, [r3, #3]
	}

	if(timeWatchData.hour <= 24-1){
 8001716:	4b09      	ldr	r3, [pc, #36]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 8001718:	791b      	ldrb	r3, [r3, #4]
 800171a:	2b17      	cmp	r3, #23
 800171c:	d806      	bhi.n	800172c <TimeWatch_IncTimeCallBack+0x70>
		timeWatchData.hour++;
 800171e:	4b07      	ldr	r3, [pc, #28]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 8001720:	791b      	ldrb	r3, [r3, #4]
 8001722:	3301      	adds	r3, #1
 8001724:	b2da      	uxtb	r2, r3
 8001726:	4b05      	ldr	r3, [pc, #20]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 8001728:	711a      	strb	r2, [r3, #4]
		return;
 800172a:	e002      	b.n	8001732 <TimeWatch_IncTimeCallBack+0x76>
	}
	else
	{
		timeWatchData.hour = 0;
 800172c:	4b03      	ldr	r3, [pc, #12]	@ (800173c <TimeWatch_IncTimeCallBack+0x80>)
 800172e:	2200      	movs	r2, #0
 8001730:	711a      	strb	r2, [r3, #4]
	}
}
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	200004d4 	.word	0x200004d4

08001740 <Listener_Init>:
void Listener_CheckButton();

Button_Handler_t hbtnMode;

void Listener_Init()
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	Button_Init(&hbtnMode, GPIOB, GPIO_PIN_5);
 8001744:	2220      	movs	r2, #32
 8001746:	4907      	ldr	r1, [pc, #28]	@ (8001764 <Listener_Init+0x24>)
 8001748:	4807      	ldr	r0, [pc, #28]	@ (8001768 <Listener_Init+0x28>)
 800174a:	f000 fc3f 	bl	8001fcc <Button_Init>
	Listener_TimeWatch_Init();
 800174e:	f000 f8c7 	bl	80018e0 <Listener_TimeWatch_Init>
	Listener_StopWatchInit();
 8001752:	f000 f873 	bl	800183c <Listener_StopWatchInit>
	Listener_DistanceInit();
 8001756:	f000 f847 	bl	80017e8 <Listener_DistanceInit>
	Listener_TempHumidInit();
 800175a:	f000 f8b3 	bl	80018c4 <Listener_TempHumidInit>
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40020400 	.word	0x40020400
 8001768:	200004dc 	.word	0x200004dc

0800176c <Listener_Excute>:

void Listener_Excute()
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
	eModeState_t state = Model_Get_ModeState();
 8001772:	f000 f919 	bl	80019a8 <Model_Get_ModeState>
 8001776:	4603      	mov	r3, r0
 8001778:	71fb      	strb	r3, [r7, #7]

	switch(state)
 800177a:	79fb      	ldrb	r3, [r7, #7]
 800177c:	2b03      	cmp	r3, #3
 800177e:	d817      	bhi.n	80017b0 <Listener_Excute+0x44>
 8001780:	a201      	add	r2, pc, #4	@ (adr r2, 8001788 <Listener_Excute+0x1c>)
 8001782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001786:	bf00      	nop
 8001788:	08001799 	.word	0x08001799
 800178c:	0800179f 	.word	0x0800179f
 8001790:	080017a5 	.word	0x080017a5
 8001794:	080017ab 	.word	0x080017ab
	{
	case S_TIMEWATCH_MODE:
		Listener_TimeWatch_Excute();
 8001798:	f000 f8ba 	bl	8001910 <Listener_TimeWatch_Excute>
		break;
 800179c:	e008      	b.n	80017b0 <Listener_Excute+0x44>

	case S_STOPWATCH_MODE:
		Listener_StopWatchExcute();
 800179e:	f000 f865 	bl	800186c <Listener_StopWatchExcute>
		break;
 80017a2:	e005      	b.n	80017b0 <Listener_Excute+0x44>

	case S_DISTANCE_MODE:
		Listener_DistanceExcute();
 80017a4:	f000 f82e 	bl	8001804 <Listener_DistanceExcute>
		break;
 80017a8:	e002      	b.n	80017b0 <Listener_Excute+0x44>

	case S_TEMP_HUMID_MODE:
		Listener_TempHumidExcute();
 80017aa:	f000 f892 	bl	80018d2 <Listener_TempHumidExcute>
		break;
 80017ae:	bf00      	nop
	}

	Listener_CheckButton();
 80017b0:	f000 f804 	bl	80017bc <Listener_CheckButton>
}
 80017b4:	bf00      	nop
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}

080017bc <Listener_CheckButton>:

void Listener_CheckButton()
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
	if(Button_GetState(&hbtnMode) == ACT_RELEASED){
 80017c0:	4807      	ldr	r0, [pc, #28]	@ (80017e0 <Listener_CheckButton+0x24>)
 80017c2:	f000 fc19 	bl	8001ff8 <Button_GetState>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d106      	bne.n	80017da <Listener_CheckButton+0x1e>
		osMessagePut(modeEventMsgBox, EVENT_MODE, 0);
 80017cc:	4b05      	ldr	r3, [pc, #20]	@ (80017e4 <Listener_CheckButton+0x28>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2200      	movs	r2, #0
 80017d2:	2100      	movs	r1, #0
 80017d4:	4618      	mov	r0, r3
 80017d6:	f003 fdc7 	bl	8005368 <osMessagePut>
	}
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	200004dc 	.word	0x200004dc
 80017e4:	2000052c 	.word	0x2000052c

080017e8 <Listener_DistanceInit>:
static void Listener_Distance_CheckButton();



void Listener_DistanceInit()
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
	Button_Init(&hbtnDistance, GPIOA, GPIO_PIN_10);
 80017ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017f0:	4902      	ldr	r1, [pc, #8]	@ (80017fc <Listener_DistanceInit+0x14>)
 80017f2:	4803      	ldr	r0, [pc, #12]	@ (8001800 <Listener_DistanceInit+0x18>)
 80017f4:	f000 fbea 	bl	8001fcc <Button_Init>
}
 80017f8:	bf00      	nop
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40020000 	.word	0x40020000
 8001800:	200004e8 	.word	0x200004e8

08001804 <Listener_DistanceExcute>:

void Listener_DistanceExcute()
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
	Listener_Distance_CheckButton();
 8001808:	f000 f802 	bl	8001810 <Listener_Distance_CheckButton>
}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}

08001810 <Listener_Distance_CheckButton>:

void Listener_Distance_CheckButton()
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
	if(Button_GetState(&hbtnDistance) == ACT_PUSHED){
 8001814:	4807      	ldr	r0, [pc, #28]	@ (8001834 <Listener_Distance_CheckButton+0x24>)
 8001816:	f000 fbef 	bl	8001ff8 <Button_GetState>
 800181a:	4603      	mov	r3, r0
 800181c:	2b01      	cmp	r3, #1
 800181e:	d106      	bne.n	800182e <Listener_Distance_CheckButton+0x1e>
		osMessagePut(DistanceDataMailBox, EVENT_DISTANCE_RUN, 0);  //QUEUE 
 8001820:	4b05      	ldr	r3, [pc, #20]	@ (8001838 <Listener_Distance_CheckButton+0x28>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2200      	movs	r2, #0
 8001826:	2100      	movs	r1, #0
 8001828:	4618      	mov	r0, r3
 800182a:	f003 fd9d 	bl	8005368 <osMessagePut>
	}
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	200004e8 	.word	0x200004e8
 8001838:	20000524 	.word	0x20000524

0800183c <Listener_StopWatchInit>:
Button_Handler_t hbtnClear;

static void Listener_StopWatch_CheckButton();

void Listener_StopWatchInit()
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
	//Button_Init()
	Button_Init(&hbtnRunStop, GPIOB, GPIO_PIN_3);
 8001840:	2208      	movs	r2, #8
 8001842:	4906      	ldr	r1, [pc, #24]	@ (800185c <Listener_StopWatchInit+0x20>)
 8001844:	4806      	ldr	r0, [pc, #24]	@ (8001860 <Listener_StopWatchInit+0x24>)
 8001846:	f000 fbc1 	bl	8001fcc <Button_Init>
	Button_Init(&hbtnClear, GPIOA, GPIO_PIN_10);
 800184a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800184e:	4905      	ldr	r1, [pc, #20]	@ (8001864 <Listener_StopWatchInit+0x28>)
 8001850:	4805      	ldr	r0, [pc, #20]	@ (8001868 <Listener_StopWatchInit+0x2c>)
 8001852:	f000 fbbb 	bl	8001fcc <Button_Init>
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40020400 	.word	0x40020400
 8001860:	200004f4 	.word	0x200004f4
 8001864:	40020000 	.word	0x40020000
 8001868:	20000500 	.word	0x20000500

0800186c <Listener_StopWatchExcute>:

void Listener_StopWatchExcute()
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
	//check Button
	Listener_StopWatch_CheckButton();
 8001870:	f000 f802 	bl	8001878 <Listener_StopWatch_CheckButton>
}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}

08001878 <Listener_StopWatch_CheckButton>:

void Listener_StopWatch_CheckButton()
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
	if(Button_GetState(&hbtnRunStop) == ACT_PUSHED){
 800187c:	480e      	ldr	r0, [pc, #56]	@ (80018b8 <Listener_StopWatch_CheckButton+0x40>)
 800187e:	f000 fbbb 	bl	8001ff8 <Button_GetState>
 8001882:	4603      	mov	r3, r0
 8001884:	2b01      	cmp	r3, #1
 8001886:	d107      	bne.n	8001898 <Listener_StopWatch_CheckButton+0x20>
		osMessagePut(stopWatchEventMsgBox, EVENT_RUN_STOP, 0);  //QUEUE 
 8001888:	4b0c      	ldr	r3, [pc, #48]	@ (80018bc <Listener_StopWatch_CheckButton+0x44>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2200      	movs	r2, #0
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f003 fd69 	bl	8005368 <osMessagePut>
	}
	else if(Button_GetState(&hbtnClear) == ACT_PUSHED){
		osMessagePut(stopWatchEventMsgBox, EVENT_CLEAR, 0);  //QUEUE 
	}
}
 8001896:	e00c      	b.n	80018b2 <Listener_StopWatch_CheckButton+0x3a>
	else if(Button_GetState(&hbtnClear) == ACT_PUSHED){
 8001898:	4809      	ldr	r0, [pc, #36]	@ (80018c0 <Listener_StopWatch_CheckButton+0x48>)
 800189a:	f000 fbad 	bl	8001ff8 <Button_GetState>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d106      	bne.n	80018b2 <Listener_StopWatch_CheckButton+0x3a>
		osMessagePut(stopWatchEventMsgBox, EVENT_CLEAR, 0);  //QUEUE 
 80018a4:	4b05      	ldr	r3, [pc, #20]	@ (80018bc <Listener_StopWatch_CheckButton+0x44>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2200      	movs	r2, #0
 80018aa:	2101      	movs	r1, #1
 80018ac:	4618      	mov	r0, r3
 80018ae:	f003 fd5b 	bl	8005368 <osMessagePut>
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	200004f4 	.word	0x200004f4
 80018bc:	20000534 	.word	0x20000534
 80018c0:	20000500 	.word	0x20000500

080018c4 <Listener_TempHumidInit>:
#include "Listener_TempHumid.h"

void Listener_TempHumidInit()
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0

}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <Listener_TempHumidExcute>:

void Listener_TempHumidExcute()
{
 80018d2:	b480      	push	{r7}
 80018d4:	af00      	add	r7, sp, #0

}
 80018d6:	bf00      	nop
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <Listener_TimeWatch_Init>:
Button_Handler_t hbtnTimeSet;

void Listener_TimeWatch_CheckButton();

void Listener_TimeWatch_Init()
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
	Button_Init(&hbtnTimeModify, GPIOB, GPIO_PIN_3);
 80018e4:	2208      	movs	r2, #8
 80018e6:	4906      	ldr	r1, [pc, #24]	@ (8001900 <Listener_TimeWatch_Init+0x20>)
 80018e8:	4806      	ldr	r0, [pc, #24]	@ (8001904 <Listener_TimeWatch_Init+0x24>)
 80018ea:	f000 fb6f 	bl	8001fcc <Button_Init>
	Button_Init(&hbtnTimeSet, GPIOA, GPIO_PIN_10);
 80018ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80018f2:	4905      	ldr	r1, [pc, #20]	@ (8001908 <Listener_TimeWatch_Init+0x28>)
 80018f4:	4805      	ldr	r0, [pc, #20]	@ (800190c <Listener_TimeWatch_Init+0x2c>)
 80018f6:	f000 fb69 	bl	8001fcc <Button_Init>
}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40020400 	.word	0x40020400
 8001904:	2000050c 	.word	0x2000050c
 8001908:	40020000 	.word	0x40020000
 800190c:	20000518 	.word	0x20000518

08001910 <Listener_TimeWatch_Excute>:

void Listener_TimeWatch_Excute()
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
	Listener_TimeWatch_CheckButton();
 8001914:	f000 f802 	bl	800191c <Listener_TimeWatch_CheckButton>
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <Listener_TimeWatch_CheckButton>:

void Listener_TimeWatch_CheckButton()
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
	if(Button_GetState(&hbtnTimeModify) == ACT_RELEASED){
 8001920:	480e      	ldr	r0, [pc, #56]	@ (800195c <Listener_TimeWatch_CheckButton+0x40>)
 8001922:	f000 fb69 	bl	8001ff8 <Button_GetState>
 8001926:	4603      	mov	r3, r0
 8001928:	2b02      	cmp	r3, #2
 800192a:	d107      	bne.n	800193c <Listener_TimeWatch_CheckButton+0x20>
		osMessagePut(timeWatchEventMsgBox, EVENT_TIME_MODIFY, 0);  //QUEUE 
 800192c:	4b0c      	ldr	r3, [pc, #48]	@ (8001960 <Listener_TimeWatch_CheckButton+0x44>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2200      	movs	r2, #0
 8001932:	2100      	movs	r1, #0
 8001934:	4618      	mov	r0, r3
 8001936:	f003 fd17 	bl	8005368 <osMessagePut>
	}
	else if(Button_GetState(&hbtnTimeSet) == ACT_RELEASED){
		osMessagePut(timeWatchEventMsgBox, EVENT_TIME_SET, 0);  //QUEUE 
	}
}
 800193a:	e00c      	b.n	8001956 <Listener_TimeWatch_CheckButton+0x3a>
	else if(Button_GetState(&hbtnTimeSet) == ACT_RELEASED){
 800193c:	4809      	ldr	r0, [pc, #36]	@ (8001964 <Listener_TimeWatch_CheckButton+0x48>)
 800193e:	f000 fb5b 	bl	8001ff8 <Button_GetState>
 8001942:	4603      	mov	r3, r0
 8001944:	2b02      	cmp	r3, #2
 8001946:	d106      	bne.n	8001956 <Listener_TimeWatch_CheckButton+0x3a>
		osMessagePut(timeWatchEventMsgBox, EVENT_TIME_SET, 0);  //QUEUE 
 8001948:	4b05      	ldr	r3, [pc, #20]	@ (8001960 <Listener_TimeWatch_CheckButton+0x44>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2200      	movs	r2, #0
 800194e:	2101      	movs	r1, #1
 8001950:	4618      	mov	r0, r3
 8001952:	f003 fd09 	bl	8005368 <osMessagePut>
}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	2000050c 	.word	0x2000050c
 8001960:	20000544 	.word	0x20000544
 8001964:	20000518 	.word	0x20000518

08001968 <Model_Mode_Init>:

osMessageQId modeEventMsgBox; //  
osMessageQDef(modeEventQueue, 4, uint16_t);

void Model_Mode_Init()
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
	modeEventMsgBox = osMessageCreate(osMessageQ(modeEventQueue), NULL);
 800196c:	2100      	movs	r1, #0
 800196e:	4804      	ldr	r0, [pc, #16]	@ (8001980 <Model_Mode_Init+0x18>)
 8001970:	f003 fcd1 	bl	8005316 <osMessageCreate>
 8001974:	4603      	mov	r3, r0
 8001976:	4a03      	ldr	r2, [pc, #12]	@ (8001984 <Model_Mode_Init+0x1c>)
 8001978:	6013      	str	r3, [r2, #0]
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	080085e4 	.word	0x080085e4
 8001984:	2000052c 	.word	0x2000052c

08001988 <Model_Set_ModeState>:

void Model_Set_ModeState(eModeState_t state)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	4603      	mov	r3, r0
 8001990:	71fb      	strb	r3, [r7, #7]
	modeState = state;
 8001992:	4a04      	ldr	r2, [pc, #16]	@ (80019a4 <Model_Set_ModeState+0x1c>)
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	7013      	strb	r3, [r2, #0]
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	20000528 	.word	0x20000528

080019a8 <Model_Get_ModeState>:

eModeState_t Model_Get_ModeState()
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
	 return modeState;
 80019ac:	4b03      	ldr	r3, [pc, #12]	@ (80019bc <Model_Get_ModeState+0x14>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	20000528 	.word	0x20000528

080019c0 <Model_StopWatch_Init>:
osMailQId stopWatchDataMailBox;  // 
osMailQDef(stopWatchDataQueue, 4, stopWatch_t);


 void Model_StopWatch_Init()
 {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
	 //CREAT QUEUE
	 stopWatchEventMsgBox = osMessageCreate(osMessageQ(stopWatchEventQueue), NULL);
 80019c4:	2100      	movs	r1, #0
 80019c6:	4807      	ldr	r0, [pc, #28]	@ (80019e4 <Model_StopWatch_Init+0x24>)
 80019c8:	f003 fca5 	bl	8005316 <osMessageCreate>
 80019cc:	4603      	mov	r3, r0
 80019ce:	4a06      	ldr	r2, [pc, #24]	@ (80019e8 <Model_StopWatch_Init+0x28>)
 80019d0:	6013      	str	r3, [r2, #0]
	 stopWatchDataMailBox = osMailCreate(osMailQ(stopWatchDataQueue), NULL);
 80019d2:	2100      	movs	r1, #0
 80019d4:	4805      	ldr	r0, [pc, #20]	@ (80019ec <Model_StopWatch_Init+0x2c>)
 80019d6:	f003 fd7b 	bl	80054d0 <osMailCreate>
 80019da:	4603      	mov	r3, r0
 80019dc:	4a04      	ldr	r2, [pc, #16]	@ (80019f0 <Model_StopWatch_Init+0x30>)
 80019de:	6013      	str	r3, [r2, #0]
 }
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	080085f4 	.word	0x080085f4
 80019e8:	20000534 	.word	0x20000534
 80019ec:	08008604 	.word	0x08008604
 80019f0:	20000538 	.word	0x20000538

080019f4 <Model_Set_StopWatchState>:


 void Model_Set_StopWatchState(estopWatchState_t state)
 {
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	4603      	mov	r3, r0
 80019fc:	71fb      	strb	r3, [r7, #7]
	 stopWatchState = state;
 80019fe:	4a04      	ldr	r2, [pc, #16]	@ (8001a10 <Model_Set_StopWatchState+0x1c>)
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	7013      	strb	r3, [r2, #0]
 }
 8001a04:	bf00      	nop
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr
 8001a10:	20000530 	.word	0x20000530

08001a14 <Model_Get_StopWatchState>:

 estopWatchState_t Model_Get_StopWatchState() //get   state
 {
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
	 return stopWatchState;
 8001a18:	4b03      	ldr	r3, [pc, #12]	@ (8001a28 <Model_Get_StopWatchState+0x14>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 }
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	20000530 	.word	0x20000530

08001a2c <Model_timeWatch_Init>:
osMailQId timeWatchDataMailBox;  // 
osMailQDef(timeWatchDataQueue, 4, timeWatch_t);


void Model_timeWatch_Init()
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
	 timeWatchEventMsgBox = osMessageCreate(osMessageQ(timeWatchEventQueue), NULL);
 8001a30:	2100      	movs	r1, #0
 8001a32:	4807      	ldr	r0, [pc, #28]	@ (8001a50 <Model_timeWatch_Init+0x24>)
 8001a34:	f003 fc6f 	bl	8005316 <osMessageCreate>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	4a06      	ldr	r2, [pc, #24]	@ (8001a54 <Model_timeWatch_Init+0x28>)
 8001a3c:	6013      	str	r3, [r2, #0]
	 timeWatchDataMailBox = osMailCreate(osMailQ(timeWatchDataQueue), NULL);
 8001a3e:	2100      	movs	r1, #0
 8001a40:	4805      	ldr	r0, [pc, #20]	@ (8001a58 <Model_timeWatch_Init+0x2c>)
 8001a42:	f003 fd45 	bl	80054d0 <osMailCreate>
 8001a46:	4603      	mov	r3, r0
 8001a48:	4a04      	ldr	r2, [pc, #16]	@ (8001a5c <Model_timeWatch_Init+0x30>)
 8001a4a:	6013      	str	r3, [r2, #0]
}
 8001a4c:	bf00      	nop
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	08008610 	.word	0x08008610
 8001a54:	20000544 	.word	0x20000544
 8001a58:	08008620 	.word	0x08008620
 8001a5c:	20000548 	.word	0x20000548

08001a60 <Model_Set_TimeWatchState>:


void Model_Set_TimeWatchState(eTimeWatchState_t state)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	71fb      	strb	r3, [r7, #7]
	timeWatchState = state;
 8001a6a:	4a04      	ldr	r2, [pc, #16]	@ (8001a7c <Model_Set_TimeWatchState+0x1c>)
 8001a6c:	79fb      	ldrb	r3, [r7, #7]
 8001a6e:	7013      	strb	r3, [r2, #0]
}
 8001a70:	bf00      	nop
 8001a72:	370c      	adds	r7, #12
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	20000540 	.word	0x20000540

08001a80 <Model_Get_TimeWatchState>:

eTimeWatchState_t Model_Get_TimeWatchState() //get   state
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
	 return timeWatchState;
 8001a84:	4b03      	ldr	r3, [pc, #12]	@ (8001a94 <Model_Get_TimeWatchState+0x14>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	20000540 	.word	0x20000540

08001a98 <Presenter_Init>:
#include "Presenter.h"

void Presenter_Init()
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
	//FND_INIT
	Presenter_TimeWatch_Init();
 8001a9c:	f000 f9ca 	bl	8001e34 <Presenter_TimeWatch_Init>
	Presenter_StopWatch_Init();
 8001aa0:	f000 f8b0 	bl	8001c04 <Presenter_StopWatch_Init>
	Presenter_Distance_Init();
 8001aa4:	f000 f866 	bl	8001b74 <Presenter_Distance_Init>
	Presenter_TempHumid_Init();
 8001aa8:	f000 f9b6 	bl	8001e18 <Presenter_TempHumid_Init>
}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <Presenter_Excute>:

void Presenter_Excute()
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b088      	sub	sp, #32
 8001ab4:	af00      	add	r7, sp, #0
	static eModeState_t prevState;
	eModeState_t state = Model_Get_ModeState();
 8001ab6:	f7ff ff77 	bl	80019a8 <Model_Get_ModeState>
 8001aba:	4603      	mov	r3, r0
 8001abc:	77fb      	strb	r3, [r7, #31]
	if (prevState != state) {
 8001abe:	4b29      	ldr	r3, [pc, #164]	@ (8001b64 <Presenter_Excute+0xb4>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	7ffa      	ldrb	r2, [r7, #31]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	d02e      	beq.n	8001b26 <Presenter_Excute+0x76>
		char str[30];
		prevState = state;
 8001ac8:	4a26      	ldr	r2, [pc, #152]	@ (8001b64 <Presenter_Excute+0xb4>)
 8001aca:	7ffb      	ldrb	r3, [r7, #31]
 8001acc:	7013      	strb	r3, [r2, #0]

		if (state == S_TIMEWATCH_MODE) {
 8001ace:	7ffb      	ldrb	r3, [r7, #31]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d109      	bne.n	8001ae8 <Presenter_Excute+0x38>
			sprintf(str, "TimeWatch        ");
 8001ad4:	463b      	mov	r3, r7
 8001ad6:	4924      	ldr	r1, [pc, #144]	@ (8001b68 <Presenter_Excute+0xb8>)
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f005 ff8d 	bl	80079f8 <siprintf>
			FND_WriteDp(FND_DP_1|FND_DP_10|FND_DP_100|FND_DP_1000, FND_DP_OFF);
 8001ade:	2100      	movs	r1, #0
 8001ae0:	200f      	movs	r0, #15
 8001ae2:	f000 fabb 	bl	800205c <FND_WriteDp>
 8001ae6:	e018      	b.n	8001b1a <Presenter_Excute+0x6a>
		}
		else if (state == S_STOPWATCH_MODE) {
 8001ae8:	7ffb      	ldrb	r3, [r7, #31]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d109      	bne.n	8001b02 <Presenter_Excute+0x52>
			sprintf(str, "StopWatch");
 8001aee:	463b      	mov	r3, r7
 8001af0:	491e      	ldr	r1, [pc, #120]	@ (8001b6c <Presenter_Excute+0xbc>)
 8001af2:	4618      	mov	r0, r3
 8001af4:	f005 ff80 	bl	80079f8 <siprintf>
			FND_WriteDp(FND_DP_1|FND_DP_10|FND_DP_100|FND_DP_1000, FND_DP_OFF);
 8001af8:	2100      	movs	r1, #0
 8001afa:	200f      	movs	r0, #15
 8001afc:	f000 faae 	bl	800205c <FND_WriteDp>
 8001b00:	e00b      	b.n	8001b1a <Presenter_Excute+0x6a>
		}
		else if(state == S_DISTANCE_MODE){
 8001b02:	7ffb      	ldrb	r3, [r7, #31]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d108      	bne.n	8001b1a <Presenter_Excute+0x6a>
			sprintf(str, "Distance");
 8001b08:	463b      	mov	r3, r7
 8001b0a:	4919      	ldr	r1, [pc, #100]	@ (8001b70 <Presenter_Excute+0xc0>)
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f005 ff73 	bl	80079f8 <siprintf>
			FND_WriteDp(FND_DP_1|FND_DP_10|FND_DP_100|FND_DP_1000, FND_DP_OFF);
 8001b12:	2100      	movs	r1, #0
 8001b14:	200f      	movs	r0, #15
 8001b16:	f000 faa1 	bl	800205c <FND_WriteDp>
		}
		LCD_writeStringXY(0, 0, str);
 8001b1a:	463b      	mov	r3, r7
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	2100      	movs	r1, #0
 8001b20:	2000      	movs	r0, #0
 8001b22:	f000 fdb4 	bl	800268e <LCD_writeStringXY>
	}

	switch(state)
 8001b26:	7ffb      	ldrb	r3, [r7, #31]
 8001b28:	2b03      	cmp	r3, #3
 8001b2a:	d817      	bhi.n	8001b5c <Presenter_Excute+0xac>
 8001b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b34 <Presenter_Excute+0x84>)
 8001b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b32:	bf00      	nop
 8001b34:	08001b45 	.word	0x08001b45
 8001b38:	08001b4b 	.word	0x08001b4b
 8001b3c:	08001b51 	.word	0x08001b51
 8001b40:	08001b57 	.word	0x08001b57
	{
	case S_TIMEWATCH_MODE:
		Presenter_TimeWatch_Excute();
 8001b44:	f000 f97e 	bl	8001e44 <Presenter_TimeWatch_Excute>
		break;
 8001b48:	e008      	b.n	8001b5c <Presenter_Excute+0xac>
	case S_STOPWATCH_MODE:
		Presenter_StopWatch_Excute();
 8001b4a:	f000 f865 	bl	8001c18 <Presenter_StopWatch_Excute>
		break;
 8001b4e:	e005      	b.n	8001b5c <Presenter_Excute+0xac>
	case S_DISTANCE_MODE:
		Presenter_Distance_Excute();
 8001b50:	f000 f818 	bl	8001b84 <Presenter_Distance_Excute>
		break;
 8001b54:	e002      	b.n	8001b5c <Presenter_Excute+0xac>

	case S_TEMP_HUMID_MODE:
		Presenter_TempHumid_Excute();
 8001b56:	f000 f966 	bl	8001e26 <Presenter_TempHumid_Excute>
		break;
 8001b5a:	bf00      	nop

	}
}
 8001b5c:	bf00      	nop
 8001b5e:	3720      	adds	r7, #32
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	20000550 	.word	0x20000550
 8001b68:	080084d8 	.word	0x080084d8
 8001b6c:	080084ec 	.word	0x080084ec
 8001b70:	080084f8 	.word	0x080084f8

08001b74 <Presenter_Distance_Init>:
#include "Presenter_Distance.h"

void Presenter_Distance_Init()
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0

}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
	...

08001b84 <Presenter_Distance_Excute>:

void Presenter_Distance_Excute()
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
	static distance_t distanceData;
	distance_t *pdistanceData;

	osEvent evt = osMailGet(DistanceDataMailBox, 0);
 8001b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc8 <Presenter_Distance_Excute+0x44>)
 8001b8c:	6819      	ldr	r1, [r3, #0]
 8001b8e:	463b      	mov	r3, r7
 8001b90:	2200      	movs	r2, #0
 8001b92:	4618      	mov	r0, r3
 8001b94:	f003 fd48 	bl	8005628 <osMailGet>
	if(evt.status == osEventMail){
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	2b20      	cmp	r3, #32
 8001b9c:	d110      	bne.n	8001bc0 <Presenter_Distance_Excute+0x3c>
		pdistanceData = evt.value.p;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	60fb      	str	r3, [r7, #12]
		memcpy(&distanceData, pdistanceData, sizeof(distance_t));
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	881b      	ldrh	r3, [r3, #0]
 8001ba6:	b29a      	uxth	r2, r3
 8001ba8:	4b08      	ldr	r3, [pc, #32]	@ (8001bcc <Presenter_Distance_Excute+0x48>)
 8001baa:	801a      	strh	r2, [r3, #0]
		osMailFree(DistanceDataMailBox, pdistanceData); //Free mem
 8001bac:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <Presenter_Distance_Excute+0x44>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	68f9      	ldr	r1, [r7, #12]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f003 fdac 	bl	8005710 <osMailFree>

		Presenter_Distance_LCD(distanceData);
 8001bb8:	4b04      	ldr	r3, [pc, #16]	@ (8001bcc <Presenter_Distance_Excute+0x48>)
 8001bba:	8818      	ldrh	r0, [r3, #0]
 8001bbc:	f000 f808 	bl	8001bd0 <Presenter_Distance_LCD>
	}

}
 8001bc0:	bf00      	nop
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	20000524 	.word	0x20000524
 8001bcc:	20000554 	.word	0x20000554

08001bd0 <Presenter_Distance_LCD>:

void Presenter_Distance_LCD(distance_t distanceData)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08a      	sub	sp, #40	@ 0x28
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	80b8      	strh	r0, [r7, #4]
	char str[30];
	sprintf(str, "Distance = %d", distanceData.dst);
 8001bd8:	88bb      	ldrh	r3, [r7, #4]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	f107 0308 	add.w	r3, r7, #8
 8001be0:	4907      	ldr	r1, [pc, #28]	@ (8001c00 <Presenter_Distance_LCD+0x30>)
 8001be2:	4618      	mov	r0, r3
 8001be4:	f005 ff08 	bl	80079f8 <siprintf>
	LCD_writeStringXY(1, 0, str);
 8001be8:	f107 0308 	add.w	r3, r7, #8
 8001bec:	461a      	mov	r2, r3
 8001bee:	2100      	movs	r1, #0
 8001bf0:	2001      	movs	r0, #1
 8001bf2:	f000 fd4c 	bl	800268e <LCD_writeStringXY>
}
 8001bf6:	bf00      	nop
 8001bf8:	3728      	adds	r7, #40	@ 0x28
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	08008504 	.word	0x08008504

08001c04 <Presenter_StopWatch_Init>:
#include "Presenter_StopWatch.h"

void Presenter_StopWatch_Init()
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
	LCD_Init(&hi2c1);
 8001c08:	4802      	ldr	r0, [pc, #8]	@ (8001c14 <Presenter_StopWatch_Init+0x10>)
 8001c0a:	f000 fbf1 	bl	80023f0 <LCD_Init>
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	20000390 	.word	0x20000390

08001c18 <Presenter_StopWatch_Excute>:

void Presenter_StopWatch_Excute()
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
	static stopWatch_t stopWatchData;
	stopWatch_t *pStopWatchData;

	osEvent evt = osMailGet(stopWatchDataMailBox, 0);
 8001c1e:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <Presenter_StopWatch_Excute+0x50>)
 8001c20:	6819      	ldr	r1, [r3, #0]
 8001c22:	463b      	mov	r3, r7
 8001c24:	2200      	movs	r2, #0
 8001c26:	4618      	mov	r0, r3
 8001c28:	f003 fcfe 	bl	8005628 <osMailGet>
	if(evt.status == osEventMail){
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	2b20      	cmp	r3, #32
 8001c30:	d116      	bne.n	8001c60 <Presenter_StopWatch_Excute+0x48>
		pStopWatchData = evt.value.p;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	60fb      	str	r3, [r7, #12]
		memcpy(&stopWatchData, pStopWatchData, sizeof(stopWatch_t));
 8001c36:	2206      	movs	r2, #6
 8001c38:	68f9      	ldr	r1, [r7, #12]
 8001c3a:	480c      	ldr	r0, [pc, #48]	@ (8001c6c <Presenter_StopWatch_Excute+0x54>)
 8001c3c:	f005 ffa0 	bl	8007b80 <memcpy>
		osMailFree(stopWatchDataMailBox, pStopWatchData); //Free mem
 8001c40:	4b09      	ldr	r3, [pc, #36]	@ (8001c68 <Presenter_StopWatch_Excute+0x50>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	68f9      	ldr	r1, [r7, #12]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f003 fd62 	bl	8005710 <osMailFree>
		Presenter_StopWatch_FND(stopWatchData);
 8001c4c:	4b07      	ldr	r3, [pc, #28]	@ (8001c6c <Presenter_StopWatch_Excute+0x54>)
 8001c4e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001c52:	f000 f80d 	bl	8001c70 <Presenter_StopWatch_FND>
		Presenter_StopWatch_LCD(stopWatchData);
 8001c56:	4b05      	ldr	r3, [pc, #20]	@ (8001c6c <Presenter_StopWatch_Excute+0x54>)
 8001c58:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001c5c:	f000 f866 	bl	8001d2c <Presenter_StopWatch_LCD>
	}
}
 8001c60:	bf00      	nop
 8001c62:	3710      	adds	r7, #16
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	20000538 	.word	0x20000538
 8001c6c:	20000558 	.word	0x20000558

08001c70 <Presenter_StopWatch_FND>:

void Presenter_StopWatch_FND(stopWatch_t stopWatchData)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	463b      	mov	r3, r7
 8001c78:	e883 0003 	stmia.w	r3, {r0, r1}
	FND_WriteData(stopWatchData.min%10*1000 + stopWatchData.sec%100 *10 + stopWatchData.msec/100);
 8001c7c:	78fa      	ldrb	r2, [r7, #3]
 8001c7e:	4b29      	ldr	r3, [pc, #164]	@ (8001d24 <Presenter_StopWatch_FND+0xb4>)
 8001c80:	fba3 1302 	umull	r1, r3, r3, r2
 8001c84:	08d9      	lsrs	r1, r3, #3
 8001c86:	460b      	mov	r3, r1
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	440b      	add	r3, r1
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	1ad3      	subs	r3, r2, r3
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	461a      	mov	r2, r3
 8001c94:	0152      	lsls	r2, r2, #5
 8001c96:	1ad2      	subs	r2, r2, r3
 8001c98:	0092      	lsls	r2, r2, #2
 8001c9a:	4413      	add	r3, r2
 8001c9c:	00db      	lsls	r3, r3, #3
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	78bb      	ldrb	r3, [r7, #2]
 8001ca2:	4921      	ldr	r1, [pc, #132]	@ (8001d28 <Presenter_StopWatch_FND+0xb8>)
 8001ca4:	fba1 0103 	umull	r0, r1, r1, r3
 8001ca8:	0949      	lsrs	r1, r1, #5
 8001caa:	2064      	movs	r0, #100	@ 0x64
 8001cac:	fb00 f101 	mul.w	r1, r0, r1
 8001cb0:	1a5b      	subs	r3, r3, r1
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	0089      	lsls	r1, r1, #2
 8001cb8:	440b      	add	r3, r1
 8001cba:	005b      	lsls	r3, r3, #1
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	4413      	add	r3, r2
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	883b      	ldrh	r3, [r7, #0]
 8001cc4:	4918      	ldr	r1, [pc, #96]	@ (8001d28 <Presenter_StopWatch_FND+0xb8>)
 8001cc6:	fba1 1303 	umull	r1, r3, r1, r3
 8001cca:	095b      	lsrs	r3, r3, #5
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	4413      	add	r3, r2
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f000 f9ea 	bl	80020ac <FND_WriteData>
	if(stopWatchData.msec%100 <50){
 8001cd8:	883b      	ldrh	r3, [r7, #0]
 8001cda:	4a13      	ldr	r2, [pc, #76]	@ (8001d28 <Presenter_StopWatch_FND+0xb8>)
 8001cdc:	fba2 1203 	umull	r1, r2, r2, r3
 8001ce0:	0952      	lsrs	r2, r2, #5
 8001ce2:	2164      	movs	r1, #100	@ 0x64
 8001ce4:	fb01 f202 	mul.w	r2, r1, r2
 8001ce8:	1a9b      	subs	r3, r3, r2
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	2b31      	cmp	r3, #49	@ 0x31
 8001cee:	d804      	bhi.n	8001cfa <Presenter_StopWatch_FND+0x8a>
		FND_WriteDp(FND_DP_10, FND_DP_ON);
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	2002      	movs	r0, #2
 8001cf4:	f000 f9b2 	bl	800205c <FND_WriteDp>
 8001cf8:	e003      	b.n	8001d02 <Presenter_StopWatch_FND+0x92>
	}
	else{
		FND_WriteDp(FND_DP_10,FND_DP_OFF);
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	2002      	movs	r0, #2
 8001cfe:	f000 f9ad 	bl	800205c <FND_WriteDp>
	}
	if(stopWatchData.msec <500){
 8001d02:	883b      	ldrh	r3, [r7, #0]
 8001d04:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001d08:	d204      	bcs.n	8001d14 <Presenter_StopWatch_FND+0xa4>
		FND_WriteDp(FND_DP_1000, FND_DP_ON);
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	2008      	movs	r0, #8
 8001d0e:	f000 f9a5 	bl	800205c <FND_WriteDp>
	}
	else{
		FND_WriteDp(FND_DP_1000,FND_DP_OFF);
	}
}
 8001d12:	e003      	b.n	8001d1c <Presenter_StopWatch_FND+0xac>
		FND_WriteDp(FND_DP_1000,FND_DP_OFF);
 8001d14:	2100      	movs	r1, #0
 8001d16:	2008      	movs	r0, #8
 8001d18:	f000 f9a0 	bl	800205c <FND_WriteDp>
}
 8001d1c:	bf00      	nop
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	cccccccd 	.word	0xcccccccd
 8001d28:	51eb851f 	.word	0x51eb851f

08001d2c <Presenter_StopWatch_LCD>:

void Presenter_StopWatch_LCD(stopWatch_t stopWatchData)
{
 8001d2c:	b590      	push	{r4, r7, lr}
 8001d2e:	b08d      	sub	sp, #52	@ 0x34
 8001d30:	af02      	add	r7, sp, #8
 8001d32:	463b      	mov	r3, r7
 8001d34:	e883 0003 	stmia.w	r3, {r0, r1}
	char str[30];
	static estopWatchState_t prevStopWatchState = 10;
	estopWatchState_t stopWatchState = Model_Get_StopWatchState();
 8001d38:	f7ff fe6c 	bl	8001a14 <Model_Get_StopWatchState>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if(stopWatchState != prevStopWatchState) {
 8001d42:	4b2f      	ldr	r3, [pc, #188]	@ (8001e00 <Presenter_StopWatch_LCD+0xd4>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001d4a:	429a      	cmp	r2, r3
 8001d4c:	d02a      	beq.n	8001da4 <Presenter_StopWatch_LCD+0x78>
		prevStopWatchState = stopWatchState;
 8001d4e:	4a2c      	ldr	r2, [pc, #176]	@ (8001e00 <Presenter_StopWatch_LCD+0xd4>)
 8001d50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d54:	7013      	strb	r3, [r2, #0]
		if(stopWatchState == S_STOPWATCH_STOP) {
 8001d56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d106      	bne.n	8001d6c <Presenter_StopWatch_LCD+0x40>
			sprintf(str, "STOP ");
 8001d5e:	f107 0308 	add.w	r3, r7, #8
 8001d62:	4928      	ldr	r1, [pc, #160]	@ (8001e04 <Presenter_StopWatch_LCD+0xd8>)
 8001d64:	4618      	mov	r0, r3
 8001d66:	f005 fe47 	bl	80079f8 <siprintf>
 8001d6a:	e014      	b.n	8001d96 <Presenter_StopWatch_LCD+0x6a>
		}
		else if(stopWatchState == S_STOPWATCH_RUN) {
 8001d6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d106      	bne.n	8001d82 <Presenter_StopWatch_LCD+0x56>
			sprintf(str, "RUN  ");
 8001d74:	f107 0308 	add.w	r3, r7, #8
 8001d78:	4923      	ldr	r1, [pc, #140]	@ (8001e08 <Presenter_StopWatch_LCD+0xdc>)
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f005 fe3c 	bl	80079f8 <siprintf>
 8001d80:	e009      	b.n	8001d96 <Presenter_StopWatch_LCD+0x6a>
		}
		else if(stopWatchState == S_STOPWATCH_CLEAR) {
 8001d82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d105      	bne.n	8001d96 <Presenter_StopWatch_LCD+0x6a>
			sprintf(str, "CLEAR");
 8001d8a:	f107 0308 	add.w	r3, r7, #8
 8001d8e:	491f      	ldr	r1, [pc, #124]	@ (8001e0c <Presenter_StopWatch_LCD+0xe0>)
 8001d90:	4618      	mov	r0, r3
 8001d92:	f005 fe31 	bl	80079f8 <siprintf>
		}
		LCD_writeStringXY(0, 11, str);
 8001d96:	f107 0308 	add.w	r3, r7, #8
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	210b      	movs	r1, #11
 8001d9e:	2000      	movs	r0, #0
 8001da0:	f000 fc75 	bl	800268e <LCD_writeStringXY>
	}
		if (stopWatchData.msec < 500) {
 8001da4:	883b      	ldrh	r3, [r7, #0]
 8001da6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001daa:	d20f      	bcs.n	8001dcc <Presenter_StopWatch_LCD+0xa0>
			sprintf(str, "%02d:%02d:%02d.%02d           ", stopWatchData.hour, stopWatchData.min, stopWatchData.sec, stopWatchData.msec);
 8001dac:	793b      	ldrb	r3, [r7, #4]
 8001dae:	4619      	mov	r1, r3
 8001db0:	78fb      	ldrb	r3, [r7, #3]
 8001db2:	461c      	mov	r4, r3
 8001db4:	78bb      	ldrb	r3, [r7, #2]
 8001db6:	883a      	ldrh	r2, [r7, #0]
 8001db8:	f107 0008 	add.w	r0, r7, #8
 8001dbc:	9201      	str	r2, [sp, #4]
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	4623      	mov	r3, r4
 8001dc2:	460a      	mov	r2, r1
 8001dc4:	4912      	ldr	r1, [pc, #72]	@ (8001e10 <Presenter_StopWatch_LCD+0xe4>)
 8001dc6:	f005 fe17 	bl	80079f8 <siprintf>
 8001dca:	e00e      	b.n	8001dea <Presenter_StopWatch_LCD+0xbe>
		}
		else {
			sprintf(str, "%02d %02d %02d %02d           ", stopWatchData.hour, stopWatchData.min, stopWatchData.sec, stopWatchData.msec);
 8001dcc:	793b      	ldrb	r3, [r7, #4]
 8001dce:	4619      	mov	r1, r3
 8001dd0:	78fb      	ldrb	r3, [r7, #3]
 8001dd2:	461c      	mov	r4, r3
 8001dd4:	78bb      	ldrb	r3, [r7, #2]
 8001dd6:	883a      	ldrh	r2, [r7, #0]
 8001dd8:	f107 0008 	add.w	r0, r7, #8
 8001ddc:	9201      	str	r2, [sp, #4]
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	4623      	mov	r3, r4
 8001de2:	460a      	mov	r2, r1
 8001de4:	490b      	ldr	r1, [pc, #44]	@ (8001e14 <Presenter_StopWatch_LCD+0xe8>)
 8001de6:	f005 fe07 	bl	80079f8 <siprintf>
		}

		LCD_writeStringXY(1, 0, str);
 8001dea:	f107 0308 	add.w	r3, r7, #8
 8001dee:	461a      	mov	r2, r3
 8001df0:	2100      	movs	r1, #0
 8001df2:	2001      	movs	r0, #1
 8001df4:	f000 fc4b 	bl	800268e <LCD_writeStringXY>
}
 8001df8:	bf00      	nop
 8001dfa:	372c      	adds	r7, #44	@ 0x2c
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd90      	pop	{r4, r7, pc}
 8001e00:	20000004 	.word	0x20000004
 8001e04:	08008514 	.word	0x08008514
 8001e08:	0800851c 	.word	0x0800851c
 8001e0c:	08008524 	.word	0x08008524
 8001e10:	0800852c 	.word	0x0800852c
 8001e14:	0800854c 	.word	0x0800854c

08001e18 <Presenter_TempHumid_Init>:
#include "Presenter_TempHumid.h"

void Presenter_TempHumid_Init()
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0

}
 8001e1c:	bf00      	nop
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <Presenter_TempHumid_Excute>:

void Presenter_TempHumid_Excute()
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0

}
 8001e2a:	bf00      	nop
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <Presenter_TimeWatch_Init>:
#include "Presenter_TimeWatch.h"

void Presenter_TimeWatch_Init()
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0

}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <Presenter_TimeWatch_Excute>:

void Presenter_TimeWatch_Excute()
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
	static timeWatch_t timeWatchData;
	timeWatch_t *ptimeWatchData;

	osEvent evt = osMailGet(timeWatchDataMailBox, 0);
 8001e4a:	4b12      	ldr	r3, [pc, #72]	@ (8001e94 <Presenter_TimeWatch_Excute+0x50>)
 8001e4c:	6819      	ldr	r1, [r3, #0]
 8001e4e:	463b      	mov	r3, r7
 8001e50:	2200      	movs	r2, #0
 8001e52:	4618      	mov	r0, r3
 8001e54:	f003 fbe8 	bl	8005628 <osMailGet>
	if(evt.status == osEventMail){
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	2b20      	cmp	r3, #32
 8001e5c:	d116      	bne.n	8001e8c <Presenter_TimeWatch_Excute+0x48>
		ptimeWatchData = evt.value.p;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	60fb      	str	r3, [r7, #12]
		memcpy(&timeWatchData, ptimeWatchData, sizeof(timeWatch_t));
 8001e62:	2206      	movs	r2, #6
 8001e64:	68f9      	ldr	r1, [r7, #12]
 8001e66:	480c      	ldr	r0, [pc, #48]	@ (8001e98 <Presenter_TimeWatch_Excute+0x54>)
 8001e68:	f005 fe8a 	bl	8007b80 <memcpy>
		osMailFree(timeWatchDataMailBox, ptimeWatchData); //Free mem
 8001e6c:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <Presenter_TimeWatch_Excute+0x50>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68f9      	ldr	r1, [r7, #12]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f003 fc4c 	bl	8005710 <osMailFree>

		Presenter_TimeWatch_FND(timeWatchData);
 8001e78:	4b07      	ldr	r3, [pc, #28]	@ (8001e98 <Presenter_TimeWatch_Excute+0x54>)
 8001e7a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001e7e:	f000 f80d 	bl	8001e9c <Presenter_TimeWatch_FND>
		Presenter_TimeWatch_LCD(timeWatchData);
 8001e82:	4b05      	ldr	r3, [pc, #20]	@ (8001e98 <Presenter_TimeWatch_Excute+0x54>)
 8001e84:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001e88:	f000 f830 	bl	8001eec <Presenter_TimeWatch_LCD>
	}
}
 8001e8c:	bf00      	nop
 8001e8e:	3710      	adds	r7, #16
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000548 	.word	0x20000548
 8001e98:	20000560 	.word	0x20000560

08001e9c <Presenter_TimeWatch_FND>:

void Presenter_TimeWatch_FND(timeWatch_t timeWatchData)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	463b      	mov	r3, r7
 8001ea4:	e883 0003 	stmia.w	r3, {r0, r1}
	FND_WriteData(timeWatchData.hour*100 + timeWatchData.min);
 8001ea8:	793b      	ldrb	r3, [r7, #4]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	0092      	lsls	r2, r2, #2
 8001eae:	4413      	add	r3, r2
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	0091      	lsls	r1, r2, #2
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	4413      	add	r3, r2
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	78fa      	ldrb	r2, [r7, #3]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f000 f8f1 	bl	80020ac <FND_WriteData>
	if(timeWatchData.msec < 500){
 8001eca:	883b      	ldrh	r3, [r7, #0]
 8001ecc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001ed0:	d204      	bcs.n	8001edc <Presenter_TimeWatch_FND+0x40>
		FND_WriteDp(FND_DP_100, FND_DP_ON);
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	2004      	movs	r0, #4
 8001ed6:	f000 f8c1 	bl	800205c <FND_WriteDp>
	}
	else{
		FND_WriteDp(FND_DP_100,FND_DP_OFF);
	}
}
 8001eda:	e003      	b.n	8001ee4 <Presenter_TimeWatch_FND+0x48>
		FND_WriteDp(FND_DP_100,FND_DP_OFF);
 8001edc:	2100      	movs	r1, #0
 8001ede:	2004      	movs	r0, #4
 8001ee0:	f000 f8bc 	bl	800205c <FND_WriteDp>
}
 8001ee4:	bf00      	nop
 8001ee6:	3708      	adds	r7, #8
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <Presenter_TimeWatch_LCD>:

void Presenter_TimeWatch_LCD(timeWatch_t timeWatchData)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b08c      	sub	sp, #48	@ 0x30
 8001ef0:	af02      	add	r7, sp, #8
 8001ef2:	463b      	mov	r3, r7
 8001ef4:	e883 0003 	stmia.w	r3, {r0, r1}

	char str[30];
		static eTimeWatchState_t prevTimeWatchState = 10;
		eTimeWatchState_t timeWatchState = Model_Get_TimeWatchState();
 8001ef8:	f7ff fdc2 	bl	8001a80 <Model_Get_TimeWatchState>
 8001efc:	4603      	mov	r3, r0
 8001efe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if(timeWatchState != prevTimeWatchState) {
 8001f02:	4b2c      	ldr	r3, [pc, #176]	@ (8001fb4 <Presenter_TimeWatch_LCD+0xc8>)
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d02a      	beq.n	8001f64 <Presenter_TimeWatch_LCD+0x78>
			prevTimeWatchState = timeWatchState;
 8001f0e:	4a29      	ldr	r2, [pc, #164]	@ (8001fb4 <Presenter_TimeWatch_LCD+0xc8>)
 8001f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f14:	7013      	strb	r3, [r2, #0]
			if(timeWatchState == S_TIMEWATCH_MODIFY_HOUR) {
 8001f16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d106      	bne.n	8001f2c <Presenter_TimeWatch_LCD+0x40>
				sprintf(str, "HOUR ");
 8001f1e:	f107 0308 	add.w	r3, r7, #8
 8001f22:	4925      	ldr	r1, [pc, #148]	@ (8001fb8 <Presenter_TimeWatch_LCD+0xcc>)
 8001f24:	4618      	mov	r0, r3
 8001f26:	f005 fd67 	bl	80079f8 <siprintf>
 8001f2a:	e014      	b.n	8001f56 <Presenter_TimeWatch_LCD+0x6a>
			}
			else if(timeWatchState == S_TIMEWATCH_MODIFY_MIN) {
 8001f2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f30:	2b02      	cmp	r3, #2
 8001f32:	d106      	bne.n	8001f42 <Presenter_TimeWatch_LCD+0x56>
				sprintf(str, "MIN  ");
 8001f34:	f107 0308 	add.w	r3, r7, #8
 8001f38:	4920      	ldr	r1, [pc, #128]	@ (8001fbc <Presenter_TimeWatch_LCD+0xd0>)
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f005 fd5c 	bl	80079f8 <siprintf>
 8001f40:	e009      	b.n	8001f56 <Presenter_TimeWatch_LCD+0x6a>
			}
			else if(timeWatchState == S_TIMEWATCH_MODIFY_SEC) {
 8001f42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f46:	2b03      	cmp	r3, #3
 8001f48:	d105      	bne.n	8001f56 <Presenter_TimeWatch_LCD+0x6a>
				sprintf(str, "SEC");
 8001f4a:	f107 0308 	add.w	r3, r7, #8
 8001f4e:	491c      	ldr	r1, [pc, #112]	@ (8001fc0 <Presenter_TimeWatch_LCD+0xd4>)
 8001f50:	4618      	mov	r0, r3
 8001f52:	f005 fd51 	bl	80079f8 <siprintf>
			}
			LCD_writeStringXY(0, 11, str);
 8001f56:	f107 0308 	add.w	r3, r7, #8
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	210b      	movs	r1, #11
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f000 fb95 	bl	800268e <LCD_writeStringXY>
		}




	if (timeWatchData.msec < 500) {
 8001f64:	883b      	ldrh	r3, [r7, #0]
 8001f66:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001f6a:	d20c      	bcs.n	8001f86 <Presenter_TimeWatch_LCD+0x9a>
		sprintf(str, "%02d:%02d:%02d           ", timeWatchData.hour, timeWatchData.min, timeWatchData.sec);
 8001f6c:	793b      	ldrb	r3, [r7, #4]
 8001f6e:	461a      	mov	r2, r3
 8001f70:	78fb      	ldrb	r3, [r7, #3]
 8001f72:	4619      	mov	r1, r3
 8001f74:	78bb      	ldrb	r3, [r7, #2]
 8001f76:	f107 0008 	add.w	r0, r7, #8
 8001f7a:	9300      	str	r3, [sp, #0]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4911      	ldr	r1, [pc, #68]	@ (8001fc4 <Presenter_TimeWatch_LCD+0xd8>)
 8001f80:	f005 fd3a 	bl	80079f8 <siprintf>
 8001f84:	e00b      	b.n	8001f9e <Presenter_TimeWatch_LCD+0xb2>
	}
	else {
		sprintf(str, "%02d %02d %02d           ", timeWatchData.hour, timeWatchData.min, timeWatchData.sec);
 8001f86:	793b      	ldrb	r3, [r7, #4]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	78fb      	ldrb	r3, [r7, #3]
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	78bb      	ldrb	r3, [r7, #2]
 8001f90:	f107 0008 	add.w	r0, r7, #8
 8001f94:	9300      	str	r3, [sp, #0]
 8001f96:	460b      	mov	r3, r1
 8001f98:	490b      	ldr	r1, [pc, #44]	@ (8001fc8 <Presenter_TimeWatch_LCD+0xdc>)
 8001f9a:	f005 fd2d 	bl	80079f8 <siprintf>
	}

	LCD_writeStringXY(1, 0, str);
 8001f9e:	f107 0308 	add.w	r3, r7, #8
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2001      	movs	r0, #1
 8001fa8:	f000 fb71 	bl	800268e <LCD_writeStringXY>
}
 8001fac:	bf00      	nop
 8001fae:	3728      	adds	r7, #40	@ 0x28
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20000005 	.word	0x20000005
 8001fb8:	0800856c 	.word	0x0800856c
 8001fbc:	08008574 	.word	0x08008574
 8001fc0:	0800857c 	.word	0x0800857c
 8001fc4:	08008580 	.word	0x08008580
 8001fc8:	0800859c 	.word	0x0800859c

08001fcc <Button_Init>:

enum {PUSHED=0, RELEASED};


void Button_Init(Button_Handler_t *hbtn, GPIO_TypeDef * GPIOx, uint16_t pinNum)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	60b9      	str	r1, [r7, #8]
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	80fb      	strh	r3, [r7, #6]
	hbtn->GPIOx = GPIOx;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	68ba      	ldr	r2, [r7, #8]
 8001fde:	601a      	str	r2, [r3, #0]
	hbtn->pinNum = pinNum;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	88fa      	ldrh	r2, [r7, #6]
 8001fe4:	809a      	strh	r2, [r3, #4]
	hbtn->prevState = RELEASED;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	2201      	movs	r2, #1
 8001fea:	609a      	str	r2, [r3, #8]
}
 8001fec:	bf00      	nop
 8001fee:	3714      	adds	r7, #20
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <Button_GetState>:

button_state_t Button_GetState(Button_Handler_t *hbtn)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(hbtn->GPIOx, hbtn->pinNum); // normal state is high.
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	889b      	ldrh	r3, [r3, #4]
 8002008:	4619      	mov	r1, r3
 800200a:	4610      	mov	r0, r2
 800200c:	f000 fea8 	bl	8002d60 <HAL_GPIO_ReadPin>
 8002010:	4603      	mov	r3, r0
 8002012:	60fb      	str	r3, [r7, #12]

	if ((hbtn->prevState == RELEASED) && (curState == PUSHED)) { // button released -> pushed
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d10a      	bne.n	8002032 <Button_GetState+0x3a>
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d107      	bne.n	8002032 <Button_GetState+0x3a>
		HAL_Delay(2); // debounce
 8002022:	2002      	movs	r0, #2
 8002024:	f000 fc12 	bl	800284c <HAL_Delay>
		hbtn->prevState = PUSHED;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 800202e:	2301      	movs	r3, #1
 8002030:	e00f      	b.n	8002052 <Button_GetState+0x5a>
	}
	else if ((hbtn->prevState == PUSHED) && (curState == RELEASED)) { // button pushed -> released
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d10a      	bne.n	8002050 <Button_GetState+0x58>
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d107      	bne.n	8002050 <Button_GetState+0x58>
		HAL_Delay(2); // debounce
 8002040:	2002      	movs	r0, #2
 8002042:	f000 fc03 	bl	800284c <HAL_Delay>
		hbtn->prevState = RELEASED;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 800204c:	2302      	movs	r3, #2
 800204e:	e000      	b.n	8002052 <Button_GetState+0x5a>
	}
	return NO_ACT;
 8002050:	2300      	movs	r3, #0
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
	...

0800205c <FND_WriteDp>:
static uint16_t fndDispNum = 0; // FND display main data(  XXX)

// write fndDisNum


void FND_WriteDp(uint8_t dpData, uint8_t dpState){
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	460a      	mov	r2, r1
 8002066:	71fb      	strb	r3, [r7, #7]
 8002068:	4613      	mov	r3, r2
 800206a:	71bb      	strb	r3, [r7, #6]
	if (dpState == FND_DP_ON) {
 800206c:	79bb      	ldrb	r3, [r7, #6]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d107      	bne.n	8002082 <FND_WriteDp+0x26>
		fndDispDp |= dpData;
 8002072:	4b0d      	ldr	r3, [pc, #52]	@ (80020a8 <FND_WriteDp+0x4c>)
 8002074:	781a      	ldrb	r2, [r3, #0]
 8002076:	79fb      	ldrb	r3, [r7, #7]
 8002078:	4313      	orrs	r3, r2
 800207a:	b2da      	uxtb	r2, r3
 800207c:	4b0a      	ldr	r3, [pc, #40]	@ (80020a8 <FND_WriteDp+0x4c>)
 800207e:	701a      	strb	r2, [r3, #0]
	} else{
		fndDispDp &= ~dpData;
	}
}
 8002080:	e00b      	b.n	800209a <FND_WriteDp+0x3e>
		fndDispDp &= ~dpData;
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	43db      	mvns	r3, r3
 8002088:	b25a      	sxtb	r2, r3
 800208a:	4b07      	ldr	r3, [pc, #28]	@ (80020a8 <FND_WriteDp+0x4c>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	b25b      	sxtb	r3, r3
 8002090:	4013      	ands	r3, r2
 8002092:	b25b      	sxtb	r3, r3
 8002094:	b2da      	uxtb	r2, r3
 8002096:	4b04      	ldr	r3, [pc, #16]	@ (80020a8 <FND_WriteDp+0x4c>)
 8002098:	701a      	strb	r2, [r3, #0]
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	20000566 	.word	0x20000566

080020ac <FND_WriteData>:

void FND_WriteData(uint16_t data)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	80fb      	strh	r3, [r7, #6]
	fndDispNum = data;
 80020b6:	4a04      	ldr	r2, [pc, #16]	@ (80020c8 <FND_WriteData+0x1c>)
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	8013      	strh	r3, [r2, #0]
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr
 80020c8:	20000568 	.word	0x20000568

080020cc <FND_DispDataCallBack>:
	return fndDispNum;
}

// display fndDisNum
void FND_DispDataCallBack()
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
	static int digitPos = 0; // digit   
	// interrupt    .
	digitPos = (digitPos + 1) % 8; // 0~3  
 80020d0:	4b80      	ldr	r3, [pc, #512]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	3301      	adds	r3, #1
 80020d6:	425a      	negs	r2, r3
 80020d8:	f003 0307 	and.w	r3, r3, #7
 80020dc:	f002 0207 	and.w	r2, r2, #7
 80020e0:	bf58      	it	pl
 80020e2:	4253      	negpl	r3, r2
 80020e4:	4a7b      	ldr	r2, [pc, #492]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 80020e6:	6013      	str	r3, [r2, #0]

	switch(digitPos)
 80020e8:	4b7a      	ldr	r3, [pc, #488]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b07      	cmp	r3, #7
 80020ee:	f200 80ee 	bhi.w	80022ce <FND_DispDataCallBack+0x202>
 80020f2:	a201      	add	r2, pc, #4	@ (adr r2, 80020f8 <FND_DispDataCallBack+0x2c>)
 80020f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f8:	08002119 	.word	0x08002119
 80020fc:	08002147 	.word	0x08002147
 8002100:	0800217f 	.word	0x0800217f
 8002104:	080021b7 	.word	0x080021b7
 8002108:	080021ef 	.word	0x080021ef
 800210c:	08002227 	.word	0x08002227
 8002110:	0800225f 	.word	0x0800225f
 8002114:	08002297 	.word	0x08002297
	{
	//   FND      
	// -> FND     .
	case DIGIT_1:
		FND_DispOffALL();
 8002118:	f000 f900 	bl	800231c <FND_DispOffALL>
		FND_DispDigit(fndDispNum%10);
 800211c:	4b6e      	ldr	r3, [pc, #440]	@ (80022d8 <FND_DispDataCallBack+0x20c>)
 800211e:	881a      	ldrh	r2, [r3, #0]
 8002120:	4b6e      	ldr	r3, [pc, #440]	@ (80022dc <FND_DispDataCallBack+0x210>)
 8002122:	fba3 1302 	umull	r1, r3, r3, r2
 8002126:	08d9      	lsrs	r1, r3, #3
 8002128:	460b      	mov	r3, r1
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	440b      	add	r3, r1
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	b29b      	uxth	r3, r3
 8002134:	4618      	mov	r0, r3
 8002136:	f000 f913 	bl	8002360 <FND_DispDigit>
		FND_DispOn(digitPos);
 800213a:	4b66      	ldr	r3, [pc, #408]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4618      	mov	r0, r3
 8002140:	f000 f8d4 	bl	80022ec <FND_DispOn>
		break;
 8002144:	e0c3      	b.n	80022ce <FND_DispDataCallBack+0x202>
	case DIGIT_10:
		FND_DispOffALL();
 8002146:	f000 f8e9 	bl	800231c <FND_DispOffALL>
		FND_DispDigit((fndDispNum/10)%10);
 800214a:	4b63      	ldr	r3, [pc, #396]	@ (80022d8 <FND_DispDataCallBack+0x20c>)
 800214c:	881b      	ldrh	r3, [r3, #0]
 800214e:	4a63      	ldr	r2, [pc, #396]	@ (80022dc <FND_DispDataCallBack+0x210>)
 8002150:	fba2 2303 	umull	r2, r3, r2, r3
 8002154:	08db      	lsrs	r3, r3, #3
 8002156:	b29a      	uxth	r2, r3
 8002158:	4b60      	ldr	r3, [pc, #384]	@ (80022dc <FND_DispDataCallBack+0x210>)
 800215a:	fba3 1302 	umull	r1, r3, r3, r2
 800215e:	08d9      	lsrs	r1, r3, #3
 8002160:	460b      	mov	r3, r1
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	b29b      	uxth	r3, r3
 800216c:	4618      	mov	r0, r3
 800216e:	f000 f8f7 	bl	8002360 <FND_DispDigit>
		FND_DispOn(digitPos);
 8002172:	4b58      	ldr	r3, [pc, #352]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4618      	mov	r0, r3
 8002178:	f000 f8b8 	bl	80022ec <FND_DispOn>
		break;
 800217c:	e0a7      	b.n	80022ce <FND_DispDataCallBack+0x202>
	case DIGIT_100:
		FND_DispOffALL();
 800217e:	f000 f8cd 	bl	800231c <FND_DispOffALL>
		FND_DispDigit((fndDispNum /100)%10);
 8002182:	4b55      	ldr	r3, [pc, #340]	@ (80022d8 <FND_DispDataCallBack+0x20c>)
 8002184:	881b      	ldrh	r3, [r3, #0]
 8002186:	4a56      	ldr	r2, [pc, #344]	@ (80022e0 <FND_DispDataCallBack+0x214>)
 8002188:	fba2 2303 	umull	r2, r3, r2, r3
 800218c:	095b      	lsrs	r3, r3, #5
 800218e:	b29a      	uxth	r2, r3
 8002190:	4b52      	ldr	r3, [pc, #328]	@ (80022dc <FND_DispDataCallBack+0x210>)
 8002192:	fba3 1302 	umull	r1, r3, r3, r2
 8002196:	08d9      	lsrs	r1, r3, #3
 8002198:	460b      	mov	r3, r1
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	440b      	add	r3, r1
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	1ad3      	subs	r3, r2, r3
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	4618      	mov	r0, r3
 80021a6:	f000 f8db 	bl	8002360 <FND_DispDigit>
		FND_DispOn(digitPos);
 80021aa:	4b4a      	ldr	r3, [pc, #296]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f000 f89c 	bl	80022ec <FND_DispOn>
		break;
 80021b4:	e08b      	b.n	80022ce <FND_DispDataCallBack+0x202>
	case DIGIT_1000:
		FND_DispOffALL();
 80021b6:	f000 f8b1 	bl	800231c <FND_DispOffALL>
		FND_DispDigit((fndDispNum/1000)%10);
 80021ba:	4b47      	ldr	r3, [pc, #284]	@ (80022d8 <FND_DispDataCallBack+0x20c>)
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	4a49      	ldr	r2, [pc, #292]	@ (80022e4 <FND_DispDataCallBack+0x218>)
 80021c0:	fba2 2303 	umull	r2, r3, r2, r3
 80021c4:	099b      	lsrs	r3, r3, #6
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	4b44      	ldr	r3, [pc, #272]	@ (80022dc <FND_DispDataCallBack+0x210>)
 80021ca:	fba3 1302 	umull	r1, r3, r3, r2
 80021ce:	08d9      	lsrs	r1, r3, #3
 80021d0:	460b      	mov	r3, r1
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	440b      	add	r3, r1
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	b29b      	uxth	r3, r3
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 f8bf 	bl	8002360 <FND_DispDigit>
		FND_DispOn(digitPos);
 80021e2:	4b3c      	ldr	r3, [pc, #240]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f000 f880 	bl	80022ec <FND_DispOn>
		break;
 80021ec:	e06f      	b.n	80022ce <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1:
		FND_DispOffALL();
 80021ee:	f000 f895 	bl	800231c <FND_DispOffALL>
		if (fndDispDp & (1<<0)) {
 80021f2:	4b3d      	ldr	r3, [pc, #244]	@ (80022e8 <FND_DispDataCallBack+0x21c>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <FND_DispDataCallBack+0x13a>
			FND_DispDigit(10);//   10   11   Digit  (   )
 80021fe:	200a      	movs	r0, #10
 8002200:	f000 f8ae 	bl	8002360 <FND_DispDigit>
 8002204:	e002      	b.n	800220c <FND_DispDataCallBack+0x140>
		}else {
			FND_DispDigit(11);
 8002206:	200b      	movs	r0, #11
 8002208:	f000 f8aa 	bl	8002360 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 800220c:	4b31      	ldr	r3, [pc, #196]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	425a      	negs	r2, r3
 8002212:	f003 0303 	and.w	r3, r3, #3
 8002216:	f002 0203 	and.w	r2, r2, #3
 800221a:	bf58      	it	pl
 800221c:	4253      	negpl	r3, r2
 800221e:	4618      	mov	r0, r3
 8002220:	f000 f864 	bl	80022ec <FND_DispOn>
		break;
 8002224:	e053      	b.n	80022ce <FND_DispDataCallBack+0x202>
	case DIGIT_DP_10:
		FND_DispOffALL();
 8002226:	f000 f879 	bl	800231c <FND_DispOffALL>
		if (fndDispDp & (1<<1)) {
 800222a:	4b2f      	ldr	r3, [pc, #188]	@ (80022e8 <FND_DispDataCallBack+0x21c>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d003      	beq.n	800223e <FND_DispDataCallBack+0x172>
			FND_DispDigit(10);//   10   11   Digit  (   )
 8002236:	200a      	movs	r0, #10
 8002238:	f000 f892 	bl	8002360 <FND_DispDigit>
 800223c:	e002      	b.n	8002244 <FND_DispDataCallBack+0x178>
		}else {
			FND_DispDigit(11);
 800223e:	200b      	movs	r0, #11
 8002240:	f000 f88e 	bl	8002360 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 8002244:	4b23      	ldr	r3, [pc, #140]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	425a      	negs	r2, r3
 800224a:	f003 0303 	and.w	r3, r3, #3
 800224e:	f002 0203 	and.w	r2, r2, #3
 8002252:	bf58      	it	pl
 8002254:	4253      	negpl	r3, r2
 8002256:	4618      	mov	r0, r3
 8002258:	f000 f848 	bl	80022ec <FND_DispOn>
		break;
 800225c:	e037      	b.n	80022ce <FND_DispDataCallBack+0x202>
	case DIGIT_DP_100:
		FND_DispOffALL();
 800225e:	f000 f85d 	bl	800231c <FND_DispOffALL>
		if (fndDispDp & (1<<2)) {
 8002262:	4b21      	ldr	r3, [pc, #132]	@ (80022e8 <FND_DispDataCallBack+0x21c>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	f003 0304 	and.w	r3, r3, #4
 800226a:	2b00      	cmp	r3, #0
 800226c:	d003      	beq.n	8002276 <FND_DispDataCallBack+0x1aa>
			FND_DispDigit(10);//   10   11   Digit  (   )
 800226e:	200a      	movs	r0, #10
 8002270:	f000 f876 	bl	8002360 <FND_DispDigit>
 8002274:	e002      	b.n	800227c <FND_DispDataCallBack+0x1b0>
		}else {
			FND_DispDigit(11);
 8002276:	200b      	movs	r0, #11
 8002278:	f000 f872 	bl	8002360 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 800227c:	4b15      	ldr	r3, [pc, #84]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	425a      	negs	r2, r3
 8002282:	f003 0303 	and.w	r3, r3, #3
 8002286:	f002 0203 	and.w	r2, r2, #3
 800228a:	bf58      	it	pl
 800228c:	4253      	negpl	r3, r2
 800228e:	4618      	mov	r0, r3
 8002290:	f000 f82c 	bl	80022ec <FND_DispOn>
		break;
 8002294:	e01b      	b.n	80022ce <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1000:
		FND_DispOffALL();
 8002296:	f000 f841 	bl	800231c <FND_DispOffALL>
		if (fndDispDp & (1<<3)) {
 800229a:	4b13      	ldr	r3, [pc, #76]	@ (80022e8 <FND_DispDataCallBack+0x21c>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	f003 0308 	and.w	r3, r3, #8
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d003      	beq.n	80022ae <FND_DispDataCallBack+0x1e2>
			FND_DispDigit(10);//   10   11   Digit  (   )
 80022a6:	200a      	movs	r0, #10
 80022a8:	f000 f85a 	bl	8002360 <FND_DispDigit>
 80022ac:	e002      	b.n	80022b4 <FND_DispDataCallBack+0x1e8>
		}else {
			FND_DispDigit(11);
 80022ae:	200b      	movs	r0, #11
 80022b0:	f000 f856 	bl	8002360 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 80022b4:	4b07      	ldr	r3, [pc, #28]	@ (80022d4 <FND_DispDataCallBack+0x208>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	425a      	negs	r2, r3
 80022ba:	f003 0303 	and.w	r3, r3, #3
 80022be:	f002 0203 	and.w	r2, r2, #3
 80022c2:	bf58      	it	pl
 80022c4:	4253      	negpl	r3, r2
 80022c6:	4618      	mov	r0, r3
 80022c8:	f000 f810 	bl	80022ec <FND_DispOn>
		break;
 80022cc:	bf00      	nop
	}
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	2000056c 	.word	0x2000056c
 80022d8:	20000568 	.word	0x20000568
 80022dc:	cccccccd 	.word	0xcccccccd
 80022e0:	51eb851f 	.word	0x51eb851f
 80022e4:	10624dd3 	.word	0x10624dd3
 80022e8:	20000566 	.word	0x20000566

080022ec <FND_DispOn>:
//   // GPIO_WritePin(GPIOx, PiNum, SET); - Cathode type(Anode type )
//   HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, SET);
//}

void FND_DispOn(int fndPos)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
	// GPIO_WritePin(GPIOx, PiNum, RESET); - Cathode type(Anode type )
	HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, SET);
 80022f4:	4a08      	ldr	r2, [pc, #32]	@ (8002318 <FND_DispOn+0x2c>)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80022fc:	4a06      	ldr	r2, [pc, #24]	@ (8002318 <FND_DispOn+0x2c>)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	4413      	add	r3, r2
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	b29b      	uxth	r3, r3
 8002308:	2201      	movs	r2, #1
 800230a:	4619      	mov	r1, r3
 800230c:	f000 fd40 	bl	8002d90 <HAL_GPIO_WritePin>
}
 8002310:	bf00      	nop
 8002312:	3708      	adds	r7, #8
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000008 	.word	0x20000008

0800231c <FND_DispOffALL>:

void FND_DispOffALL()
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
	for(int i=0; i<4; i++){
 8002322:	2300      	movs	r3, #0
 8002324:	607b      	str	r3, [r7, #4]
 8002326:	e010      	b.n	800234a <FND_DispOffALL+0x2e>
		HAL_GPIO_WritePin(fndDigitCom[i].GPIOx, fndDigitCom[i].pinNum, RESET);
 8002328:	4a0c      	ldr	r2, [pc, #48]	@ (800235c <FND_DispOffALL+0x40>)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002330:	4a0a      	ldr	r2, [pc, #40]	@ (800235c <FND_DispOffALL+0x40>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	4413      	add	r3, r2
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	b29b      	uxth	r3, r3
 800233c:	2200      	movs	r2, #0
 800233e:	4619      	mov	r1, r3
 8002340:	f000 fd26 	bl	8002d90 <HAL_GPIO_WritePin>
	for(int i=0; i<4; i++){
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	3301      	adds	r3, #1
 8002348:	607b      	str	r3, [r7, #4]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2b03      	cmp	r3, #3
 800234e:	ddeb      	ble.n	8002328 <FND_DispOffALL+0xc>
	}
}
 8002350:	bf00      	nop
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000008 	.word	0x20000008

08002360 <FND_DispDigit>:

void FND_DispDigit(uint16_t digit)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	80fb      	strh	r3, [r7, #6]
	const uint8_t segFont[12] = {
 800236a:	4a1f      	ldr	r2, [pc, #124]	@ (80023e8 <FND_DispDigit+0x88>)
 800236c:	f107 0308 	add.w	r3, r7, #8
 8002370:	ca07      	ldmia	r2, {r0, r1, r2}
 8002372:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x7F, // 8
			0x6F,  // 9
			0x80, //dp => 10000000
			0x00 // dp => 00000000
	};
	for(int i=0; i<8; i++){
 8002376:	2300      	movs	r3, #0
 8002378:	617b      	str	r3, [r7, #20]
 800237a:	e02c      	b.n	80023d6 <FND_DispDigit+0x76>
		if(!(segFont[digit] & (1<<i))){
 800237c:	88fb      	ldrh	r3, [r7, #6]
 800237e:	3318      	adds	r3, #24
 8002380:	443b      	add	r3, r7
 8002382:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002386:	461a      	mov	r2, r3
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	fa42 f303 	asr.w	r3, r2, r3
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	2b00      	cmp	r3, #0
 8002394:	d10e      	bne.n	80023b4 <FND_DispDigit+0x54>
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, SET);    // data = 0 -> offCathode type(Anode type )
 8002396:	4a15      	ldr	r2, [pc, #84]	@ (80023ec <FND_DispDigit+0x8c>)
 8002398:	697b      	ldr	r3, [r7, #20]
 800239a:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800239e:	4a13      	ldr	r2, [pc, #76]	@ (80023ec <FND_DispDigit+0x8c>)
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	4413      	add	r3, r2
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	2201      	movs	r2, #1
 80023ac:	4619      	mov	r1, r3
 80023ae:	f000 fcef 	bl	8002d90 <HAL_GPIO_WritePin>
 80023b2:	e00d      	b.n	80023d0 <FND_DispDigit+0x70>
		}
		else{
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, RESET);      // data = 1 -> onCathode type(Anode type )
 80023b4:	4a0d      	ldr	r2, [pc, #52]	@ (80023ec <FND_DispDigit+0x8c>)
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80023bc:	4a0b      	ldr	r2, [pc, #44]	@ (80023ec <FND_DispDigit+0x8c>)
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	4413      	add	r3, r2
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	2200      	movs	r2, #0
 80023ca:	4619      	mov	r1, r3
 80023cc:	f000 fce0 	bl	8002d90 <HAL_GPIO_WritePin>
	for(int i=0; i<8; i++){
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	3301      	adds	r3, #1
 80023d4:	617b      	str	r3, [r7, #20]
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	2b07      	cmp	r3, #7
 80023da:	ddcf      	ble.n	800237c <FND_DispDigit+0x1c>
		}
	}
}
 80023dc:	bf00      	nop
 80023de:	bf00      	nop
 80023e0:	3718      	adds	r7, #24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	080085b8 	.word	0x080085b8
 80023ec:	20000028 	.word	0x20000028

080023f0 <LCD_Init>:

static uint8_t lcdData = 0;
static I2C_HandleTypeDef *hLcdI2C;

void LCD_Init(I2C_HandleTypeDef *hI2C)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
	hLcdI2C = hI2C;
 80023f8:	4a18      	ldr	r2, [pc, #96]	@ (800245c <LCD_Init+0x6c>)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6013      	str	r3, [r2, #0]
	HAL_Delay(50);
 80023fe:	2032      	movs	r0, #50	@ 0x32
 8002400:	f000 fa24 	bl	800284c <HAL_Delay>
	LCD_cmdMode();
 8002404:	f000 f852 	bl	80024ac <LCD_cmdMode>
	LCD_writeMode();
 8002408:	f000 f874 	bl	80024f4 <LCD_writeMode>
	LCD_sendNibbleData(0x30);
 800240c:	2030      	movs	r0, #48	@ 0x30
 800240e:	f000 f8a7 	bl	8002560 <LCD_sendNibbleData>
	HAL_Delay(5);
 8002412:	2005      	movs	r0, #5
 8002414:	f000 fa1a 	bl	800284c <HAL_Delay>
	LCD_sendNibbleData(0x30);
 8002418:	2030      	movs	r0, #48	@ 0x30
 800241a:	f000 f8a1 	bl	8002560 <LCD_sendNibbleData>
	HAL_Delay(1);
 800241e:	2001      	movs	r0, #1
 8002420:	f000 fa14 	bl	800284c <HAL_Delay>
	LCD_sendNibbleData(0x30);
 8002424:	2030      	movs	r0, #48	@ 0x30
 8002426:	f000 f89b 	bl	8002560 <LCD_sendNibbleData>
	LCD_sendNibbleData(0x20);
 800242a:	2020      	movs	r0, #32
 800242c:	f000 f898 	bl	8002560 <LCD_sendNibbleData>
	LCD_sendData(LCD_4BIT_FUNC_SET);
 8002430:	2028      	movs	r0, #40	@ 0x28
 8002432:	f000 f8b9 	bl	80025a8 <LCD_sendData>
	LCD_sendData(LCD_DISP_OFF);
 8002436:	2008      	movs	r0, #8
 8002438:	f000 f8b6 	bl	80025a8 <LCD_sendData>
	LCD_sendData(LCD_DISP_CLEAR);
 800243c:	2001      	movs	r0, #1
 800243e:	f000 f8b3 	bl	80025a8 <LCD_sendData>
	LCD_sendData(LCD_ENTRY_MODE_SET);
 8002442:	2006      	movs	r0, #6
 8002444:	f000 f8b0 	bl	80025a8 <LCD_sendData>
	LCD_sendData(LCD_DISP_ON);
 8002448:	200c      	movs	r0, #12
 800244a:	f000 f8ad 	bl	80025a8 <LCD_sendData>
	LCD_backLightOn();
 800244e:	f000 f81d 	bl	800248c <LCD_backLightOn>
}
 8002452:	bf00      	nop
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	20000574 	.word	0x20000574

08002460 <LCD_sendI2C>:

void LCD_sendI2C(uint8_t data)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af02      	add	r7, sp, #8
 8002466:	4603      	mov	r3, r0
 8002468:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(hLcdI2C, LCD_DEV_ADDR<<1, &data, 1, 1000);
 800246a:	4b07      	ldr	r3, [pc, #28]	@ (8002488 <LCD_sendI2C+0x28>)
 800246c:	6818      	ldr	r0, [r3, #0]
 800246e:	1dfa      	adds	r2, r7, #7
 8002470:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002474:	9300      	str	r3, [sp, #0]
 8002476:	2301      	movs	r3, #1
 8002478:	214e      	movs	r1, #78	@ 0x4e
 800247a:	f000 fde7 	bl	800304c <HAL_I2C_Master_Transmit>
}
 800247e:	bf00      	nop
 8002480:	3708      	adds	r7, #8
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000574 	.word	0x20000574

0800248c <LCD_backLightOn>:

void LCD_backLightOn()
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 8002490:	4b05      	ldr	r3, [pc, #20]	@ (80024a8 <LCD_backLightOn+0x1c>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	f043 0308 	orr.w	r3, r3, #8
 8002498:	b2da      	uxtb	r2, r3
 800249a:	4b03      	ldr	r3, [pc, #12]	@ (80024a8 <LCD_backLightOn+0x1c>)
 800249c:	701a      	strb	r2, [r3, #0]
}
 800249e:	bf00      	nop
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	20000570 	.word	0x20000570

080024ac <LCD_cmdMode>:
{
	lcdData &= ~(1<<LCD_BL);
}

void LCD_cmdMode()
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 80024b0:	4b06      	ldr	r3, [pc, #24]	@ (80024cc <LCD_cmdMode+0x20>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	b2da      	uxtb	r2, r3
 80024ba:	4b04      	ldr	r3, [pc, #16]	@ (80024cc <LCD_cmdMode+0x20>)
 80024bc:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 80024be:	4b03      	ldr	r3, [pc, #12]	@ (80024cc <LCD_cmdMode+0x20>)
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff ffcc 	bl	8002460 <LCD_sendI2C>
}
 80024c8:	bf00      	nop
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	20000570 	.word	0x20000570

080024d0 <LCD_charMode>:

void LCD_charMode()
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_RS);
 80024d4:	4b06      	ldr	r3, [pc, #24]	@ (80024f0 <LCD_charMode+0x20>)
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	f043 0301 	orr.w	r3, r3, #1
 80024dc:	b2da      	uxtb	r2, r3
 80024de:	4b04      	ldr	r3, [pc, #16]	@ (80024f0 <LCD_charMode+0x20>)
 80024e0:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 80024e2:	4b03      	ldr	r3, [pc, #12]	@ (80024f0 <LCD_charMode+0x20>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff ffba 	bl	8002460 <LCD_sendI2C>
}
 80024ec:	bf00      	nop
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20000570 	.word	0x20000570

080024f4 <LCD_writeMode>:

void LCD_writeMode()
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 80024f8:	4b06      	ldr	r3, [pc, #24]	@ (8002514 <LCD_writeMode+0x20>)
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	f023 0302 	bic.w	r3, r3, #2
 8002500:	b2da      	uxtb	r2, r3
 8002502:	4b04      	ldr	r3, [pc, #16]	@ (8002514 <LCD_writeMode+0x20>)
 8002504:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 8002506:	4b03      	ldr	r3, [pc, #12]	@ (8002514 <LCD_writeMode+0x20>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff ffa8 	bl	8002460 <LCD_sendI2C>
}
 8002510:	bf00      	nop
 8002512:	bd80      	pop	{r7, pc}
 8002514:	20000570 	.word	0x20000570

08002518 <LCD_E_High>:

void LCD_E_High()
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 800251c:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <LCD_E_High+0x20>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	f043 0304 	orr.w	r3, r3, #4
 8002524:	b2da      	uxtb	r2, r3
 8002526:	4b04      	ldr	r3, [pc, #16]	@ (8002538 <LCD_E_High+0x20>)
 8002528:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 800252a:	4b03      	ldr	r3, [pc, #12]	@ (8002538 <LCD_E_High+0x20>)
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff ff96 	bl	8002460 <LCD_sendI2C>
}
 8002534:	bf00      	nop
 8002536:	bd80      	pop	{r7, pc}
 8002538:	20000570 	.word	0x20000570

0800253c <LCD_E_Low>:

void LCD_E_Low()
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 8002540:	4b06      	ldr	r3, [pc, #24]	@ (800255c <LCD_E_Low+0x20>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	f023 0304 	bic.w	r3, r3, #4
 8002548:	b2da      	uxtb	r2, r3
 800254a:	4b04      	ldr	r3, [pc, #16]	@ (800255c <LCD_E_Low+0x20>)
 800254c:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 800254e:	4b03      	ldr	r3, [pc, #12]	@ (800255c <LCD_E_Low+0x20>)
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff ff84 	bl	8002460 <LCD_sendI2C>
}
 8002558:	bf00      	nop
 800255a:	bd80      	pop	{r7, pc}
 800255c:	20000570 	.word	0x20000570

08002560 <LCD_sendNibbleData>:

void LCD_sendNibbleData(uint8_t data)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	4603      	mov	r3, r0
 8002568:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 800256a:	f7ff ffd5 	bl	8002518 <LCD_E_High>
	lcdData = (data & 0xf0) | (lcdData & 0x0f);
 800256e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002572:	f023 030f 	bic.w	r3, r3, #15
 8002576:	b25a      	sxtb	r2, r3
 8002578:	4b0a      	ldr	r3, [pc, #40]	@ (80025a4 <LCD_sendNibbleData+0x44>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	b25b      	sxtb	r3, r3
 800257e:	f003 030f 	and.w	r3, r3, #15
 8002582:	b25b      	sxtb	r3, r3
 8002584:	4313      	orrs	r3, r2
 8002586:	b25b      	sxtb	r3, r3
 8002588:	b2da      	uxtb	r2, r3
 800258a:	4b06      	ldr	r3, [pc, #24]	@ (80025a4 <LCD_sendNibbleData+0x44>)
 800258c:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 800258e:	4b05      	ldr	r3, [pc, #20]	@ (80025a4 <LCD_sendNibbleData+0x44>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff ff64 	bl	8002460 <LCD_sendI2C>
	LCD_E_Low();
 8002598:	f7ff ffd0 	bl	800253c <LCD_E_Low>
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000570 	.word	0x20000570

080025a8 <LCD_sendData>:

void LCD_sendData(uint8_t data)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	71fb      	strb	r3, [r7, #7]
	// High 4bit
	LCD_sendNibbleData(data);
 80025b2:	79fb      	ldrb	r3, [r7, #7]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff ffd3 	bl	8002560 <LCD_sendNibbleData>

	data = data << 4;
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	011b      	lsls	r3, r3, #4
 80025be:	71fb      	strb	r3, [r7, #7]
	// Low 4bit
	LCD_sendNibbleData(data);
 80025c0:	79fb      	ldrb	r3, [r7, #7]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff ffcc 	bl	8002560 <LCD_sendNibbleData>
}
 80025c8:	bf00      	nop
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <LCD_writeCmdData>:

void LCD_writeCmdData(uint8_t data)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	71fb      	strb	r3, [r7, #7]
	LCD_writeMode();
 80025da:	f7ff ff8b 	bl	80024f4 <LCD_writeMode>
	LCD_cmdMode();
 80025de:	f7ff ff65 	bl	80024ac <LCD_cmdMode>
	LCD_sendData(data);
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff ffdf 	bl	80025a8 <LCD_sendData>
}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <LCD_writeCharData>:

void LCD_writeCharData(uint8_t data)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	4603      	mov	r3, r0
 80025fa:	71fb      	strb	r3, [r7, #7]
	LCD_writeMode();
 80025fc:	f7ff ff7a 	bl	80024f4 <LCD_writeMode>
	LCD_charMode();
 8002600:	f7ff ff66 	bl	80024d0 <LCD_charMode>
	LCD_sendData(data);
 8002604:	79fb      	ldrb	r3, [r7, #7]
 8002606:	4618      	mov	r0, r3
 8002608:	f7ff ffce 	bl	80025a8 <LCD_sendData>
}
 800260c:	bf00      	nop
 800260e:	3708      	adds	r7, #8
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <LCD_writeString>:

void LCD_writeString(char *str)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
	for (int i=0; str[i]; i++) {
 800261c:	2300      	movs	r3, #0
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	e009      	b.n	8002636 <LCD_writeString+0x22>
		LCD_writeCharData(str[i]);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	4413      	add	r3, r2
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	4618      	mov	r0, r3
 800262c:	f7ff ffe1 	bl	80025f2 <LCD_writeCharData>
	for (int i=0; str[i]; i++) {
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	3301      	adds	r3, #1
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	687a      	ldr	r2, [r7, #4]
 800263a:	4413      	add	r3, r2
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1ef      	bne.n	8002622 <LCD_writeString+0xe>
	}
}
 8002642:	bf00      	nop
 8002644:	bf00      	nop
 8002646:	3710      	adds	r7, #16
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	460a      	mov	r2, r1
 8002656:	71fb      	strb	r3, [r7, #7]
 8002658:	4613      	mov	r3, r2
 800265a:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 800265c:	79bb      	ldrb	r3, [r7, #6]
 800265e:	f003 030f 	and.w	r3, r3, #15
 8002662:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegAddr = (0x40 * row) +col;
 800266c:	79fb      	ldrb	r3, [r7, #7]
 800266e:	019b      	lsls	r3, r3, #6
 8002670:	b2da      	uxtb	r2, r3
 8002672:	79bb      	ldrb	r3, [r7, #6]
 8002674:	4413      	add	r3, r2
 8002676:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegAddr;
 8002678:	7bfb      	ldrb	r3, [r7, #15]
 800267a:	3b80      	subs	r3, #128	@ 0x80
 800267c:	73bb      	strb	r3, [r7, #14]
	LCD_writeCmdData(command);
 800267e:	7bbb      	ldrb	r3, [r7, #14]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ffa5 	bl	80025d0 <LCD_writeCmdData>
}
 8002686:	bf00      	nop
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <LCD_writeStringXY>:

void LCD_writeStringXY(uint8_t row, uint8_t col, char *str)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	4603      	mov	r3, r0
 8002696:	603a      	str	r2, [r7, #0]
 8002698:	71fb      	strb	r3, [r7, #7]
 800269a:	460b      	mov	r3, r1
 800269c:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 800269e:	79ba      	ldrb	r2, [r7, #6]
 80026a0:	79fb      	ldrb	r3, [r7, #7]
 80026a2:	4611      	mov	r1, r2
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff ffd1 	bl	800264c <LCD_gotoXY>
	LCD_writeString(str);
 80026aa:	6838      	ldr	r0, [r7, #0]
 80026ac:	f7ff ffb2 	bl	8002614 <LCD_writeString>
}
 80026b0:	bf00      	nop
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}

080026b8 <Ultra_Trigger_Input>:
static void Ultra_High();
static void Ultra_Low();


void Ultra_Trigger_Input()
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
	//Ultra_Low();
	//Delay_us(20);
	Ultra_High();
 80026bc:	f000 f824 	bl	8002708 <Ultra_High>
	Delay_us(10);
 80026c0:	200a      	movs	r0, #10
 80026c2:	f000 f805 	bl	80026d0 <Delay_us>
	Ultra_Low();
 80026c6:	f000 f82b 	bl	8002720 <Ultra_Low>
}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
	...

080026d0 <Delay_us>:

void Delay_us(uint32_t time)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 80026d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002704 <Delay_us+0x34>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2200      	movs	r2, #0
 80026de:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim1);
 80026e0:	4808      	ldr	r0, [pc, #32]	@ (8002704 <Delay_us+0x34>)
 80026e2:	f001 fd27 	bl	8004134 <HAL_TIM_Base_Start>
    while (__HAL_TIM_GET_COUNTER(&htim1) < time){}
 80026e6:	bf00      	nop
 80026e8:	4b06      	ldr	r3, [pc, #24]	@ (8002704 <Delay_us+0x34>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d8f9      	bhi.n	80026e8 <Delay_us+0x18>
    HAL_TIM_Base_Stop(&htim1);
 80026f4:	4803      	ldr	r0, [pc, #12]	@ (8002704 <Delay_us+0x34>)
 80026f6:	f001 fd77 	bl	80041e8 <HAL_TIM_Base_Stop>
}
 80026fa:	bf00      	nop
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	20000430 	.word	0x20000430

08002708 <Ultra_High>:


void Ultra_High()
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, UL_TRIGGER, SET);
 800270c:	2201      	movs	r2, #1
 800270e:	2120      	movs	r1, #32
 8002710:	4802      	ldr	r0, [pc, #8]	@ (800271c <Ultra_High+0x14>)
 8002712:	f000 fb3d 	bl	8002d90 <HAL_GPIO_WritePin>
}
 8002716:	bf00      	nop
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40020000 	.word	0x40020000

08002720 <Ultra_Low>:

void Ultra_Low()
{
 8002720:	b580      	push	{r7, lr}
 8002722:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, UL_TRIGGER, RESET);
 8002724:	2200      	movs	r2, #0
 8002726:	2120      	movs	r1, #32
 8002728:	4802      	ldr	r0, [pc, #8]	@ (8002734 <Ultra_Low+0x14>)
 800272a:	f000 fb31 	bl	8002d90 <HAL_GPIO_WritePin>
}
 800272e:	bf00      	nop
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	40020000 	.word	0x40020000

08002738 <Ultra_Echo>:


//Controller
uint32_t Ultra_Echo()
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
    while (HAL_GPIO_ReadPin(GPIOA, UL_ECHO) == 0);
 800273e:	bf00      	nop
 8002740:	2140      	movs	r1, #64	@ 0x40
 8002742:	4811      	ldr	r0, [pc, #68]	@ (8002788 <Ultra_Echo+0x50>)
 8002744:	f000 fb0c 	bl	8002d60 <HAL_GPIO_ReadPin>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d0f8      	beq.n	8002740 <Ultra_Echo+0x8>

    uint32_t count = 0;
 800274e:	2300      	movs	r3, #0
 8002750:	607b      	str	r3, [r7, #4]
    while (HAL_GPIO_ReadPin(GPIOA, UL_ECHO) == 1)
 8002752:	e00a      	b.n	800276a <Ultra_Echo+0x32>
    {
        if (count > 30000) break;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f247 5230 	movw	r2, #30000	@ 0x7530
 800275a:	4293      	cmp	r3, r2
 800275c:	d80d      	bhi.n	800277a <Ultra_Echo+0x42>
        count++;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	3301      	adds	r3, #1
 8002762:	607b      	str	r3, [r7, #4]
        Delay_us(1);
 8002764:	2001      	movs	r0, #1
 8002766:	f7ff ffb3 	bl	80026d0 <Delay_us>
    while (HAL_GPIO_ReadPin(GPIOA, UL_ECHO) == 1)
 800276a:	2140      	movs	r1, #64	@ 0x40
 800276c:	4806      	ldr	r0, [pc, #24]	@ (8002788 <Ultra_Echo+0x50>)
 800276e:	f000 faf7 	bl	8002d60 <HAL_GPIO_ReadPin>
 8002772:	4603      	mov	r3, r0
 8002774:	2b01      	cmp	r3, #1
 8002776:	d0ed      	beq.n	8002754 <Ultra_Echo+0x1c>
 8002778:	e000      	b.n	800277c <Ultra_Echo+0x44>
        if (count > 30000) break;
 800277a:	bf00      	nop
    }

    return count;
 800277c:	687b      	ldr	r3, [r7, #4]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40020000 	.word	0x40020000

0800278c <Ultra_Calculate>:

uint16_t Ultra_Calculate(uint32_t count)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
	if(count != 0){
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00a      	beq.n	80027b0 <Ultra_Calculate+0x24>
		distance = count /58;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a08      	ldr	r2, [pc, #32]	@ (80027c0 <Ultra_Calculate+0x34>)
 800279e:	fba2 2303 	umull	r2, r3, r2, r3
 80027a2:	095b      	lsrs	r3, r3, #5
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	4b07      	ldr	r3, [pc, #28]	@ (80027c4 <Ultra_Calculate+0x38>)
 80027a8:	801a      	strh	r2, [r3, #0]
		return distance;
 80027aa:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <Ultra_Calculate+0x38>)
 80027ac:	881b      	ldrh	r3, [r3, #0]
 80027ae:	e000      	b.n	80027b2 <Ultra_Calculate+0x26>
	}
	else return 0;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	8d3dcb09 	.word	0x8d3dcb09
 80027c4:	20000578 	.word	0x20000578

080027c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027cc:	4b0e      	ldr	r3, [pc, #56]	@ (8002808 <HAL_Init+0x40>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002808 <HAL_Init+0x40>)
 80027d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80027d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002808 <HAL_Init+0x40>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002808 <HAL_Init+0x40>)
 80027de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027e4:	4b08      	ldr	r3, [pc, #32]	@ (8002808 <HAL_Init+0x40>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a07      	ldr	r2, [pc, #28]	@ (8002808 <HAL_Init+0x40>)
 80027ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027f0:	2003      	movs	r0, #3
 80027f2:	f000 f8fc 	bl	80029ee <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027f6:	2005      	movs	r0, #5
 80027f8:	f7fe f980 	bl	8000afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027fc:	f7fe f952 	bl	8000aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40023c00 	.word	0x40023c00

0800280c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002810:	4b06      	ldr	r3, [pc, #24]	@ (800282c <HAL_IncTick+0x20>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	461a      	mov	r2, r3
 8002816:	4b06      	ldr	r3, [pc, #24]	@ (8002830 <HAL_IncTick+0x24>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4413      	add	r3, r2
 800281c:	4a04      	ldr	r2, [pc, #16]	@ (8002830 <HAL_IncTick+0x24>)
 800281e:	6013      	str	r3, [r2, #0]
}
 8002820:	bf00      	nop
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	2000006c 	.word	0x2000006c
 8002830:	2000057c 	.word	0x2000057c

08002834 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  return uwTick;
 8002838:	4b03      	ldr	r3, [pc, #12]	@ (8002848 <HAL_GetTick+0x14>)
 800283a:	681b      	ldr	r3, [r3, #0]
}
 800283c:	4618      	mov	r0, r3
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	2000057c 	.word	0x2000057c

0800284c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002854:	f7ff ffee 	bl	8002834 <HAL_GetTick>
 8002858:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002864:	d005      	beq.n	8002872 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002866:	4b0a      	ldr	r3, [pc, #40]	@ (8002890 <HAL_Delay+0x44>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	461a      	mov	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	4413      	add	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002872:	bf00      	nop
 8002874:	f7ff ffde 	bl	8002834 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	429a      	cmp	r2, r3
 8002882:	d8f7      	bhi.n	8002874 <HAL_Delay+0x28>
  {
  }
}
 8002884:	bf00      	nop
 8002886:	bf00      	nop
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	2000006c 	.word	0x2000006c

08002894 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f003 0307 	and.w	r3, r3, #7
 80028a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028a4:	4b0c      	ldr	r3, [pc, #48]	@ (80028d8 <__NVIC_SetPriorityGrouping+0x44>)
 80028a6:	68db      	ldr	r3, [r3, #12]
 80028a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028aa:	68ba      	ldr	r2, [r7, #8]
 80028ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028b0:	4013      	ands	r3, r2
 80028b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028c6:	4a04      	ldr	r2, [pc, #16]	@ (80028d8 <__NVIC_SetPriorityGrouping+0x44>)
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	60d3      	str	r3, [r2, #12]
}
 80028cc:	bf00      	nop
 80028ce:	3714      	adds	r7, #20
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr
 80028d8:	e000ed00 	.word	0xe000ed00

080028dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028e0:	4b04      	ldr	r3, [pc, #16]	@ (80028f4 <__NVIC_GetPriorityGrouping+0x18>)
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	0a1b      	lsrs	r3, r3, #8
 80028e6:	f003 0307 	and.w	r3, r3, #7
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	e000ed00 	.word	0xe000ed00

080028f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002906:	2b00      	cmp	r3, #0
 8002908:	db0b      	blt.n	8002922 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800290a:	79fb      	ldrb	r3, [r7, #7]
 800290c:	f003 021f 	and.w	r2, r3, #31
 8002910:	4907      	ldr	r1, [pc, #28]	@ (8002930 <__NVIC_EnableIRQ+0x38>)
 8002912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002916:	095b      	lsrs	r3, r3, #5
 8002918:	2001      	movs	r0, #1
 800291a:	fa00 f202 	lsl.w	r2, r0, r2
 800291e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002922:	bf00      	nop
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	e000e100 	.word	0xe000e100

08002934 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	6039      	str	r1, [r7, #0]
 800293e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002944:	2b00      	cmp	r3, #0
 8002946:	db0a      	blt.n	800295e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	b2da      	uxtb	r2, r3
 800294c:	490c      	ldr	r1, [pc, #48]	@ (8002980 <__NVIC_SetPriority+0x4c>)
 800294e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002952:	0112      	lsls	r2, r2, #4
 8002954:	b2d2      	uxtb	r2, r2
 8002956:	440b      	add	r3, r1
 8002958:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800295c:	e00a      	b.n	8002974 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	b2da      	uxtb	r2, r3
 8002962:	4908      	ldr	r1, [pc, #32]	@ (8002984 <__NVIC_SetPriority+0x50>)
 8002964:	79fb      	ldrb	r3, [r7, #7]
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	3b04      	subs	r3, #4
 800296c:	0112      	lsls	r2, r2, #4
 800296e:	b2d2      	uxtb	r2, r2
 8002970:	440b      	add	r3, r1
 8002972:	761a      	strb	r2, [r3, #24]
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr
 8002980:	e000e100 	.word	0xe000e100
 8002984:	e000ed00 	.word	0xe000ed00

08002988 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002988:	b480      	push	{r7}
 800298a:	b089      	sub	sp, #36	@ 0x24
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f003 0307 	and.w	r3, r3, #7
 800299a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	f1c3 0307 	rsb	r3, r3, #7
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	bf28      	it	cs
 80029a6:	2304      	movcs	r3, #4
 80029a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	3304      	adds	r3, #4
 80029ae:	2b06      	cmp	r3, #6
 80029b0:	d902      	bls.n	80029b8 <NVIC_EncodePriority+0x30>
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	3b03      	subs	r3, #3
 80029b6:	e000      	b.n	80029ba <NVIC_EncodePriority+0x32>
 80029b8:	2300      	movs	r3, #0
 80029ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029bc:	f04f 32ff 	mov.w	r2, #4294967295
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	43da      	mvns	r2, r3
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	401a      	ands	r2, r3
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029d0:	f04f 31ff 	mov.w	r1, #4294967295
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	fa01 f303 	lsl.w	r3, r1, r3
 80029da:	43d9      	mvns	r1, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029e0:	4313      	orrs	r3, r2
         );
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3724      	adds	r7, #36	@ 0x24
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	b082      	sub	sp, #8
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f7ff ff4c 	bl	8002894 <__NVIC_SetPriorityGrouping>
}
 80029fc:	bf00      	nop
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
 8002a10:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a12:	2300      	movs	r3, #0
 8002a14:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a16:	f7ff ff61 	bl	80028dc <__NVIC_GetPriorityGrouping>
 8002a1a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	68b9      	ldr	r1, [r7, #8]
 8002a20:	6978      	ldr	r0, [r7, #20]
 8002a22:	f7ff ffb1 	bl	8002988 <NVIC_EncodePriority>
 8002a26:	4602      	mov	r2, r0
 8002a28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a2c:	4611      	mov	r1, r2
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff ff80 	bl	8002934 <__NVIC_SetPriority>
}
 8002a34:	bf00      	nop
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff ff54 	bl	80028f8 <__NVIC_EnableIRQ>
}
 8002a50:	bf00      	nop
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b089      	sub	sp, #36	@ 0x24
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a66:	2300      	movs	r3, #0
 8002a68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a6e:	2300      	movs	r3, #0
 8002a70:	61fb      	str	r3, [r7, #28]
 8002a72:	e159      	b.n	8002d28 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a74:	2201      	movs	r2, #1
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	697a      	ldr	r2, [r7, #20]
 8002a84:	4013      	ands	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	f040 8148 	bne.w	8002d22 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f003 0303 	and.w	r3, r3, #3
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d005      	beq.n	8002aaa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d130      	bne.n	8002b0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	005b      	lsls	r3, r3, #1
 8002ab4:	2203      	movs	r2, #3
 8002ab6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aba:	43db      	mvns	r3, r3
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	005b      	lsls	r3, r3, #1
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	69ba      	ldr	r2, [r7, #24]
 8002ad8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4013      	ands	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	091b      	lsrs	r3, r3, #4
 8002af6:	f003 0201 	and.w	r2, r3, #1
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	69ba      	ldr	r2, [r7, #24]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f003 0303 	and.w	r3, r3, #3
 8002b14:	2b03      	cmp	r3, #3
 8002b16:	d017      	beq.n	8002b48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	2203      	movs	r2, #3
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	69ba      	ldr	r2, [r7, #24]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f003 0303 	and.w	r3, r3, #3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d123      	bne.n	8002b9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	08da      	lsrs	r2, r3, #3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3208      	adds	r2, #8
 8002b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	220f      	movs	r2, #15
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	43db      	mvns	r3, r3
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	4013      	ands	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	691a      	ldr	r2, [r3, #16]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f003 0307 	and.w	r3, r3, #7
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	08da      	lsrs	r2, r3, #3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3208      	adds	r2, #8
 8002b96:	69b9      	ldr	r1, [r7, #24]
 8002b98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f003 0203 	and.w	r2, r3, #3
 8002bbc:	69fb      	ldr	r3, [r7, #28]
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	f000 80a2 	beq.w	8002d22 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bde:	2300      	movs	r3, #0
 8002be0:	60fb      	str	r3, [r7, #12]
 8002be2:	4b57      	ldr	r3, [pc, #348]	@ (8002d40 <HAL_GPIO_Init+0x2e8>)
 8002be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be6:	4a56      	ldr	r2, [pc, #344]	@ (8002d40 <HAL_GPIO_Init+0x2e8>)
 8002be8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002bee:	4b54      	ldr	r3, [pc, #336]	@ (8002d40 <HAL_GPIO_Init+0x2e8>)
 8002bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bfa:	4a52      	ldr	r2, [pc, #328]	@ (8002d44 <HAL_GPIO_Init+0x2ec>)
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	089b      	lsrs	r3, r3, #2
 8002c00:	3302      	adds	r3, #2
 8002c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	f003 0303 	and.w	r3, r3, #3
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	220f      	movs	r2, #15
 8002c12:	fa02 f303 	lsl.w	r3, r2, r3
 8002c16:	43db      	mvns	r3, r3
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a49      	ldr	r2, [pc, #292]	@ (8002d48 <HAL_GPIO_Init+0x2f0>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d019      	beq.n	8002c5a <HAL_GPIO_Init+0x202>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a48      	ldr	r2, [pc, #288]	@ (8002d4c <HAL_GPIO_Init+0x2f4>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d013      	beq.n	8002c56 <HAL_GPIO_Init+0x1fe>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a47      	ldr	r2, [pc, #284]	@ (8002d50 <HAL_GPIO_Init+0x2f8>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d00d      	beq.n	8002c52 <HAL_GPIO_Init+0x1fa>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a46      	ldr	r2, [pc, #280]	@ (8002d54 <HAL_GPIO_Init+0x2fc>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d007      	beq.n	8002c4e <HAL_GPIO_Init+0x1f6>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a45      	ldr	r2, [pc, #276]	@ (8002d58 <HAL_GPIO_Init+0x300>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d101      	bne.n	8002c4a <HAL_GPIO_Init+0x1f2>
 8002c46:	2304      	movs	r3, #4
 8002c48:	e008      	b.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c4a:	2307      	movs	r3, #7
 8002c4c:	e006      	b.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e004      	b.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c52:	2302      	movs	r3, #2
 8002c54:	e002      	b.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c56:	2301      	movs	r3, #1
 8002c58:	e000      	b.n	8002c5c <HAL_GPIO_Init+0x204>
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	69fa      	ldr	r2, [r7, #28]
 8002c5e:	f002 0203 	and.w	r2, r2, #3
 8002c62:	0092      	lsls	r2, r2, #2
 8002c64:	4093      	lsls	r3, r2
 8002c66:	69ba      	ldr	r2, [r7, #24]
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c6c:	4935      	ldr	r1, [pc, #212]	@ (8002d44 <HAL_GPIO_Init+0x2ec>)
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	089b      	lsrs	r3, r3, #2
 8002c72:	3302      	adds	r3, #2
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c7a:	4b38      	ldr	r3, [pc, #224]	@ (8002d5c <HAL_GPIO_Init+0x304>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c80:	693b      	ldr	r3, [r7, #16]
 8002c82:	43db      	mvns	r3, r3
 8002c84:	69ba      	ldr	r2, [r7, #24]
 8002c86:	4013      	ands	r3, r2
 8002c88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c96:	69ba      	ldr	r2, [r7, #24]
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c9e:	4a2f      	ldr	r2, [pc, #188]	@ (8002d5c <HAL_GPIO_Init+0x304>)
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ca4:	4b2d      	ldr	r3, [pc, #180]	@ (8002d5c <HAL_GPIO_Init+0x304>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002caa:	693b      	ldr	r3, [r7, #16]
 8002cac:	43db      	mvns	r3, r3
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d003      	beq.n	8002cc8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cc8:	4a24      	ldr	r2, [pc, #144]	@ (8002d5c <HAL_GPIO_Init+0x304>)
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cce:	4b23      	ldr	r3, [pc, #140]	@ (8002d5c <HAL_GPIO_Init+0x304>)
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4013      	ands	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cf2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d5c <HAL_GPIO_Init+0x304>)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cf8:	4b18      	ldr	r3, [pc, #96]	@ (8002d5c <HAL_GPIO_Init+0x304>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	43db      	mvns	r3, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4013      	ands	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d1c:	4a0f      	ldr	r2, [pc, #60]	@ (8002d5c <HAL_GPIO_Init+0x304>)
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	3301      	adds	r3, #1
 8002d26:	61fb      	str	r3, [r7, #28]
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	2b0f      	cmp	r3, #15
 8002d2c:	f67f aea2 	bls.w	8002a74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d30:	bf00      	nop
 8002d32:	bf00      	nop
 8002d34:	3724      	adds	r7, #36	@ 0x24
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
 8002d3e:	bf00      	nop
 8002d40:	40023800 	.word	0x40023800
 8002d44:	40013800 	.word	0x40013800
 8002d48:	40020000 	.word	0x40020000
 8002d4c:	40020400 	.word	0x40020400
 8002d50:	40020800 	.word	0x40020800
 8002d54:	40020c00 	.word	0x40020c00
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	40013c00 	.word	0x40013c00

08002d60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b085      	sub	sp, #20
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	460b      	mov	r3, r1
 8002d6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691a      	ldr	r2, [r3, #16]
 8002d70:	887b      	ldrh	r3, [r7, #2]
 8002d72:	4013      	ands	r3, r2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d002      	beq.n	8002d7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	73fb      	strb	r3, [r7, #15]
 8002d7c:	e001      	b.n	8002d82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	460b      	mov	r3, r1
 8002d9a:	807b      	strh	r3, [r7, #2]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002da0:	787b      	ldrb	r3, [r7, #1]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002da6:	887a      	ldrh	r2, [r7, #2]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002dac:	e003      	b.n	8002db6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002dae:	887b      	ldrh	r3, [r7, #2]
 8002db0:	041a      	lsls	r2, r3, #16
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	619a      	str	r2, [r3, #24]
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
	...

08002dc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e12b      	b.n	800302e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d106      	bne.n	8002df0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dea:	6878      	ldr	r0, [r7, #4]
 8002dec:	f7fd fd6a 	bl	80008c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2224      	movs	r2, #36	@ 0x24
 8002df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 0201 	bic.w	r2, r2, #1
 8002e06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002e26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e28:	f001 f8da 	bl	8003fe0 <HAL_RCC_GetPCLK1Freq>
 8002e2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	4a81      	ldr	r2, [pc, #516]	@ (8003038 <HAL_I2C_Init+0x274>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d807      	bhi.n	8002e48 <HAL_I2C_Init+0x84>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4a80      	ldr	r2, [pc, #512]	@ (800303c <HAL_I2C_Init+0x278>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	bf94      	ite	ls
 8002e40:	2301      	movls	r3, #1
 8002e42:	2300      	movhi	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	e006      	b.n	8002e56 <HAL_I2C_Init+0x92>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4a7d      	ldr	r2, [pc, #500]	@ (8003040 <HAL_I2C_Init+0x27c>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	bf94      	ite	ls
 8002e50:	2301      	movls	r3, #1
 8002e52:	2300      	movhi	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e0e7      	b.n	800302e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	4a78      	ldr	r2, [pc, #480]	@ (8003044 <HAL_I2C_Init+0x280>)
 8002e62:	fba2 2303 	umull	r2, r3, r2, r3
 8002e66:	0c9b      	lsrs	r3, r3, #18
 8002e68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68ba      	ldr	r2, [r7, #8]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6a1b      	ldr	r3, [r3, #32]
 8002e84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	4a6a      	ldr	r2, [pc, #424]	@ (8003038 <HAL_I2C_Init+0x274>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d802      	bhi.n	8002e98 <HAL_I2C_Init+0xd4>
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	3301      	adds	r3, #1
 8002e96:	e009      	b.n	8002eac <HAL_I2C_Init+0xe8>
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ea2:	4a69      	ldr	r2, [pc, #420]	@ (8003048 <HAL_I2C_Init+0x284>)
 8002ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea8:	099b      	lsrs	r3, r3, #6
 8002eaa:	3301      	adds	r3, #1
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6812      	ldr	r2, [r2, #0]
 8002eb0:	430b      	orrs	r3, r1
 8002eb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002ebe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	495c      	ldr	r1, [pc, #368]	@ (8003038 <HAL_I2C_Init+0x274>)
 8002ec8:	428b      	cmp	r3, r1
 8002eca:	d819      	bhi.n	8002f00 <HAL_I2C_Init+0x13c>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	1e59      	subs	r1, r3, #1
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002eda:	1c59      	adds	r1, r3, #1
 8002edc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ee0:	400b      	ands	r3, r1
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d00a      	beq.n	8002efc <HAL_I2C_Init+0x138>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	1e59      	subs	r1, r3, #1
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002efa:	e051      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002efc:	2304      	movs	r3, #4
 8002efe:	e04f      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d111      	bne.n	8002f2c <HAL_I2C_Init+0x168>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	1e58      	subs	r0, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6859      	ldr	r1, [r3, #4]
 8002f10:	460b      	mov	r3, r1
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	440b      	add	r3, r1
 8002f16:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	bf0c      	ite	eq
 8002f24:	2301      	moveq	r3, #1
 8002f26:	2300      	movne	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	e012      	b.n	8002f52 <HAL_I2C_Init+0x18e>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1e58      	subs	r0, r3, #1
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6859      	ldr	r1, [r3, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	0099      	lsls	r1, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f42:	3301      	adds	r3, #1
 8002f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	bf0c      	ite	eq
 8002f4c:	2301      	moveq	r3, #1
 8002f4e:	2300      	movne	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <HAL_I2C_Init+0x196>
 8002f56:	2301      	movs	r3, #1
 8002f58:	e022      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d10e      	bne.n	8002f80 <HAL_I2C_Init+0x1bc>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	1e58      	subs	r0, r3, #1
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6859      	ldr	r1, [r3, #4]
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	005b      	lsls	r3, r3, #1
 8002f6e:	440b      	add	r3, r1
 8002f70:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f74:	3301      	adds	r3, #1
 8002f76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002f7e:	e00f      	b.n	8002fa0 <HAL_I2C_Init+0x1dc>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	1e58      	subs	r0, r3, #1
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6859      	ldr	r1, [r3, #4]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	0099      	lsls	r1, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f96:	3301      	adds	r3, #1
 8002f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	6809      	ldr	r1, [r1, #0]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	69da      	ldr	r2, [r3, #28]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6a1b      	ldr	r3, [r3, #32]
 8002fba:	431a      	orrs	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002fce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002fd2:	687a      	ldr	r2, [r7, #4]
 8002fd4:	6911      	ldr	r1, [r2, #16]
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	68d2      	ldr	r2, [r2, #12]
 8002fda:	4311      	orrs	r1, r2
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6812      	ldr	r2, [r2, #0]
 8002fe0:	430b      	orrs	r3, r1
 8002fe2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	695a      	ldr	r2, [r3, #20]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 0201 	orr.w	r2, r2, #1
 800300e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2200      	movs	r2, #0
 8003014:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2220      	movs	r2, #32
 800301a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	000186a0 	.word	0x000186a0
 800303c:	001e847f 	.word	0x001e847f
 8003040:	003d08ff 	.word	0x003d08ff
 8003044:	431bde83 	.word	0x431bde83
 8003048:	10624dd3 	.word	0x10624dd3

0800304c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b088      	sub	sp, #32
 8003050:	af02      	add	r7, sp, #8
 8003052:	60f8      	str	r0, [r7, #12]
 8003054:	607a      	str	r2, [r7, #4]
 8003056:	461a      	mov	r2, r3
 8003058:	460b      	mov	r3, r1
 800305a:	817b      	strh	r3, [r7, #10]
 800305c:	4613      	mov	r3, r2
 800305e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003060:	f7ff fbe8 	bl	8002834 <HAL_GetTick>
 8003064:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b20      	cmp	r3, #32
 8003070:	f040 80e0 	bne.w	8003234 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	9300      	str	r3, [sp, #0]
 8003078:	2319      	movs	r3, #25
 800307a:	2201      	movs	r2, #1
 800307c:	4970      	ldr	r1, [pc, #448]	@ (8003240 <HAL_I2C_Master_Transmit+0x1f4>)
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 f964 	bl	800334c <I2C_WaitOnFlagUntilTimeout>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800308a:	2302      	movs	r3, #2
 800308c:	e0d3      	b.n	8003236 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003094:	2b01      	cmp	r3, #1
 8003096:	d101      	bne.n	800309c <HAL_I2C_Master_Transmit+0x50>
 8003098:	2302      	movs	r3, #2
 800309a:	e0cc      	b.n	8003236 <HAL_I2C_Master_Transmit+0x1ea>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d007      	beq.n	80030c2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681a      	ldr	r2, [r3, #0]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f042 0201 	orr.w	r2, r2, #1
 80030c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030d0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2221      	movs	r2, #33	@ 0x21
 80030d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2210      	movs	r2, #16
 80030de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	893a      	ldrh	r2, [r7, #8]
 80030f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f8:	b29a      	uxth	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	4a50      	ldr	r2, [pc, #320]	@ (8003244 <HAL_I2C_Master_Transmit+0x1f8>)
 8003102:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003104:	8979      	ldrh	r1, [r7, #10]
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	6a3a      	ldr	r2, [r7, #32]
 800310a:	68f8      	ldr	r0, [r7, #12]
 800310c:	f000 f89c 	bl	8003248 <I2C_MasterRequestWrite>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d001      	beq.n	800311a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e08d      	b.n	8003236 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800311a:	2300      	movs	r3, #0
 800311c:	613b      	str	r3, [r7, #16]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	695b      	ldr	r3, [r3, #20]
 8003124:	613b      	str	r3, [r7, #16]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003130:	e066      	b.n	8003200 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003132:	697a      	ldr	r2, [r7, #20]
 8003134:	6a39      	ldr	r1, [r7, #32]
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f000 fa22 	bl	8003580 <I2C_WaitOnTXEFlagUntilTimeout>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00d      	beq.n	800315e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003146:	2b04      	cmp	r3, #4
 8003148:	d107      	bne.n	800315a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003158:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e06b      	b.n	8003236 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003162:	781a      	ldrb	r2, [r3, #0]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316e:	1c5a      	adds	r2, r3, #1
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003178:	b29b      	uxth	r3, r3
 800317a:	3b01      	subs	r3, #1
 800317c:	b29a      	uxth	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003186:	3b01      	subs	r3, #1
 8003188:	b29a      	uxth	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	2b04      	cmp	r3, #4
 800319a:	d11b      	bne.n	80031d4 <HAL_I2C_Master_Transmit+0x188>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d017      	beq.n	80031d4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a8:	781a      	ldrb	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	6a39      	ldr	r1, [r7, #32]
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f000 fa19 	bl	8003610 <I2C_WaitOnBTFFlagUntilTimeout>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00d      	beq.n	8003200 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e8:	2b04      	cmp	r3, #4
 80031ea:	d107      	bne.n	80031fc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031fa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e01a      	b.n	8003236 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003204:	2b00      	cmp	r3, #0
 8003206:	d194      	bne.n	8003132 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003216:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2220      	movs	r2, #32
 800321c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003230:	2300      	movs	r3, #0
 8003232:	e000      	b.n	8003236 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003234:	2302      	movs	r3, #2
  }
}
 8003236:	4618      	mov	r0, r3
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	00100002 	.word	0x00100002
 8003244:	ffff0000 	.word	0xffff0000

08003248 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b088      	sub	sp, #32
 800324c:	af02      	add	r7, sp, #8
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	607a      	str	r2, [r7, #4]
 8003252:	603b      	str	r3, [r7, #0]
 8003254:	460b      	mov	r3, r1
 8003256:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800325c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	2b08      	cmp	r3, #8
 8003262:	d006      	beq.n	8003272 <I2C_MasterRequestWrite+0x2a>
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d003      	beq.n	8003272 <I2C_MasterRequestWrite+0x2a>
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003270:	d108      	bne.n	8003284 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003280:	601a      	str	r2, [r3, #0]
 8003282:	e00b      	b.n	800329c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003288:	2b12      	cmp	r3, #18
 800328a:	d107      	bne.n	800329c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800329a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f000 f84f 	bl	800334c <I2C_WaitOnFlagUntilTimeout>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00d      	beq.n	80032d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032c2:	d103      	bne.n	80032cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e035      	b.n	800333c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032d8:	d108      	bne.n	80032ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032da:	897b      	ldrh	r3, [r7, #10]
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	461a      	mov	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032e8:	611a      	str	r2, [r3, #16]
 80032ea:	e01b      	b.n	8003324 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80032ec:	897b      	ldrh	r3, [r7, #10]
 80032ee:	11db      	asrs	r3, r3, #7
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	f003 0306 	and.w	r3, r3, #6
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	f063 030f 	orn	r3, r3, #15
 80032fc:	b2da      	uxtb	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	490e      	ldr	r1, [pc, #56]	@ (8003344 <I2C_MasterRequestWrite+0xfc>)
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 f898 	bl	8003440 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e010      	b.n	800333c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800331a:	897b      	ldrh	r3, [r7, #10]
 800331c:	b2da      	uxtb	r2, r3
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	687a      	ldr	r2, [r7, #4]
 8003328:	4907      	ldr	r1, [pc, #28]	@ (8003348 <I2C_MasterRequestWrite+0x100>)
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 f888 	bl	8003440 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e000      	b.n	800333c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	00010008 	.word	0x00010008
 8003348:	00010002 	.word	0x00010002

0800334c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	603b      	str	r3, [r7, #0]
 8003358:	4613      	mov	r3, r2
 800335a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800335c:	e048      	b.n	80033f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003364:	d044      	beq.n	80033f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003366:	f7ff fa65 	bl	8002834 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	429a      	cmp	r2, r3
 8003374:	d302      	bcc.n	800337c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d139      	bne.n	80033f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	0c1b      	lsrs	r3, r3, #16
 8003380:	b2db      	uxtb	r3, r3
 8003382:	2b01      	cmp	r3, #1
 8003384:	d10d      	bne.n	80033a2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	695b      	ldr	r3, [r3, #20]
 800338c:	43da      	mvns	r2, r3
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	4013      	ands	r3, r2
 8003392:	b29b      	uxth	r3, r3
 8003394:	2b00      	cmp	r3, #0
 8003396:	bf0c      	ite	eq
 8003398:	2301      	moveq	r3, #1
 800339a:	2300      	movne	r3, #0
 800339c:	b2db      	uxtb	r3, r3
 800339e:	461a      	mov	r2, r3
 80033a0:	e00c      	b.n	80033bc <I2C_WaitOnFlagUntilTimeout+0x70>
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	699b      	ldr	r3, [r3, #24]
 80033a8:	43da      	mvns	r2, r3
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	4013      	ands	r3, r2
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	bf0c      	ite	eq
 80033b4:	2301      	moveq	r3, #1
 80033b6:	2300      	movne	r3, #0
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	461a      	mov	r2, r3
 80033bc:	79fb      	ldrb	r3, [r7, #7]
 80033be:	429a      	cmp	r2, r3
 80033c0:	d116      	bne.n	80033f0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2220      	movs	r2, #32
 80033cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	2200      	movs	r2, #0
 80033d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033dc:	f043 0220 	orr.w	r2, r3, #32
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e023      	b.n	8003438 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	0c1b      	lsrs	r3, r3, #16
 80033f4:	b2db      	uxtb	r3, r3
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d10d      	bne.n	8003416 <I2C_WaitOnFlagUntilTimeout+0xca>
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	43da      	mvns	r2, r3
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	4013      	ands	r3, r2
 8003406:	b29b      	uxth	r3, r3
 8003408:	2b00      	cmp	r3, #0
 800340a:	bf0c      	ite	eq
 800340c:	2301      	moveq	r3, #1
 800340e:	2300      	movne	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	461a      	mov	r2, r3
 8003414:	e00c      	b.n	8003430 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	699b      	ldr	r3, [r3, #24]
 800341c:	43da      	mvns	r2, r3
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	4013      	ands	r3, r2
 8003422:	b29b      	uxth	r3, r3
 8003424:	2b00      	cmp	r3, #0
 8003426:	bf0c      	ite	eq
 8003428:	2301      	moveq	r3, #1
 800342a:	2300      	movne	r3, #0
 800342c:	b2db      	uxtb	r3, r3
 800342e:	461a      	mov	r2, r3
 8003430:	79fb      	ldrb	r3, [r7, #7]
 8003432:	429a      	cmp	r2, r3
 8003434:	d093      	beq.n	800335e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	3710      	adds	r7, #16
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	60f8      	str	r0, [r7, #12]
 8003448:	60b9      	str	r1, [r7, #8]
 800344a:	607a      	str	r2, [r7, #4]
 800344c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800344e:	e071      	b.n	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800345a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800345e:	d123      	bne.n	80034a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800346e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003478:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2200      	movs	r2, #0
 800347e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2220      	movs	r2, #32
 8003484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003494:	f043 0204 	orr.w	r2, r3, #4
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e067      	b.n	8003578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ae:	d041      	beq.n	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b0:	f7ff f9c0 	bl	8002834 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	1ad3      	subs	r3, r2, r3
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d302      	bcc.n	80034c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d136      	bne.n	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	0c1b      	lsrs	r3, r3, #16
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d10c      	bne.n	80034ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	43da      	mvns	r2, r3
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	4013      	ands	r3, r2
 80034dc:	b29b      	uxth	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	bf14      	ite	ne
 80034e2:	2301      	movne	r3, #1
 80034e4:	2300      	moveq	r3, #0
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	e00b      	b.n	8003502 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	43da      	mvns	r2, r3
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	4013      	ands	r3, r2
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	bf14      	ite	ne
 80034fc:	2301      	movne	r3, #1
 80034fe:	2300      	moveq	r3, #0
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d016      	beq.n	8003534 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2220      	movs	r2, #32
 8003510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003520:	f043 0220 	orr.w	r2, r3, #32
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e021      	b.n	8003578 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	0c1b      	lsrs	r3, r3, #16
 8003538:	b2db      	uxtb	r3, r3
 800353a:	2b01      	cmp	r3, #1
 800353c:	d10c      	bne.n	8003558 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	695b      	ldr	r3, [r3, #20]
 8003544:	43da      	mvns	r2, r3
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	4013      	ands	r3, r2
 800354a:	b29b      	uxth	r3, r3
 800354c:	2b00      	cmp	r3, #0
 800354e:	bf14      	ite	ne
 8003550:	2301      	movne	r3, #1
 8003552:	2300      	moveq	r3, #0
 8003554:	b2db      	uxtb	r3, r3
 8003556:	e00b      	b.n	8003570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	699b      	ldr	r3, [r3, #24]
 800355e:	43da      	mvns	r2, r3
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	4013      	ands	r3, r2
 8003564:	b29b      	uxth	r3, r3
 8003566:	2b00      	cmp	r3, #0
 8003568:	bf14      	ite	ne
 800356a:	2301      	movne	r3, #1
 800356c:	2300      	moveq	r3, #0
 800356e:	b2db      	uxtb	r3, r3
 8003570:	2b00      	cmp	r3, #0
 8003572:	f47f af6d 	bne.w	8003450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}

08003580 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800358c:	e034      	b.n	80035f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 f886 	bl	80036a0 <I2C_IsAcknowledgeFailed>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e034      	b.n	8003608 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a4:	d028      	beq.n	80035f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035a6:	f7ff f945 	bl	8002834 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	68ba      	ldr	r2, [r7, #8]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d302      	bcc.n	80035bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d11d      	bne.n	80035f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	695b      	ldr	r3, [r3, #20]
 80035c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035c6:	2b80      	cmp	r3, #128	@ 0x80
 80035c8:	d016      	beq.n	80035f8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2220      	movs	r2, #32
 80035d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e4:	f043 0220 	orr.w	r2, r3, #32
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e007      	b.n	8003608 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003602:	2b80      	cmp	r3, #128	@ 0x80
 8003604:	d1c3      	bne.n	800358e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003606:	2300      	movs	r3, #0
}
 8003608:	4618      	mov	r0, r3
 800360a:	3710      	adds	r7, #16
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800361c:	e034      	b.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f000 f83e 	bl	80036a0 <I2C_IsAcknowledgeFailed>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	d001      	beq.n	800362e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e034      	b.n	8003698 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003634:	d028      	beq.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003636:	f7ff f8fd 	bl	8002834 <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	68ba      	ldr	r2, [r7, #8]
 8003642:	429a      	cmp	r2, r3
 8003644:	d302      	bcc.n	800364c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d11d      	bne.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	f003 0304 	and.w	r3, r3, #4
 8003656:	2b04      	cmp	r3, #4
 8003658:	d016      	beq.n	8003688 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2220      	movs	r2, #32
 8003664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003674:	f043 0220 	orr.w	r2, r3, #32
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e007      	b.n	8003698 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f003 0304 	and.w	r3, r3, #4
 8003692:	2b04      	cmp	r3, #4
 8003694:	d1c3      	bne.n	800361e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036b6:	d11b      	bne.n	80036f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2220      	movs	r2, #32
 80036cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2200      	movs	r2, #0
 80036d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036dc:	f043 0204 	orr.w	r2, r3, #4
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e000      	b.n	80036f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
	...

08003700 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d101      	bne.n	8003712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e267      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d075      	beq.n	800380a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800371e:	4b88      	ldr	r3, [pc, #544]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	f003 030c 	and.w	r3, r3, #12
 8003726:	2b04      	cmp	r3, #4
 8003728:	d00c      	beq.n	8003744 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800372a:	4b85      	ldr	r3, [pc, #532]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003732:	2b08      	cmp	r3, #8
 8003734:	d112      	bne.n	800375c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003736:	4b82      	ldr	r3, [pc, #520]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800373e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003742:	d10b      	bne.n	800375c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003744:	4b7e      	ldr	r3, [pc, #504]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d05b      	beq.n	8003808 <HAL_RCC_OscConfig+0x108>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d157      	bne.n	8003808 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e242      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003764:	d106      	bne.n	8003774 <HAL_RCC_OscConfig+0x74>
 8003766:	4b76      	ldr	r3, [pc, #472]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a75      	ldr	r2, [pc, #468]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800376c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	e01d      	b.n	80037b0 <HAL_RCC_OscConfig+0xb0>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800377c:	d10c      	bne.n	8003798 <HAL_RCC_OscConfig+0x98>
 800377e:	4b70      	ldr	r3, [pc, #448]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a6f      	ldr	r2, [pc, #444]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003784:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003788:	6013      	str	r3, [r2, #0]
 800378a:	4b6d      	ldr	r3, [pc, #436]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a6c      	ldr	r2, [pc, #432]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003794:	6013      	str	r3, [r2, #0]
 8003796:	e00b      	b.n	80037b0 <HAL_RCC_OscConfig+0xb0>
 8003798:	4b69      	ldr	r3, [pc, #420]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a68      	ldr	r2, [pc, #416]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800379e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80037a2:	6013      	str	r3, [r2, #0]
 80037a4:	4b66      	ldr	r3, [pc, #408]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a65      	ldr	r2, [pc, #404]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80037aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d013      	beq.n	80037e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037b8:	f7ff f83c 	bl	8002834 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037c0:	f7ff f838 	bl	8002834 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b64      	cmp	r3, #100	@ 0x64
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e207      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d2:	4b5b      	ldr	r3, [pc, #364]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d0f0      	beq.n	80037c0 <HAL_RCC_OscConfig+0xc0>
 80037de:	e014      	b.n	800380a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e0:	f7ff f828 	bl	8002834 <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037e8:	f7ff f824 	bl	8002834 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b64      	cmp	r3, #100	@ 0x64
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e1f3      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fa:	4b51      	ldr	r3, [pc, #324]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f0      	bne.n	80037e8 <HAL_RCC_OscConfig+0xe8>
 8003806:	e000      	b.n	800380a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003808:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	2b00      	cmp	r3, #0
 8003814:	d063      	beq.n	80038de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003816:	4b4a      	ldr	r3, [pc, #296]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 030c 	and.w	r3, r3, #12
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00b      	beq.n	800383a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003822:	4b47      	ldr	r3, [pc, #284]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800382a:	2b08      	cmp	r3, #8
 800382c:	d11c      	bne.n	8003868 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800382e:	4b44      	ldr	r3, [pc, #272]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d116      	bne.n	8003868 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800383a:	4b41      	ldr	r3, [pc, #260]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d005      	beq.n	8003852 <HAL_RCC_OscConfig+0x152>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d001      	beq.n	8003852 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e1c7      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003852:	4b3b      	ldr	r3, [pc, #236]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	00db      	lsls	r3, r3, #3
 8003860:	4937      	ldr	r1, [pc, #220]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003862:	4313      	orrs	r3, r2
 8003864:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003866:	e03a      	b.n	80038de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d020      	beq.n	80038b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003870:	4b34      	ldr	r3, [pc, #208]	@ (8003944 <HAL_RCC_OscConfig+0x244>)
 8003872:	2201      	movs	r2, #1
 8003874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003876:	f7fe ffdd 	bl	8002834 <HAL_GetTick>
 800387a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800387c:	e008      	b.n	8003890 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800387e:	f7fe ffd9 	bl	8002834 <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e1a8      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003890:	4b2b      	ldr	r3, [pc, #172]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d0f0      	beq.n	800387e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800389c:	4b28      	ldr	r3, [pc, #160]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	4925      	ldr	r1, [pc, #148]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	600b      	str	r3, [r1, #0]
 80038b0:	e015      	b.n	80038de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038b2:	4b24      	ldr	r3, [pc, #144]	@ (8003944 <HAL_RCC_OscConfig+0x244>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b8:	f7fe ffbc 	bl	8002834 <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038c0:	f7fe ffb8 	bl	8002834 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e187      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f0      	bne.n	80038c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0308 	and.w	r3, r3, #8
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d036      	beq.n	8003958 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d016      	beq.n	8003920 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038f2:	4b15      	ldr	r3, [pc, #84]	@ (8003948 <HAL_RCC_OscConfig+0x248>)
 80038f4:	2201      	movs	r2, #1
 80038f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f8:	f7fe ff9c 	bl	8002834 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003900:	f7fe ff98 	bl	8002834 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e167      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003912:	4b0b      	ldr	r3, [pc, #44]	@ (8003940 <HAL_RCC_OscConfig+0x240>)
 8003914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d0f0      	beq.n	8003900 <HAL_RCC_OscConfig+0x200>
 800391e:	e01b      	b.n	8003958 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003920:	4b09      	ldr	r3, [pc, #36]	@ (8003948 <HAL_RCC_OscConfig+0x248>)
 8003922:	2200      	movs	r2, #0
 8003924:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003926:	f7fe ff85 	bl	8002834 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800392c:	e00e      	b.n	800394c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800392e:	f7fe ff81 	bl	8002834 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d907      	bls.n	800394c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e150      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
 8003940:	40023800 	.word	0x40023800
 8003944:	42470000 	.word	0x42470000
 8003948:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800394c:	4b88      	ldr	r3, [pc, #544]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 800394e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1ea      	bne.n	800392e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 8097 	beq.w	8003a94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003966:	2300      	movs	r3, #0
 8003968:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800396a:	4b81      	ldr	r3, [pc, #516]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 800396c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10f      	bne.n	8003996 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	60bb      	str	r3, [r7, #8]
 800397a:	4b7d      	ldr	r3, [pc, #500]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	4a7c      	ldr	r2, [pc, #496]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003984:	6413      	str	r3, [r2, #64]	@ 0x40
 8003986:	4b7a      	ldr	r3, [pc, #488]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800398e:	60bb      	str	r3, [r7, #8]
 8003990:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003992:	2301      	movs	r3, #1
 8003994:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003996:	4b77      	ldr	r3, [pc, #476]	@ (8003b74 <HAL_RCC_OscConfig+0x474>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d118      	bne.n	80039d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039a2:	4b74      	ldr	r3, [pc, #464]	@ (8003b74 <HAL_RCC_OscConfig+0x474>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a73      	ldr	r2, [pc, #460]	@ (8003b74 <HAL_RCC_OscConfig+0x474>)
 80039a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039ae:	f7fe ff41 	bl	8002834 <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039b6:	f7fe ff3d 	bl	8002834 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e10c      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c8:	4b6a      	ldr	r3, [pc, #424]	@ (8003b74 <HAL_RCC_OscConfig+0x474>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d0f0      	beq.n	80039b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d106      	bne.n	80039ea <HAL_RCC_OscConfig+0x2ea>
 80039dc:	4b64      	ldr	r3, [pc, #400]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 80039de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e0:	4a63      	ldr	r2, [pc, #396]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 80039e2:	f043 0301 	orr.w	r3, r3, #1
 80039e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039e8:	e01c      	b.n	8003a24 <HAL_RCC_OscConfig+0x324>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b05      	cmp	r3, #5
 80039f0:	d10c      	bne.n	8003a0c <HAL_RCC_OscConfig+0x30c>
 80039f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 80039f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f6:	4a5e      	ldr	r2, [pc, #376]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 80039f8:	f043 0304 	orr.w	r3, r3, #4
 80039fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039fe:	4b5c      	ldr	r3, [pc, #368]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a02:	4a5b      	ldr	r2, [pc, #364]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a04:	f043 0301 	orr.w	r3, r3, #1
 8003a08:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0a:	e00b      	b.n	8003a24 <HAL_RCC_OscConfig+0x324>
 8003a0c:	4b58      	ldr	r3, [pc, #352]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a10:	4a57      	ldr	r2, [pc, #348]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a12:	f023 0301 	bic.w	r3, r3, #1
 8003a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a18:	4b55      	ldr	r3, [pc, #340]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a1c:	4a54      	ldr	r2, [pc, #336]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a1e:	f023 0304 	bic.w	r3, r3, #4
 8003a22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d015      	beq.n	8003a58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a2c:	f7fe ff02 	bl	8002834 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a32:	e00a      	b.n	8003a4a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a34:	f7fe fefe 	bl	8002834 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e0cb      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a4a:	4b49      	ldr	r3, [pc, #292]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0ee      	beq.n	8003a34 <HAL_RCC_OscConfig+0x334>
 8003a56:	e014      	b.n	8003a82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a58:	f7fe feec 	bl	8002834 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a5e:	e00a      	b.n	8003a76 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a60:	f7fe fee8 	bl	8002834 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e0b5      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a76:	4b3e      	ldr	r3, [pc, #248]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1ee      	bne.n	8003a60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a82:	7dfb      	ldrb	r3, [r7, #23]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d105      	bne.n	8003a94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a88:	4b39      	ldr	r3, [pc, #228]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8c:	4a38      	ldr	r2, [pc, #224]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003a8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f000 80a1 	beq.w	8003be0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a9e:	4b34      	ldr	r3, [pc, #208]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 030c 	and.w	r3, r3, #12
 8003aa6:	2b08      	cmp	r3, #8
 8003aa8:	d05c      	beq.n	8003b64 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d141      	bne.n	8003b36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab2:	4b31      	ldr	r3, [pc, #196]	@ (8003b78 <HAL_RCC_OscConfig+0x478>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab8:	f7fe febc 	bl	8002834 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ac0:	f7fe feb8 	bl	8002834 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e087      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ad2:	4b27      	ldr	r3, [pc, #156]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f0      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69da      	ldr	r2, [r3, #28]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	019b      	lsls	r3, r3, #6
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af4:	085b      	lsrs	r3, r3, #1
 8003af6:	3b01      	subs	r3, #1
 8003af8:	041b      	lsls	r3, r3, #16
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b00:	061b      	lsls	r3, r3, #24
 8003b02:	491b      	ldr	r1, [pc, #108]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b08:	4b1b      	ldr	r3, [pc, #108]	@ (8003b78 <HAL_RCC_OscConfig+0x478>)
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b0e:	f7fe fe91 	bl	8002834 <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b14:	e008      	b.n	8003b28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b16:	f7fe fe8d 	bl	8002834 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e05c      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b28:	4b11      	ldr	r3, [pc, #68]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0f0      	beq.n	8003b16 <HAL_RCC_OscConfig+0x416>
 8003b34:	e054      	b.n	8003be0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b36:	4b10      	ldr	r3, [pc, #64]	@ (8003b78 <HAL_RCC_OscConfig+0x478>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3c:	f7fe fe7a 	bl	8002834 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b44:	f7fe fe76 	bl	8002834 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e045      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b56:	4b06      	ldr	r3, [pc, #24]	@ (8003b70 <HAL_RCC_OscConfig+0x470>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1f0      	bne.n	8003b44 <HAL_RCC_OscConfig+0x444>
 8003b62:	e03d      	b.n	8003be0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	699b      	ldr	r3, [r3, #24]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d107      	bne.n	8003b7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e038      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
 8003b70:	40023800 	.word	0x40023800
 8003b74:	40007000 	.word	0x40007000
 8003b78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bec <HAL_RCC_OscConfig+0x4ec>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d028      	beq.n	8003bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d121      	bne.n	8003bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d11a      	bne.n	8003bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ba6:	68fa      	ldr	r2, [r7, #12]
 8003ba8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003bac:	4013      	ands	r3, r2
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d111      	bne.n	8003bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc2:	085b      	lsrs	r3, r3, #1
 8003bc4:	3b01      	subs	r3, #1
 8003bc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d107      	bne.n	8003bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d001      	beq.n	8003be0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e000      	b.n	8003be2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3718      	adds	r7, #24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	40023800 	.word	0x40023800

08003bf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e0cc      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c04:	4b68      	ldr	r3, [pc, #416]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0307 	and.w	r3, r3, #7
 8003c0c:	683a      	ldr	r2, [r7, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d90c      	bls.n	8003c2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c12:	4b65      	ldr	r3, [pc, #404]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	b2d2      	uxtb	r2, r2
 8003c18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c1a:	4b63      	ldr	r3, [pc, #396]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f003 0307 	and.w	r3, r3, #7
 8003c22:	683a      	ldr	r2, [r7, #0]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d001      	beq.n	8003c2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e0b8      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0302 	and.w	r3, r3, #2
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d020      	beq.n	8003c7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0304 	and.w	r3, r3, #4
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d005      	beq.n	8003c50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c44:	4b59      	ldr	r3, [pc, #356]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	4a58      	ldr	r2, [pc, #352]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d005      	beq.n	8003c68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c5c:	4b53      	ldr	r3, [pc, #332]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	4a52      	ldr	r2, [pc, #328]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c68:	4b50      	ldr	r3, [pc, #320]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	494d      	ldr	r1, [pc, #308]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c76:	4313      	orrs	r3, r2
 8003c78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d044      	beq.n	8003d10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d107      	bne.n	8003c9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c8e:	4b47      	ldr	r3, [pc, #284]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d119      	bne.n	8003cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e07f      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d003      	beq.n	8003cae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003caa:	2b03      	cmp	r3, #3
 8003cac:	d107      	bne.n	8003cbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cae:	4b3f      	ldr	r3, [pc, #252]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d109      	bne.n	8003cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e06f      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e067      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cce:	4b37      	ldr	r3, [pc, #220]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f023 0203 	bic.w	r2, r3, #3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	4934      	ldr	r1, [pc, #208]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ce0:	f7fe fda8 	bl	8002834 <HAL_GetTick>
 8003ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ce6:	e00a      	b.n	8003cfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ce8:	f7fe fda4 	bl	8002834 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e04f      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 020c 	and.w	r2, r3, #12
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	009b      	lsls	r3, r3, #2
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d1eb      	bne.n	8003ce8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d10:	4b25      	ldr	r3, [pc, #148]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	683a      	ldr	r2, [r7, #0]
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d20c      	bcs.n	8003d38 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d1e:	4b22      	ldr	r3, [pc, #136]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d20:	683a      	ldr	r2, [r7, #0]
 8003d22:	b2d2      	uxtb	r2, r2
 8003d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d26:	4b20      	ldr	r3, [pc, #128]	@ (8003da8 <HAL_RCC_ClockConfig+0x1b8>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0307 	and.w	r3, r3, #7
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d001      	beq.n	8003d38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e032      	b.n	8003d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d008      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d44:	4b19      	ldr	r3, [pc, #100]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	4916      	ldr	r1, [pc, #88]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0308 	and.w	r3, r3, #8
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d009      	beq.n	8003d76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d62:	4b12      	ldr	r3, [pc, #72]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	00db      	lsls	r3, r3, #3
 8003d70:	490e      	ldr	r1, [pc, #56]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d76:	f000 f821 	bl	8003dbc <HAL_RCC_GetSysClockFreq>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003dac <HAL_RCC_ClockConfig+0x1bc>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	091b      	lsrs	r3, r3, #4
 8003d82:	f003 030f 	and.w	r3, r3, #15
 8003d86:	490a      	ldr	r1, [pc, #40]	@ (8003db0 <HAL_RCC_ClockConfig+0x1c0>)
 8003d88:	5ccb      	ldrb	r3, [r1, r3]
 8003d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8003d8e:	4a09      	ldr	r2, [pc, #36]	@ (8003db4 <HAL_RCC_ClockConfig+0x1c4>)
 8003d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d92:	4b09      	ldr	r3, [pc, #36]	@ (8003db8 <HAL_RCC_ClockConfig+0x1c8>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fc feb0 	bl	8000afc <HAL_InitTick>

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3710      	adds	r7, #16
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	40023c00 	.word	0x40023c00
 8003dac:	40023800 	.word	0x40023800
 8003db0:	080085cc 	.word	0x080085cc
 8003db4:	20000000 	.word	0x20000000
 8003db8:	20000068 	.word	0x20000068

08003dbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dc0:	b094      	sub	sp, #80	@ 0x50
 8003dc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003dd4:	4b79      	ldr	r3, [pc, #484]	@ (8003fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f003 030c 	and.w	r3, r3, #12
 8003ddc:	2b08      	cmp	r3, #8
 8003dde:	d00d      	beq.n	8003dfc <HAL_RCC_GetSysClockFreq+0x40>
 8003de0:	2b08      	cmp	r3, #8
 8003de2:	f200 80e1 	bhi.w	8003fa8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d002      	beq.n	8003df0 <HAL_RCC_GetSysClockFreq+0x34>
 8003dea:	2b04      	cmp	r3, #4
 8003dec:	d003      	beq.n	8003df6 <HAL_RCC_GetSysClockFreq+0x3a>
 8003dee:	e0db      	b.n	8003fa8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003df0:	4b73      	ldr	r3, [pc, #460]	@ (8003fc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003df2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003df4:	e0db      	b.n	8003fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003df6:	4b73      	ldr	r3, [pc, #460]	@ (8003fc4 <HAL_RCC_GetSysClockFreq+0x208>)
 8003df8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003dfa:	e0d8      	b.n	8003fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dfc:	4b6f      	ldr	r3, [pc, #444]	@ (8003fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e04:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e06:	4b6d      	ldr	r3, [pc, #436]	@ (8003fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d063      	beq.n	8003eda <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e12:	4b6a      	ldr	r3, [pc, #424]	@ (8003fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	099b      	lsrs	r3, r3, #6
 8003e18:	2200      	movs	r2, #0
 8003e1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e24:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e26:	2300      	movs	r3, #0
 8003e28:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003e2e:	4622      	mov	r2, r4
 8003e30:	462b      	mov	r3, r5
 8003e32:	f04f 0000 	mov.w	r0, #0
 8003e36:	f04f 0100 	mov.w	r1, #0
 8003e3a:	0159      	lsls	r1, r3, #5
 8003e3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e40:	0150      	lsls	r0, r2, #5
 8003e42:	4602      	mov	r2, r0
 8003e44:	460b      	mov	r3, r1
 8003e46:	4621      	mov	r1, r4
 8003e48:	1a51      	subs	r1, r2, r1
 8003e4a:	6139      	str	r1, [r7, #16]
 8003e4c:	4629      	mov	r1, r5
 8003e4e:	eb63 0301 	sbc.w	r3, r3, r1
 8003e52:	617b      	str	r3, [r7, #20]
 8003e54:	f04f 0200 	mov.w	r2, #0
 8003e58:	f04f 0300 	mov.w	r3, #0
 8003e5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e60:	4659      	mov	r1, fp
 8003e62:	018b      	lsls	r3, r1, #6
 8003e64:	4651      	mov	r1, sl
 8003e66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e6a:	4651      	mov	r1, sl
 8003e6c:	018a      	lsls	r2, r1, #6
 8003e6e:	4651      	mov	r1, sl
 8003e70:	ebb2 0801 	subs.w	r8, r2, r1
 8003e74:	4659      	mov	r1, fp
 8003e76:	eb63 0901 	sbc.w	r9, r3, r1
 8003e7a:	f04f 0200 	mov.w	r2, #0
 8003e7e:	f04f 0300 	mov.w	r3, #0
 8003e82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e8e:	4690      	mov	r8, r2
 8003e90:	4699      	mov	r9, r3
 8003e92:	4623      	mov	r3, r4
 8003e94:	eb18 0303 	adds.w	r3, r8, r3
 8003e98:	60bb      	str	r3, [r7, #8]
 8003e9a:	462b      	mov	r3, r5
 8003e9c:	eb49 0303 	adc.w	r3, r9, r3
 8003ea0:	60fb      	str	r3, [r7, #12]
 8003ea2:	f04f 0200 	mov.w	r2, #0
 8003ea6:	f04f 0300 	mov.w	r3, #0
 8003eaa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003eae:	4629      	mov	r1, r5
 8003eb0:	024b      	lsls	r3, r1, #9
 8003eb2:	4621      	mov	r1, r4
 8003eb4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003eb8:	4621      	mov	r1, r4
 8003eba:	024a      	lsls	r2, r1, #9
 8003ebc:	4610      	mov	r0, r2
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ec6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ec8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ecc:	f7fc f9d8 	bl	8000280 <__aeabi_uldivmod>
 8003ed0:	4602      	mov	r2, r0
 8003ed2:	460b      	mov	r3, r1
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ed8:	e058      	b.n	8003f8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eda:	4b38      	ldr	r3, [pc, #224]	@ (8003fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	099b      	lsrs	r3, r3, #6
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	4611      	mov	r1, r2
 8003ee6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003eea:	623b      	str	r3, [r7, #32]
 8003eec:	2300      	movs	r3, #0
 8003eee:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ef0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ef4:	4642      	mov	r2, r8
 8003ef6:	464b      	mov	r3, r9
 8003ef8:	f04f 0000 	mov.w	r0, #0
 8003efc:	f04f 0100 	mov.w	r1, #0
 8003f00:	0159      	lsls	r1, r3, #5
 8003f02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f06:	0150      	lsls	r0, r2, #5
 8003f08:	4602      	mov	r2, r0
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	4641      	mov	r1, r8
 8003f0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f12:	4649      	mov	r1, r9
 8003f14:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f18:	f04f 0200 	mov.w	r2, #0
 8003f1c:	f04f 0300 	mov.w	r3, #0
 8003f20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f2c:	ebb2 040a 	subs.w	r4, r2, sl
 8003f30:	eb63 050b 	sbc.w	r5, r3, fp
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	f04f 0300 	mov.w	r3, #0
 8003f3c:	00eb      	lsls	r3, r5, #3
 8003f3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f42:	00e2      	lsls	r2, r4, #3
 8003f44:	4614      	mov	r4, r2
 8003f46:	461d      	mov	r5, r3
 8003f48:	4643      	mov	r3, r8
 8003f4a:	18e3      	adds	r3, r4, r3
 8003f4c:	603b      	str	r3, [r7, #0]
 8003f4e:	464b      	mov	r3, r9
 8003f50:	eb45 0303 	adc.w	r3, r5, r3
 8003f54:	607b      	str	r3, [r7, #4]
 8003f56:	f04f 0200 	mov.w	r2, #0
 8003f5a:	f04f 0300 	mov.w	r3, #0
 8003f5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f62:	4629      	mov	r1, r5
 8003f64:	028b      	lsls	r3, r1, #10
 8003f66:	4621      	mov	r1, r4
 8003f68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f6c:	4621      	mov	r1, r4
 8003f6e:	028a      	lsls	r2, r1, #10
 8003f70:	4610      	mov	r0, r2
 8003f72:	4619      	mov	r1, r3
 8003f74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f76:	2200      	movs	r2, #0
 8003f78:	61bb      	str	r3, [r7, #24]
 8003f7a:	61fa      	str	r2, [r7, #28]
 8003f7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f80:	f7fc f97e 	bl	8000280 <__aeabi_uldivmod>
 8003f84:	4602      	mov	r2, r0
 8003f86:	460b      	mov	r3, r1
 8003f88:	4613      	mov	r3, r2
 8003f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8003fbc <HAL_RCC_GetSysClockFreq+0x200>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	0c1b      	lsrs	r3, r3, #16
 8003f92:	f003 0303 	and.w	r3, r3, #3
 8003f96:	3301      	adds	r3, #1
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003f9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fa6:	e002      	b.n	8003fae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fa8:	4b05      	ldr	r3, [pc, #20]	@ (8003fc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8003faa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	3750      	adds	r7, #80	@ 0x50
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fba:	bf00      	nop
 8003fbc:	40023800 	.word	0x40023800
 8003fc0:	00f42400 	.word	0x00f42400
 8003fc4:	007a1200 	.word	0x007a1200

08003fc8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fcc:	4b03      	ldr	r3, [pc, #12]	@ (8003fdc <HAL_RCC_GetHCLKFreq+0x14>)
 8003fce:	681b      	ldr	r3, [r3, #0]
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	20000000 	.word	0x20000000

08003fe0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003fe4:	f7ff fff0 	bl	8003fc8 <HAL_RCC_GetHCLKFreq>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	4b05      	ldr	r3, [pc, #20]	@ (8004000 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	0a9b      	lsrs	r3, r3, #10
 8003ff0:	f003 0307 	and.w	r3, r3, #7
 8003ff4:	4903      	ldr	r1, [pc, #12]	@ (8004004 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ff6:	5ccb      	ldrb	r3, [r1, r3]
 8003ff8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	40023800 	.word	0x40023800
 8004004:	080085dc 	.word	0x080085dc

08004008 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800400c:	f7ff ffdc 	bl	8003fc8 <HAL_RCC_GetHCLKFreq>
 8004010:	4602      	mov	r2, r0
 8004012:	4b05      	ldr	r3, [pc, #20]	@ (8004028 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	0b5b      	lsrs	r3, r3, #13
 8004018:	f003 0307 	and.w	r3, r3, #7
 800401c:	4903      	ldr	r1, [pc, #12]	@ (800402c <HAL_RCC_GetPCLK2Freq+0x24>)
 800401e:	5ccb      	ldrb	r3, [r1, r3]
 8004020:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004024:	4618      	mov	r0, r3
 8004026:	bd80      	pop	{r7, pc}
 8004028:	40023800 	.word	0x40023800
 800402c:	080085dc 	.word	0x080085dc

08004030 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	220f      	movs	r2, #15
 800403e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004040:	4b12      	ldr	r3, [pc, #72]	@ (800408c <HAL_RCC_GetClockConfig+0x5c>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f003 0203 	and.w	r2, r3, #3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800404c:	4b0f      	ldr	r3, [pc, #60]	@ (800408c <HAL_RCC_GetClockConfig+0x5c>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004058:	4b0c      	ldr	r3, [pc, #48]	@ (800408c <HAL_RCC_GetClockConfig+0x5c>)
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004064:	4b09      	ldr	r3, [pc, #36]	@ (800408c <HAL_RCC_GetClockConfig+0x5c>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	08db      	lsrs	r3, r3, #3
 800406a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004072:	4b07      	ldr	r3, [pc, #28]	@ (8004090 <HAL_RCC_GetClockConfig+0x60>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0207 	and.w	r2, r3, #7
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	601a      	str	r2, [r3, #0]
}
 800407e:	bf00      	nop
 8004080:	370c      	adds	r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	40023800 	.word	0x40023800
 8004090:	40023c00 	.word	0x40023c00

08004094 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d101      	bne.n	80040a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e041      	b.n	800412a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d106      	bne.n	80040c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fc fef8 	bl	8000eb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2202      	movs	r2, #2
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3304      	adds	r3, #4
 80040d0:	4619      	mov	r1, r3
 80040d2:	4610      	mov	r0, r2
 80040d4:	f000 fc0e 	bl	80048f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2201      	movs	r2, #1
 80040e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2201      	movs	r2, #1
 80040fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2201      	movs	r2, #1
 8004104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2201      	movs	r2, #1
 8004114:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2201      	movs	r2, #1
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
	...

08004134 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004142:	b2db      	uxtb	r3, r3
 8004144:	2b01      	cmp	r3, #1
 8004146:	d001      	beq.n	800414c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e03c      	b.n	80041c6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a1e      	ldr	r2, [pc, #120]	@ (80041d4 <HAL_TIM_Base_Start+0xa0>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d018      	beq.n	8004190 <HAL_TIM_Base_Start+0x5c>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004166:	d013      	beq.n	8004190 <HAL_TIM_Base_Start+0x5c>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a1a      	ldr	r2, [pc, #104]	@ (80041d8 <HAL_TIM_Base_Start+0xa4>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d00e      	beq.n	8004190 <HAL_TIM_Base_Start+0x5c>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a19      	ldr	r2, [pc, #100]	@ (80041dc <HAL_TIM_Base_Start+0xa8>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d009      	beq.n	8004190 <HAL_TIM_Base_Start+0x5c>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a17      	ldr	r2, [pc, #92]	@ (80041e0 <HAL_TIM_Base_Start+0xac>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d004      	beq.n	8004190 <HAL_TIM_Base_Start+0x5c>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a16      	ldr	r2, [pc, #88]	@ (80041e4 <HAL_TIM_Base_Start+0xb0>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d111      	bne.n	80041b4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f003 0307 	and.w	r3, r3, #7
 800419a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2b06      	cmp	r3, #6
 80041a0:	d010      	beq.n	80041c4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f042 0201 	orr.w	r2, r2, #1
 80041b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041b2:	e007      	b.n	80041c4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0201 	orr.w	r2, r2, #1
 80041c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3714      	adds	r7, #20
 80041ca:	46bd      	mov	sp, r7
 80041cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	40010000 	.word	0x40010000
 80041d8:	40000400 	.word	0x40000400
 80041dc:	40000800 	.word	0x40000800
 80041e0:	40000c00 	.word	0x40000c00
 80041e4:	40014000 	.word	0x40014000

080041e8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	6a1a      	ldr	r2, [r3, #32]
 80041f6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80041fa:	4013      	ands	r3, r2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d10f      	bne.n	8004220 <HAL_TIM_Base_Stop+0x38>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6a1a      	ldr	r2, [r3, #32]
 8004206:	f240 4344 	movw	r3, #1092	@ 0x444
 800420a:	4013      	ands	r3, r2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d107      	bne.n	8004220 <HAL_TIM_Base_Stop+0x38>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f022 0201 	bic.w	r2, r2, #1
 800421e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004228:	2300      	movs	r3, #0
}
 800422a:	4618      	mov	r0, r3
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
	...

08004238 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004246:	b2db      	uxtb	r3, r3
 8004248:	2b01      	cmp	r3, #1
 800424a:	d001      	beq.n	8004250 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e044      	b.n	80042da <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2202      	movs	r2, #2
 8004254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	68da      	ldr	r2, [r3, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f042 0201 	orr.w	r2, r2, #1
 8004266:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a1e      	ldr	r2, [pc, #120]	@ (80042e8 <HAL_TIM_Base_Start_IT+0xb0>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d018      	beq.n	80042a4 <HAL_TIM_Base_Start_IT+0x6c>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800427a:	d013      	beq.n	80042a4 <HAL_TIM_Base_Start_IT+0x6c>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a1a      	ldr	r2, [pc, #104]	@ (80042ec <HAL_TIM_Base_Start_IT+0xb4>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d00e      	beq.n	80042a4 <HAL_TIM_Base_Start_IT+0x6c>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a19      	ldr	r2, [pc, #100]	@ (80042f0 <HAL_TIM_Base_Start_IT+0xb8>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d009      	beq.n	80042a4 <HAL_TIM_Base_Start_IT+0x6c>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a17      	ldr	r2, [pc, #92]	@ (80042f4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d004      	beq.n	80042a4 <HAL_TIM_Base_Start_IT+0x6c>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a16      	ldr	r2, [pc, #88]	@ (80042f8 <HAL_TIM_Base_Start_IT+0xc0>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d111      	bne.n	80042c8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f003 0307 	and.w	r3, r3, #7
 80042ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2b06      	cmp	r3, #6
 80042b4:	d010      	beq.n	80042d8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f042 0201 	orr.w	r2, r2, #1
 80042c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042c6:	e007      	b.n	80042d8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f042 0201 	orr.w	r2, r2, #1
 80042d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3714      	adds	r7, #20
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	40010000 	.word	0x40010000
 80042ec:	40000400 	.word	0x40000400
 80042f0:	40000800 	.word	0x40000800
 80042f4:	40000c00 	.word	0x40000c00
 80042f8:	40014000 	.word	0x40014000

080042fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e041      	b.n	8004392 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d106      	bne.n	8004328 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 f839 	bl	800439a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2202      	movs	r2, #2
 800432c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	3304      	adds	r3, #4
 8004338:	4619      	mov	r1, r3
 800433a:	4610      	mov	r0, r2
 800433c:	f000 fada 	bl	80048f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2201      	movs	r2, #1
 8004344:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2201      	movs	r2, #1
 800434c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004390:	2300      	movs	r3, #0
}
 8004392:	4618      	mov	r0, r3
 8004394:	3708      	adds	r7, #8
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b084      	sub	sp, #16
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d020      	beq.n	8004412 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f003 0302 	and.w	r3, r3, #2
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d01b      	beq.n	8004412 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f06f 0202 	mvn.w	r2, #2
 80043e2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	f003 0303 	and.w	r3, r3, #3
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d003      	beq.n	8004400 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f000 fa5c 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 80043fe:	e005      	b.n	800440c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f000 fa4e 	bl	80048a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 fa5f 	bl	80048ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	f003 0304 	and.w	r3, r3, #4
 8004418:	2b00      	cmp	r3, #0
 800441a:	d020      	beq.n	800445e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f003 0304 	and.w	r3, r3, #4
 8004422:	2b00      	cmp	r3, #0
 8004424:	d01b      	beq.n	800445e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f06f 0204 	mvn.w	r2, #4
 800442e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2202      	movs	r2, #2
 8004434:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	699b      	ldr	r3, [r3, #24]
 800443c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004440:	2b00      	cmp	r3, #0
 8004442:	d003      	beq.n	800444c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 fa36 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 800444a:	e005      	b.n	8004458 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800444c:	6878      	ldr	r0, [r7, #4]
 800444e:	f000 fa28 	bl	80048a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 fa39 	bl	80048ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	f003 0308 	and.w	r3, r3, #8
 8004464:	2b00      	cmp	r3, #0
 8004466:	d020      	beq.n	80044aa <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f003 0308 	and.w	r3, r3, #8
 800446e:	2b00      	cmp	r3, #0
 8004470:	d01b      	beq.n	80044aa <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f06f 0208 	mvn.w	r2, #8
 800447a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2204      	movs	r2, #4
 8004480:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	f003 0303 	and.w	r3, r3, #3
 800448c:	2b00      	cmp	r3, #0
 800448e:	d003      	beq.n	8004498 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 fa10 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 8004496:	e005      	b.n	80044a4 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004498:	6878      	ldr	r0, [r7, #4]
 800449a:	f000 fa02 	bl	80048a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f000 fa13 	bl	80048ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	f003 0310 	and.w	r3, r3, #16
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d020      	beq.n	80044f6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f003 0310 	and.w	r3, r3, #16
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d01b      	beq.n	80044f6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f06f 0210 	mvn.w	r2, #16
 80044c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2208      	movs	r2, #8
 80044cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d003      	beq.n	80044e4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 f9ea 	bl	80048b6 <HAL_TIM_IC_CaptureCallback>
 80044e2:	e005      	b.n	80044f0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f9dc 	bl	80048a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f000 f9ed 	bl	80048ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	f003 0301 	and.w	r3, r3, #1
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00c      	beq.n	800451a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	2b00      	cmp	r3, #0
 8004508:	d007      	beq.n	800451a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f06f 0201 	mvn.w	r2, #1
 8004512:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004514:	6878      	ldr	r0, [r7, #4]
 8004516:	f7fc fa99 	bl	8000a4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00c      	beq.n	800453e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800452a:	2b00      	cmp	r3, #0
 800452c:	d007      	beq.n	800453e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f000 fd51 	bl	8004fe0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004544:	2b00      	cmp	r3, #0
 8004546:	d00c      	beq.n	8004562 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800454e:	2b00      	cmp	r3, #0
 8004550:	d007      	beq.n	8004562 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800455a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f000 f9be 	bl	80048de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	f003 0320 	and.w	r3, r3, #32
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00c      	beq.n	8004586 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f003 0320 	and.w	r3, r3, #32
 8004572:	2b00      	cmp	r3, #0
 8004574:	d007      	beq.n	8004586 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f06f 0220 	mvn.w	r2, #32
 800457e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 fd23 	bl	8004fcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004586:	bf00      	nop
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
	...

08004590 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800459c:	2300      	movs	r3, #0
 800459e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d101      	bne.n	80045ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045aa:	2302      	movs	r3, #2
 80045ac:	e0ae      	b.n	800470c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2b0c      	cmp	r3, #12
 80045ba:	f200 809f 	bhi.w	80046fc <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045be:	a201      	add	r2, pc, #4	@ (adr r2, 80045c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c4:	080045f9 	.word	0x080045f9
 80045c8:	080046fd 	.word	0x080046fd
 80045cc:	080046fd 	.word	0x080046fd
 80045d0:	080046fd 	.word	0x080046fd
 80045d4:	08004639 	.word	0x08004639
 80045d8:	080046fd 	.word	0x080046fd
 80045dc:	080046fd 	.word	0x080046fd
 80045e0:	080046fd 	.word	0x080046fd
 80045e4:	0800467b 	.word	0x0800467b
 80045e8:	080046fd 	.word	0x080046fd
 80045ec:	080046fd 	.word	0x080046fd
 80045f0:	080046fd 	.word	0x080046fd
 80045f4:	080046bb 	.word	0x080046bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68b9      	ldr	r1, [r7, #8]
 80045fe:	4618      	mov	r0, r3
 8004600:	f000 f9fe 	bl	8004a00 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	699a      	ldr	r2, [r3, #24]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f042 0208 	orr.w	r2, r2, #8
 8004612:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699a      	ldr	r2, [r3, #24]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f022 0204 	bic.w	r2, r2, #4
 8004622:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	6999      	ldr	r1, [r3, #24]
 800462a:	68bb      	ldr	r3, [r7, #8]
 800462c:	691a      	ldr	r2, [r3, #16]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	619a      	str	r2, [r3, #24]
      break;
 8004636:	e064      	b.n	8004702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	68b9      	ldr	r1, [r7, #8]
 800463e:	4618      	mov	r0, r3
 8004640:	f000 fa44 	bl	8004acc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	699a      	ldr	r2, [r3, #24]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004652:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	699a      	ldr	r2, [r3, #24]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004662:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6999      	ldr	r1, [r3, #24]
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	021a      	lsls	r2, r3, #8
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	619a      	str	r2, [r3, #24]
      break;
 8004678:	e043      	b.n	8004702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	68b9      	ldr	r1, [r7, #8]
 8004680:	4618      	mov	r0, r3
 8004682:	f000 fa8f 	bl	8004ba4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	69da      	ldr	r2, [r3, #28]
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f042 0208 	orr.w	r2, r2, #8
 8004694:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	69da      	ldr	r2, [r3, #28]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f022 0204 	bic.w	r2, r2, #4
 80046a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	69d9      	ldr	r1, [r3, #28]
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	691a      	ldr	r2, [r3, #16]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	430a      	orrs	r2, r1
 80046b6:	61da      	str	r2, [r3, #28]
      break;
 80046b8:	e023      	b.n	8004702 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68b9      	ldr	r1, [r7, #8]
 80046c0:	4618      	mov	r0, r3
 80046c2:	f000 fad9 	bl	8004c78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	69da      	ldr	r2, [r3, #28]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	69da      	ldr	r2, [r3, #28]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	69d9      	ldr	r1, [r3, #28]
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	691b      	ldr	r3, [r3, #16]
 80046f0:	021a      	lsls	r2, r3, #8
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	430a      	orrs	r2, r1
 80046f8:	61da      	str	r2, [r3, #28]
      break;
 80046fa:	e002      	b.n	8004702 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	75fb      	strb	r3, [r7, #23]
      break;
 8004700:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800470a:	7dfb      	ldrb	r3, [r7, #23]
}
 800470c:	4618      	mov	r0, r3
 800470e:	3718      	adds	r7, #24
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800471e:	2300      	movs	r3, #0
 8004720:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004728:	2b01      	cmp	r3, #1
 800472a:	d101      	bne.n	8004730 <HAL_TIM_ConfigClockSource+0x1c>
 800472c:	2302      	movs	r3, #2
 800472e:	e0b4      	b.n	800489a <HAL_TIM_ConfigClockSource+0x186>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2202      	movs	r2, #2
 800473c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800474e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004756:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004768:	d03e      	beq.n	80047e8 <HAL_TIM_ConfigClockSource+0xd4>
 800476a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800476e:	f200 8087 	bhi.w	8004880 <HAL_TIM_ConfigClockSource+0x16c>
 8004772:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004776:	f000 8086 	beq.w	8004886 <HAL_TIM_ConfigClockSource+0x172>
 800477a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800477e:	d87f      	bhi.n	8004880 <HAL_TIM_ConfigClockSource+0x16c>
 8004780:	2b70      	cmp	r3, #112	@ 0x70
 8004782:	d01a      	beq.n	80047ba <HAL_TIM_ConfigClockSource+0xa6>
 8004784:	2b70      	cmp	r3, #112	@ 0x70
 8004786:	d87b      	bhi.n	8004880 <HAL_TIM_ConfigClockSource+0x16c>
 8004788:	2b60      	cmp	r3, #96	@ 0x60
 800478a:	d050      	beq.n	800482e <HAL_TIM_ConfigClockSource+0x11a>
 800478c:	2b60      	cmp	r3, #96	@ 0x60
 800478e:	d877      	bhi.n	8004880 <HAL_TIM_ConfigClockSource+0x16c>
 8004790:	2b50      	cmp	r3, #80	@ 0x50
 8004792:	d03c      	beq.n	800480e <HAL_TIM_ConfigClockSource+0xfa>
 8004794:	2b50      	cmp	r3, #80	@ 0x50
 8004796:	d873      	bhi.n	8004880 <HAL_TIM_ConfigClockSource+0x16c>
 8004798:	2b40      	cmp	r3, #64	@ 0x40
 800479a:	d058      	beq.n	800484e <HAL_TIM_ConfigClockSource+0x13a>
 800479c:	2b40      	cmp	r3, #64	@ 0x40
 800479e:	d86f      	bhi.n	8004880 <HAL_TIM_ConfigClockSource+0x16c>
 80047a0:	2b30      	cmp	r3, #48	@ 0x30
 80047a2:	d064      	beq.n	800486e <HAL_TIM_ConfigClockSource+0x15a>
 80047a4:	2b30      	cmp	r3, #48	@ 0x30
 80047a6:	d86b      	bhi.n	8004880 <HAL_TIM_ConfigClockSource+0x16c>
 80047a8:	2b20      	cmp	r3, #32
 80047aa:	d060      	beq.n	800486e <HAL_TIM_ConfigClockSource+0x15a>
 80047ac:	2b20      	cmp	r3, #32
 80047ae:	d867      	bhi.n	8004880 <HAL_TIM_ConfigClockSource+0x16c>
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d05c      	beq.n	800486e <HAL_TIM_ConfigClockSource+0x15a>
 80047b4:	2b10      	cmp	r3, #16
 80047b6:	d05a      	beq.n	800486e <HAL_TIM_ConfigClockSource+0x15a>
 80047b8:	e062      	b.n	8004880 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047ca:	f000 fb1f 	bl	8004e0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	609a      	str	r2, [r3, #8]
      break;
 80047e6:	e04f      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047f8:	f000 fb08 	bl	8004e0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689a      	ldr	r2, [r3, #8]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800480a:	609a      	str	r2, [r3, #8]
      break;
 800480c:	e03c      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800481a:	461a      	mov	r2, r3
 800481c:	f000 fa7c 	bl	8004d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2150      	movs	r1, #80	@ 0x50
 8004826:	4618      	mov	r0, r3
 8004828:	f000 fad5 	bl	8004dd6 <TIM_ITRx_SetConfig>
      break;
 800482c:	e02c      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800483a:	461a      	mov	r2, r3
 800483c:	f000 fa9b 	bl	8004d76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2160      	movs	r1, #96	@ 0x60
 8004846:	4618      	mov	r0, r3
 8004848:	f000 fac5 	bl	8004dd6 <TIM_ITRx_SetConfig>
      break;
 800484c:	e01c      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800485a:	461a      	mov	r2, r3
 800485c:	f000 fa5c 	bl	8004d18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2140      	movs	r1, #64	@ 0x40
 8004866:	4618      	mov	r0, r3
 8004868:	f000 fab5 	bl	8004dd6 <TIM_ITRx_SetConfig>
      break;
 800486c:	e00c      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4619      	mov	r1, r3
 8004878:	4610      	mov	r0, r2
 800487a:	f000 faac 	bl	8004dd6 <TIM_ITRx_SetConfig>
      break;
 800487e:	e003      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	73fb      	strb	r3, [r7, #15]
      break;
 8004884:	e000      	b.n	8004888 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004886:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004898:	7bfb      	ldrb	r3, [r7, #15]
}
 800489a:	4618      	mov	r0, r3
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048aa:	bf00      	nop
 80048ac:	370c      	adds	r7, #12
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr

080048b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048b6:	b480      	push	{r7}
 80048b8:	b083      	sub	sp, #12
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048be:	bf00      	nop
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr

080048ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr

080048de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048de:	b480      	push	{r7}
 80048e0:	b083      	sub	sp, #12
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048e6:	bf00      	nop
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
	...

080048f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
 80048fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a37      	ldr	r2, [pc, #220]	@ (80049e4 <TIM_Base_SetConfig+0xf0>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d00f      	beq.n	800492c <TIM_Base_SetConfig+0x38>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004912:	d00b      	beq.n	800492c <TIM_Base_SetConfig+0x38>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a34      	ldr	r2, [pc, #208]	@ (80049e8 <TIM_Base_SetConfig+0xf4>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d007      	beq.n	800492c <TIM_Base_SetConfig+0x38>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a33      	ldr	r2, [pc, #204]	@ (80049ec <TIM_Base_SetConfig+0xf8>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d003      	beq.n	800492c <TIM_Base_SetConfig+0x38>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a32      	ldr	r2, [pc, #200]	@ (80049f0 <TIM_Base_SetConfig+0xfc>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d108      	bne.n	800493e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004932:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	4313      	orrs	r3, r2
 800493c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a28      	ldr	r2, [pc, #160]	@ (80049e4 <TIM_Base_SetConfig+0xf0>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d01b      	beq.n	800497e <TIM_Base_SetConfig+0x8a>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800494c:	d017      	beq.n	800497e <TIM_Base_SetConfig+0x8a>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a25      	ldr	r2, [pc, #148]	@ (80049e8 <TIM_Base_SetConfig+0xf4>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d013      	beq.n	800497e <TIM_Base_SetConfig+0x8a>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a24      	ldr	r2, [pc, #144]	@ (80049ec <TIM_Base_SetConfig+0xf8>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d00f      	beq.n	800497e <TIM_Base_SetConfig+0x8a>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a23      	ldr	r2, [pc, #140]	@ (80049f0 <TIM_Base_SetConfig+0xfc>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d00b      	beq.n	800497e <TIM_Base_SetConfig+0x8a>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a22      	ldr	r2, [pc, #136]	@ (80049f4 <TIM_Base_SetConfig+0x100>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d007      	beq.n	800497e <TIM_Base_SetConfig+0x8a>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a21      	ldr	r2, [pc, #132]	@ (80049f8 <TIM_Base_SetConfig+0x104>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d003      	beq.n	800497e <TIM_Base_SetConfig+0x8a>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a20      	ldr	r2, [pc, #128]	@ (80049fc <TIM_Base_SetConfig+0x108>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d108      	bne.n	8004990 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004984:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	68db      	ldr	r3, [r3, #12]
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	4313      	orrs	r3, r2
 800498e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	4313      	orrs	r3, r2
 800499c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	689a      	ldr	r2, [r3, #8]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a0c      	ldr	r2, [pc, #48]	@ (80049e4 <TIM_Base_SetConfig+0xf0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d103      	bne.n	80049be <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	691a      	ldr	r2, [r3, #16]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f043 0204 	orr.w	r2, r3, #4
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	601a      	str	r2, [r3, #0]
}
 80049d6:	bf00      	nop
 80049d8:	3714      	adds	r7, #20
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	40010000 	.word	0x40010000
 80049e8:	40000400 	.word	0x40000400
 80049ec:	40000800 	.word	0x40000800
 80049f0:	40000c00 	.word	0x40000c00
 80049f4:	40014000 	.word	0x40014000
 80049f8:	40014400 	.word	0x40014400
 80049fc:	40014800 	.word	0x40014800

08004a00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b087      	sub	sp, #28
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a1b      	ldr	r3, [r3, #32]
 8004a0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6a1b      	ldr	r3, [r3, #32]
 8004a14:	f023 0201 	bic.w	r2, r3, #1
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f023 0303 	bic.w	r3, r3, #3
 8004a36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f023 0302 	bic.w	r3, r3, #2
 8004a48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a1c      	ldr	r2, [pc, #112]	@ (8004ac8 <TIM_OC1_SetConfig+0xc8>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d10c      	bne.n	8004a76 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	f023 0308 	bic.w	r3, r3, #8
 8004a62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	68db      	ldr	r3, [r3, #12]
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	f023 0304 	bic.w	r3, r3, #4
 8004a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a13      	ldr	r2, [pc, #76]	@ (8004ac8 <TIM_OC1_SetConfig+0xc8>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d111      	bne.n	8004aa2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	693a      	ldr	r2, [r7, #16]
 8004a94:	4313      	orrs	r3, r2
 8004a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	693a      	ldr	r2, [r7, #16]
 8004aa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	685a      	ldr	r2, [r3, #4]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	697a      	ldr	r2, [r7, #20]
 8004aba:	621a      	str	r2, [r3, #32]
}
 8004abc:	bf00      	nop
 8004abe:	371c      	adds	r7, #28
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac6:	4770      	bx	lr
 8004ac8:	40010000 	.word	0x40010000

08004acc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b087      	sub	sp, #28
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	f023 0210 	bic.w	r2, r3, #16
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	685b      	ldr	r3, [r3, #4]
 8004aec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004afa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	021b      	lsls	r3, r3, #8
 8004b0a:	68fa      	ldr	r2, [r7, #12]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f023 0320 	bic.w	r3, r3, #32
 8004b16:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	011b      	lsls	r3, r3, #4
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a1e      	ldr	r2, [pc, #120]	@ (8004ba0 <TIM_OC2_SetConfig+0xd4>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d10d      	bne.n	8004b48 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	011b      	lsls	r3, r3, #4
 8004b3a:	697a      	ldr	r2, [r7, #20]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b46:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a15      	ldr	r2, [pc, #84]	@ (8004ba0 <TIM_OC2_SetConfig+0xd4>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d113      	bne.n	8004b78 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	693a      	ldr	r2, [r7, #16]
 8004b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	621a      	str	r2, [r3, #32]
}
 8004b92:	bf00      	nop
 8004b94:	371c      	adds	r7, #28
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	40010000 	.word	0x40010000

08004ba4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b087      	sub	sp, #28
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a1b      	ldr	r3, [r3, #32]
 8004bb8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f023 0303 	bic.w	r3, r3, #3
 8004bda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004bec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	021b      	lsls	r3, r3, #8
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8004c74 <TIM_OC3_SetConfig+0xd0>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d10d      	bne.n	8004c1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	021b      	lsls	r3, r3, #8
 8004c10:	697a      	ldr	r2, [r7, #20]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a14      	ldr	r2, [pc, #80]	@ (8004c74 <TIM_OC3_SetConfig+0xd0>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d113      	bne.n	8004c4e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004c34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	011b      	lsls	r3, r3, #4
 8004c3c:	693a      	ldr	r2, [r7, #16]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	699b      	ldr	r3, [r3, #24]
 8004c46:	011b      	lsls	r3, r3, #4
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	68fa      	ldr	r2, [r7, #12]
 8004c58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	685a      	ldr	r2, [r3, #4]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	621a      	str	r2, [r3, #32]
}
 8004c68:	bf00      	nop
 8004c6a:	371c      	adds	r7, #28
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr
 8004c74:	40010000 	.word	0x40010000

08004c78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	021b      	lsls	r3, r3, #8
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	031b      	lsls	r3, r3, #12
 8004cca:	693a      	ldr	r2, [r7, #16]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a10      	ldr	r2, [pc, #64]	@ (8004d14 <TIM_OC4_SetConfig+0x9c>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d109      	bne.n	8004cec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	019b      	lsls	r3, r3, #6
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	697a      	ldr	r2, [r7, #20]
 8004cf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	68fa      	ldr	r2, [r7, #12]
 8004cf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	685a      	ldr	r2, [r3, #4]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	621a      	str	r2, [r3, #32]
}
 8004d06:	bf00      	nop
 8004d08:	371c      	adds	r7, #28
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	40010000 	.word	0x40010000

08004d18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b087      	sub	sp, #28
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	f023 0201 	bic.w	r2, r3, #1
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	011b      	lsls	r3, r3, #4
 8004d48:	693a      	ldr	r2, [r7, #16]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	f023 030a 	bic.w	r3, r3, #10
 8004d54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	697a      	ldr	r2, [r7, #20]
 8004d68:	621a      	str	r2, [r3, #32]
}
 8004d6a:	bf00      	nop
 8004d6c:	371c      	adds	r7, #28
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d74:	4770      	bx	lr

08004d76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d76:	b480      	push	{r7}
 8004d78:	b087      	sub	sp, #28
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	60f8      	str	r0, [r7, #12]
 8004d7e:	60b9      	str	r1, [r7, #8]
 8004d80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	f023 0210 	bic.w	r2, r3, #16
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004da0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	031b      	lsls	r3, r3, #12
 8004da6:	693a      	ldr	r2, [r7, #16]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004db2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	011b      	lsls	r3, r3, #4
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	697a      	ldr	r2, [r7, #20]
 8004dc8:	621a      	str	r2, [r3, #32]
}
 8004dca:	bf00      	nop
 8004dcc:	371c      	adds	r7, #28
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd4:	4770      	bx	lr

08004dd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dd6:	b480      	push	{r7}
 8004dd8:	b085      	sub	sp, #20
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
 8004dde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004dee:	683a      	ldr	r2, [r7, #0]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f043 0307 	orr.w	r3, r3, #7
 8004df8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68fa      	ldr	r2, [r7, #12]
 8004dfe:	609a      	str	r2, [r3, #8]
}
 8004e00:	bf00      	nop
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b087      	sub	sp, #28
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
 8004e18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	021a      	lsls	r2, r3, #8
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	431a      	orrs	r2, r3
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	4313      	orrs	r3, r2
 8004e34:	697a      	ldr	r2, [r7, #20]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	697a      	ldr	r2, [r7, #20]
 8004e3e:	609a      	str	r2, [r3, #8]
}
 8004e40:	bf00      	nop
 8004e42:	371c      	adds	r7, #28
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d101      	bne.n	8004e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e60:	2302      	movs	r3, #2
 8004e62:	e050      	b.n	8004f06 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2202      	movs	r2, #2
 8004e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a1c      	ldr	r2, [pc, #112]	@ (8004f14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d018      	beq.n	8004eda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eb0:	d013      	beq.n	8004eda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a18      	ldr	r2, [pc, #96]	@ (8004f18 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d00e      	beq.n	8004eda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a16      	ldr	r2, [pc, #88]	@ (8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d009      	beq.n	8004eda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a15      	ldr	r2, [pc, #84]	@ (8004f20 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d004      	beq.n	8004eda <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a13      	ldr	r2, [pc, #76]	@ (8004f24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d10c      	bne.n	8004ef4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ee0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	68ba      	ldr	r2, [r7, #8]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68ba      	ldr	r2, [r7, #8]
 8004ef2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3714      	adds	r7, #20
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	40010000 	.word	0x40010000
 8004f18:	40000400 	.word	0x40000400
 8004f1c:	40000800 	.word	0x40000800
 8004f20:	40000c00 	.word	0x40000c00
 8004f24:	40014000 	.word	0x40014000

08004f28 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004f32:	2300      	movs	r3, #0
 8004f34:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d101      	bne.n	8004f44 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004f40:	2302      	movs	r3, #2
 8004f42:	e03d      	b.n	8004fc0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	68db      	ldr	r3, [r3, #12]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	691b      	ldr	r3, [r3, #16]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	695b      	ldr	r3, [r3, #20]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004fd4:	bf00      	nop
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004fe8:	bf00      	nop
 8004fea:	370c      	adds	r7, #12
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr

08004ff4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b085      	sub	sp, #20
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004ffe:	2300      	movs	r3, #0
 8005000:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005002:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005006:	2b84      	cmp	r3, #132	@ 0x84
 8005008:	d005      	beq.n	8005016 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800500a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	4413      	add	r3, r2
 8005012:	3303      	adds	r3, #3
 8005014:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005016:	68fb      	ldr	r3, [r7, #12]
}
 8005018:	4618      	mov	r0, r3
 800501a:	3714      	adds	r7, #20
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800502a:	f3ef 8305 	mrs	r3, IPSR
 800502e:	607b      	str	r3, [r7, #4]
  return(result);
 8005030:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005032:	2b00      	cmp	r3, #0
 8005034:	bf14      	ite	ne
 8005036:	2301      	movne	r3, #1
 8005038:	2300      	moveq	r3, #0
 800503a:	b2db      	uxtb	r3, r3
}
 800503c:	4618      	mov	r0, r3
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800504c:	f001 fb66 	bl	800671c <vTaskStartScheduler>
  
  return osOK;
 8005050:	2300      	movs	r3, #0
}
 8005052:	4618      	mov	r0, r3
 8005054:	bd80      	pop	{r7, pc}

08005056 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005056:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005058:	b089      	sub	sp, #36	@ 0x24
 800505a:	af04      	add	r7, sp, #16
 800505c:	6078      	str	r0, [r7, #4]
 800505e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	695b      	ldr	r3, [r3, #20]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d020      	beq.n	80050aa <osThreadCreate+0x54>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d01c      	beq.n	80050aa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685c      	ldr	r4, [r3, #4]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	691e      	ldr	r6, [r3, #16]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005082:	4618      	mov	r0, r3
 8005084:	f7ff ffb6 	bl	8004ff4 <makeFreeRtosPriority>
 8005088:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005092:	9202      	str	r2, [sp, #8]
 8005094:	9301      	str	r3, [sp, #4]
 8005096:	9100      	str	r1, [sp, #0]
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	4632      	mov	r2, r6
 800509c:	4629      	mov	r1, r5
 800509e:	4620      	mov	r0, r4
 80050a0:	f001 f956 	bl	8006350 <xTaskCreateStatic>
 80050a4:	4603      	mov	r3, r0
 80050a6:	60fb      	str	r3, [r7, #12]
 80050a8:	e01c      	b.n	80050e4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685c      	ldr	r4, [r3, #4]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80050b6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80050be:	4618      	mov	r0, r3
 80050c0:	f7ff ff98 	bl	8004ff4 <makeFreeRtosPriority>
 80050c4:	4602      	mov	r2, r0
 80050c6:	f107 030c 	add.w	r3, r7, #12
 80050ca:	9301      	str	r3, [sp, #4]
 80050cc:	9200      	str	r2, [sp, #0]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	4632      	mov	r2, r6
 80050d2:	4629      	mov	r1, r5
 80050d4:	4620      	mov	r0, r4
 80050d6:	f001 f99b 	bl	8006410 <xTaskCreate>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d001      	beq.n	80050e4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80050e0:	2300      	movs	r3, #0
 80050e2:	e000      	b.n	80050e6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80050e4:	68fb      	ldr	r3, [r7, #12]
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3714      	adds	r7, #20
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080050ee <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b084      	sub	sp, #16
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d001      	beq.n	8005104 <osDelay+0x16>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	e000      	b.n	8005106 <osDelay+0x18>
 8005104:	2301      	movs	r3, #1
 8005106:	4618      	mov	r0, r3
 8005108:	f001 fad2 	bl	80066b0 <vTaskDelay>
  
  return osOK;
 800510c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800510e:	4618      	mov	r0, r3
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}

08005116 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8005116:	b580      	push	{r7, lr}
 8005118:	b086      	sub	sp, #24
 800511a:	af00      	add	r7, sp, #0
 800511c:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	3303      	adds	r3, #3
 8005124:	f023 0303 	bic.w	r3, r3, #3
 8005128:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800512a:	2014      	movs	r0, #20
 800512c:	f002 fa76 	bl	800761c <pvPortMalloc>
 8005130:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d046      	beq.n	80051c6 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2200      	movs	r2, #0
 800514a:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4618      	mov	r0, r3
 8005152:	f002 fa63 	bl	800761c <pvPortMalloc>
 8005156:	4602      	mov	r2, r0
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d02b      	beq.n	80051bc <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	68fa      	ldr	r2, [r7, #12]
 800516a:	fb02 f303 	mul.w	r3, r2, r3
 800516e:	4618      	mov	r0, r3
 8005170:	f002 fa54 	bl	800761c <pvPortMalloc>
 8005174:	4602      	mov	r2, r0
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d011      	beq.n	80051a6 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8005182:	2300      	movs	r3, #0
 8005184:	613b      	str	r3, [r7, #16]
 8005186:	e008      	b.n	800519a <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	685a      	ldr	r2, [r3, #4]
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	4413      	add	r3, r2
 8005190:	2200      	movs	r2, #0
 8005192:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	3301      	adds	r3, #1
 8005198:	613b      	str	r3, [r7, #16]
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	693a      	ldr	r2, [r7, #16]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d3f1      	bcc.n	8005188 <osPoolCreate+0x72>
 80051a4:	e00f      	b.n	80051c6 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	4618      	mov	r0, r3
 80051ac:	f002 fb04 	bl	80077b8 <vPortFree>
        vPortFree(thePool);
 80051b0:	6978      	ldr	r0, [r7, #20]
 80051b2:	f002 fb01 	bl	80077b8 <vPortFree>
        thePool = NULL;
 80051b6:	2300      	movs	r3, #0
 80051b8:	617b      	str	r3, [r7, #20]
 80051ba:	e004      	b.n	80051c6 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 80051bc:	6978      	ldr	r0, [r7, #20]
 80051be:	f002 fafb 	bl	80077b8 <vPortFree>
      thePool = NULL;
 80051c2:	2300      	movs	r3, #0
 80051c4:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 80051c6:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3718      	adds	r7, #24
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}

080051d0 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b08a      	sub	sp, #40	@ 0x28
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 80051d8:	2300      	movs	r3, #0
 80051da:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 80051dc:	2300      	movs	r3, #0
 80051de:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 80051e0:	f7ff ff20 	bl	8005024 <inHandlerMode>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00e      	beq.n	8005208 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80051ea:	f3ef 8211 	mrs	r2, BASEPRI
 80051ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f2:	f383 8811 	msr	BASEPRI, r3
 80051f6:	f3bf 8f6f 	isb	sy
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	617a      	str	r2, [r7, #20]
 8005200:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005202:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8005204:	627b      	str	r3, [r7, #36]	@ 0x24
 8005206:	e001      	b.n	800520c <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8005208:	f002 f8e6 	bl	80073d8 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 800520c:	2300      	movs	r3, #0
 800520e:	61fb      	str	r3, [r7, #28]
 8005210:	e029      	b.n	8005266 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	691a      	ldr	r2, [r3, #16]
 8005216:	69fb      	ldr	r3, [r7, #28]
 8005218:	4413      	add	r3, r2
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	6892      	ldr	r2, [r2, #8]
 800521e:	fbb3 f1f2 	udiv	r1, r3, r2
 8005222:	fb01 f202 	mul.w	r2, r1, r2
 8005226:	1a9b      	subs	r3, r3, r2
 8005228:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	685a      	ldr	r2, [r3, #4]
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	4413      	add	r3, r2
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d113      	bne.n	8005260 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685a      	ldr	r2, [r3, #4]
 800523c:	69bb      	ldr	r3, [r7, #24]
 800523e:	4413      	add	r3, r2
 8005240:	2201      	movs	r2, #1
 8005242:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4619      	mov	r1, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	69ba      	ldr	r2, [r7, #24]
 8005250:	fb02 f303 	mul.w	r3, r2, r3
 8005254:	440b      	add	r3, r1
 8005256:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	69ba      	ldr	r2, [r7, #24]
 800525c:	611a      	str	r2, [r3, #16]
      break;
 800525e:	e007      	b.n	8005270 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	3301      	adds	r3, #1
 8005264:	61fb      	str	r3, [r7, #28]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	69fa      	ldr	r2, [r7, #28]
 800526c:	429a      	cmp	r2, r3
 800526e:	d3d0      	bcc.n	8005212 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8005270:	f7ff fed8 	bl	8005024 <inHandlerMode>
 8005274:	4603      	mov	r3, r0
 8005276:	2b00      	cmp	r3, #0
 8005278:	d005      	beq.n	8005286 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 800527a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527c:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005284:	e001      	b.n	800528a <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8005286:	f002 f8d9 	bl	800743c <vPortExitCritical>
  }
  
  return p;
 800528a:	6a3b      	ldr	r3, [r7, #32]
}
 800528c:	4618      	mov	r0, r3
 800528e:	3728      	adds	r7, #40	@ 0x28
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8005294:	b480      	push	{r7}
 8005296:	b085      	sub	sp, #20
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d101      	bne.n	80052a8 <osPoolFree+0x14>
    return osErrorParameter;
 80052a4:	2380      	movs	r3, #128	@ 0x80
 80052a6:	e030      	b.n	800530a <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d101      	bne.n	80052b2 <osPoolFree+0x1e>
    return osErrorParameter;
 80052ae:	2380      	movs	r3, #128	@ 0x80
 80052b0:	e02b      	b.n	800530a <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	683a      	ldr	r2, [r7, #0]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d201      	bcs.n	80052c0 <osPoolFree+0x2c>
    return osErrorParameter;
 80052bc:	2380      	movs	r3, #128	@ 0x80
 80052be:	e024      	b.n	800530a <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	6812      	ldr	r2, [r2, #0]
 80052c6:	1a9b      	subs	r3, r3, r2
 80052c8:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	68da      	ldr	r2, [r3, #12]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80052d4:	fb01 f202 	mul.w	r2, r1, r2
 80052d8:	1a9b      	subs	r3, r3, r2
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d001      	beq.n	80052e2 <osPoolFree+0x4e>
    return osErrorParameter;
 80052de:	2380      	movs	r3, #128	@ 0x80
 80052e0:	e013      	b.n	800530a <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ec:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d301      	bcc.n	80052fc <osPoolFree+0x68>
    return osErrorParameter;
 80052f8:	2380      	movs	r3, #128	@ 0x80
 80052fa:	e006      	b.n	800530a <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	4413      	add	r3, r2
 8005304:	2200      	movs	r2, #0
 8005306:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	3714      	adds	r7, #20
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8005316:	b590      	push	{r4, r7, lr}
 8005318:	b085      	sub	sp, #20
 800531a:	af02      	add	r7, sp, #8
 800531c:	6078      	str	r0, [r7, #4]
 800531e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d011      	beq.n	800534c <osMessageCreate+0x36>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d00d      	beq.n	800534c <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6818      	ldr	r0, [r3, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6859      	ldr	r1, [r3, #4]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689a      	ldr	r2, [r3, #8]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	2400      	movs	r4, #0
 8005342:	9400      	str	r4, [sp, #0]
 8005344:	f000 fb18 	bl	8005978 <xQueueGenericCreateStatic>
 8005348:	4603      	mov	r3, r0
 800534a:	e008      	b.n	800535e <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6818      	ldr	r0, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	4619      	mov	r1, r3
 8005358:	f000 fb8b 	bl	8005a72 <xQueueGenericCreate>
 800535c:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800535e:	4618      	mov	r0, r3
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	bd90      	pop	{r4, r7, pc}
	...

08005368 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b086      	sub	sp, #24
 800536c:	af00      	add	r7, sp, #0
 800536e:	60f8      	str	r0, [r7, #12]
 8005370:	60b9      	str	r1, [r7, #8]
 8005372:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8005374:	2300      	movs	r3, #0
 8005376:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d101      	bne.n	8005386 <osMessagePut+0x1e>
    ticks = 1;
 8005382:	2301      	movs	r3, #1
 8005384:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8005386:	f7ff fe4d 	bl	8005024 <inHandlerMode>
 800538a:	4603      	mov	r3, r0
 800538c:	2b00      	cmp	r3, #0
 800538e:	d018      	beq.n	80053c2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8005390:	f107 0210 	add.w	r2, r7, #16
 8005394:	f107 0108 	add.w	r1, r7, #8
 8005398:	2300      	movs	r3, #0
 800539a:	68f8      	ldr	r0, [r7, #12]
 800539c:	f000 fcc6 	bl	8005d2c <xQueueGenericSendFromISR>
 80053a0:	4603      	mov	r3, r0
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d001      	beq.n	80053aa <osMessagePut+0x42>
      return osErrorOS;
 80053a6:	23ff      	movs	r3, #255	@ 0xff
 80053a8:	e018      	b.n	80053dc <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d014      	beq.n	80053da <osMessagePut+0x72>
 80053b0:	4b0c      	ldr	r3, [pc, #48]	@ (80053e4 <osMessagePut+0x7c>)
 80053b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	f3bf 8f6f 	isb	sy
 80053c0:	e00b      	b.n	80053da <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80053c2:	f107 0108 	add.w	r1, r7, #8
 80053c6:	2300      	movs	r3, #0
 80053c8:	697a      	ldr	r2, [r7, #20]
 80053ca:	68f8      	ldr	r0, [r7, #12]
 80053cc:	f000 fbac 	bl	8005b28 <xQueueGenericSend>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d001      	beq.n	80053da <osMessagePut+0x72>
      return osErrorOS;
 80053d6:	23ff      	movs	r3, #255	@ 0xff
 80053d8:	e000      	b.n	80053dc <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3718      	adds	r7, #24
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	e000ed04 	.word	0xe000ed04

080053e8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80053e8:	b590      	push	{r4, r7, lr}
 80053ea:	b08b      	sub	sp, #44	@ 0x2c
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80053f8:	2300      	movs	r3, #0
 80053fa:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10a      	bne.n	8005418 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8005402:	2380      	movs	r3, #128	@ 0x80
 8005404:	617b      	str	r3, [r7, #20]
    return event;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	461c      	mov	r4, r3
 800540a:	f107 0314 	add.w	r3, r7, #20
 800540e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005412:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005416:	e054      	b.n	80054c2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8005418:	2300      	movs	r3, #0
 800541a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800541c:	2300      	movs	r3, #0
 800541e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005426:	d103      	bne.n	8005430 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8005428:	f04f 33ff 	mov.w	r3, #4294967295
 800542c:	627b      	str	r3, [r7, #36]	@ 0x24
 800542e:	e009      	b.n	8005444 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d006      	beq.n	8005444 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800543a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543c:	2b00      	cmp	r3, #0
 800543e:	d101      	bne.n	8005444 <osMessageGet+0x5c>
      ticks = 1;
 8005440:	2301      	movs	r3, #1
 8005442:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8005444:	f7ff fdee 	bl	8005024 <inHandlerMode>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d01c      	beq.n	8005488 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800544e:	f107 0220 	add.w	r2, r7, #32
 8005452:	f107 0314 	add.w	r3, r7, #20
 8005456:	3304      	adds	r3, #4
 8005458:	4619      	mov	r1, r3
 800545a:	68b8      	ldr	r0, [r7, #8]
 800545c:	f000 fde6 	bl	800602c <xQueueReceiveFromISR>
 8005460:	4603      	mov	r3, r0
 8005462:	2b01      	cmp	r3, #1
 8005464:	d102      	bne.n	800546c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8005466:	2310      	movs	r3, #16
 8005468:	617b      	str	r3, [r7, #20]
 800546a:	e001      	b.n	8005470 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800546c:	2300      	movs	r3, #0
 800546e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d01d      	beq.n	80054b2 <osMessageGet+0xca>
 8005476:	4b15      	ldr	r3, [pc, #84]	@ (80054cc <osMessageGet+0xe4>)
 8005478:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800547c:	601a      	str	r2, [r3, #0]
 800547e:	f3bf 8f4f 	dsb	sy
 8005482:	f3bf 8f6f 	isb	sy
 8005486:	e014      	b.n	80054b2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8005488:	f107 0314 	add.w	r3, r7, #20
 800548c:	3304      	adds	r3, #4
 800548e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005490:	4619      	mov	r1, r3
 8005492:	68b8      	ldr	r0, [r7, #8]
 8005494:	f000 fce8 	bl	8005e68 <xQueueReceive>
 8005498:	4603      	mov	r3, r0
 800549a:	2b01      	cmp	r3, #1
 800549c:	d102      	bne.n	80054a4 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800549e:	2310      	movs	r3, #16
 80054a0:	617b      	str	r3, [r7, #20]
 80054a2:	e006      	b.n	80054b2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80054a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d101      	bne.n	80054ae <osMessageGet+0xc6>
 80054aa:	2300      	movs	r3, #0
 80054ac:	e000      	b.n	80054b0 <osMessageGet+0xc8>
 80054ae:	2340      	movs	r3, #64	@ 0x40
 80054b0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	461c      	mov	r4, r3
 80054b6:	f107 0314 	add.w	r3, r7, #20
 80054ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80054be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80054c2:	68f8      	ldr	r0, [r7, #12]
 80054c4:	372c      	adds	r7, #44	@ 0x2c
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd90      	pop	{r4, r7, pc}
 80054ca:	bf00      	nop
 80054cc:	e000ed04 	.word	0xe000ed04

080054d0 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 80054d0:	b590      	push	{r4, r7, lr}
 80054d2:	b087      	sub	sp, #28
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	60fb      	str	r3, [r7, #12]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	613b      	str	r3, [r7, #16]
 80054e6:	2300      	movs	r3, #0
 80054e8:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	689c      	ldr	r4, [r3, #8]
 80054ee:	200c      	movs	r0, #12
 80054f0:	f002 f894 	bl	800761c <pvPortMalloc>
 80054f4:	4603      	mov	r3, r0
 80054f6:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d101      	bne.n	8005506 <osMailCreate+0x36>
    return NULL;
 8005502:	2300      	movs	r3, #0
 8005504:	e038      	b.n	8005578 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6818      	ldr	r0, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	689b      	ldr	r3, [r3, #8]
 8005518:	681c      	ldr	r4, [r3, #0]
 800551a:	2200      	movs	r2, #0
 800551c:	2104      	movs	r1, #4
 800551e:	f000 faa8 	bl	8005a72 <xQueueGenericCreate>
 8005522:	4603      	mov	r3, r0
 8005524:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d107      	bne.n	8005542 <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4618      	mov	r0, r3
 800553a:	f002 f93d 	bl	80077b8 <vPortFree>
    return NULL;
 800553e:	2300      	movs	r3, #0
 8005540:	e01a      	b.n	8005578 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	681c      	ldr	r4, [r3, #0]
 8005548:	f107 030c 	add.w	r3, r7, #12
 800554c:	4618      	mov	r0, r3
 800554e:	f7ff fde2 	bl	8005116 <osPoolCreate>
 8005552:	4603      	mov	r3, r0
 8005554:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d107      	bne.n	8005572 <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4618      	mov	r0, r3
 800556a:	f002 f925 	bl	80077b8 <vPortFree>
    return NULL;
 800556e:	2300      	movs	r3, #0
 8005570:	e002      	b.n	8005578 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8005578:	4618      	mov	r0, r3
 800557a:	371c      	adds	r7, #28
 800557c:	46bd      	mov	sp, r7
 800557e:	bd90      	pop	{r4, r7, pc}

08005580 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b084      	sub	sp, #16
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d101      	bne.n	8005594 <osMailAlloc+0x14>
    return NULL;
 8005590:	2300      	movs	r3, #0
 8005592:	e006      	b.n	80055a2 <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff fe19 	bl	80051d0 <osPoolAlloc>
 800559e:	60f8      	str	r0, [r7, #12]
  
  return p;
 80055a0:	68fb      	ldr	r3, [r7, #12]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3710      	adds	r7, #16
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
	...

080055ac <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
 80055b4:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <osMailPut+0x14>
    return osErrorParameter;
 80055bc:	2380      	movs	r3, #128	@ 0x80
 80055be:	e02c      	b.n	800561a <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 80055c0:	2300      	movs	r3, #0
 80055c2:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 80055c4:	f7ff fd2e 	bl	8005024 <inHandlerMode>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d018      	beq.n	8005600 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6858      	ldr	r0, [r3, #4]
 80055d2:	f107 020c 	add.w	r2, r7, #12
 80055d6:	4639      	mov	r1, r7
 80055d8:	2300      	movs	r3, #0
 80055da:	f000 fba7 	bl	8005d2c <xQueueGenericSendFromISR>
 80055de:	4603      	mov	r3, r0
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d001      	beq.n	80055e8 <osMailPut+0x3c>
      return osErrorOS;
 80055e4:	23ff      	movs	r3, #255	@ 0xff
 80055e6:	e018      	b.n	800561a <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d014      	beq.n	8005618 <osMailPut+0x6c>
 80055ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005624 <osMailPut+0x78>)
 80055f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055f4:	601a      	str	r2, [r3, #0]
 80055f6:	f3bf 8f4f 	dsb	sy
 80055fa:	f3bf 8f6f 	isb	sy
 80055fe:	e00b      	b.n	8005618 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6858      	ldr	r0, [r3, #4]
 8005604:	4639      	mov	r1, r7
 8005606:	2300      	movs	r3, #0
 8005608:	2200      	movs	r2, #0
 800560a:	f000 fa8d 	bl	8005b28 <xQueueGenericSend>
 800560e:	4603      	mov	r3, r0
 8005610:	2b01      	cmp	r3, #1
 8005612:	d001      	beq.n	8005618 <osMailPut+0x6c>
      return osErrorOS;
 8005614:	23ff      	movs	r3, #255	@ 0xff
 8005616:	e000      	b.n	800561a <osMailPut+0x6e>
    }
  }
  
  return osOK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3710      	adds	r7, #16
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}
 8005622:	bf00      	nop
 8005624:	e000ed04 	.word	0xe000ed04

08005628 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 8005628:	b590      	push	{r4, r7, lr}
 800562a:	b08b      	sub	sp, #44	@ 0x2c
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d10a      	bne.n	8005654 <osMailGet+0x2c>
    event.status = osErrorParameter;
 800563e:	2380      	movs	r3, #128	@ 0x80
 8005640:	617b      	str	r3, [r7, #20]
    return event;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	461c      	mov	r4, r3
 8005646:	f107 0314 	add.w	r3, r7, #20
 800564a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800564e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005652:	e056      	b.n	8005702 <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8005654:	2300      	movs	r3, #0
 8005656:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8005658:	2300      	movs	r3, #0
 800565a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005662:	d103      	bne.n	800566c <osMailGet+0x44>
    ticks = portMAX_DELAY;
 8005664:	f04f 33ff 	mov.w	r3, #4294967295
 8005668:	627b      	str	r3, [r7, #36]	@ 0x24
 800566a:	e009      	b.n	8005680 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d006      	beq.n	8005680 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8005676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005678:	2b00      	cmp	r3, #0
 800567a:	d101      	bne.n	8005680 <osMailGet+0x58>
      ticks = 1;
 800567c:	2301      	movs	r3, #1
 800567e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8005680:	f7ff fcd0 	bl	8005024 <inHandlerMode>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d01d      	beq.n	80056c6 <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	6858      	ldr	r0, [r3, #4]
 800568e:	f107 0220 	add.w	r2, r7, #32
 8005692:	f107 0314 	add.w	r3, r7, #20
 8005696:	3304      	adds	r3, #4
 8005698:	4619      	mov	r1, r3
 800569a:	f000 fcc7 	bl	800602c <xQueueReceiveFromISR>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d102      	bne.n	80056aa <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 80056a4:	2320      	movs	r3, #32
 80056a6:	617b      	str	r3, [r7, #20]
 80056a8:	e001      	b.n	80056ae <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 80056aa:	2300      	movs	r3, #0
 80056ac:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80056ae:	6a3b      	ldr	r3, [r7, #32]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d01e      	beq.n	80056f2 <osMailGet+0xca>
 80056b4:	4b15      	ldr	r3, [pc, #84]	@ (800570c <osMailGet+0xe4>)
 80056b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056ba:	601a      	str	r2, [r3, #0]
 80056bc:	f3bf 8f4f 	dsb	sy
 80056c0:	f3bf 8f6f 	isb	sy
 80056c4:	e015      	b.n	80056f2 <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	6858      	ldr	r0, [r3, #4]
 80056ca:	f107 0314 	add.w	r3, r7, #20
 80056ce:	3304      	adds	r3, #4
 80056d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056d2:	4619      	mov	r1, r3
 80056d4:	f000 fbc8 	bl	8005e68 <xQueueReceive>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d102      	bne.n	80056e4 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 80056de:	2320      	movs	r3, #32
 80056e0:	617b      	str	r3, [r7, #20]
 80056e2:	e006      	b.n	80056f2 <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80056e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d101      	bne.n	80056ee <osMailGet+0xc6>
 80056ea:	2300      	movs	r3, #0
 80056ec:	e000      	b.n	80056f0 <osMailGet+0xc8>
 80056ee:	2340      	movs	r3, #64	@ 0x40
 80056f0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	461c      	mov	r4, r3
 80056f6:	f107 0314 	add.w	r3, r7, #20
 80056fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80056fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	372c      	adds	r7, #44	@ 0x2c
 8005706:	46bd      	mov	sp, r7
 8005708:	bd90      	pop	{r4, r7, pc}
 800570a:	bf00      	nop
 800570c:	e000ed04 	.word	0xe000ed04

08005710 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d101      	bne.n	8005724 <osMailFree+0x14>
    return osErrorParameter;
 8005720:	2380      	movs	r3, #128	@ 0x80
 8005722:	e006      	b.n	8005732 <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	6839      	ldr	r1, [r7, #0]
 800572a:	4618      	mov	r0, r3
 800572c:	f7ff fdb2 	bl	8005294 <osPoolFree>
 8005730:	4603      	mov	r3, r0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3708      	adds	r7, #8
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800573a:	b480      	push	{r7}
 800573c:	b083      	sub	sp, #12
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f103 0208 	add.w	r2, r3, #8
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f04f 32ff 	mov.w	r2, #4294967295
 8005752:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f103 0208 	add.w	r2, r3, #8
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f103 0208 	add.w	r2, r3, #8
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800576e:	bf00      	nop
 8005770:	370c      	adds	r7, #12
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr

0800577a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800577a:	b480      	push	{r7}
 800577c:	b083      	sub	sp, #12
 800577e:	af00      	add	r7, sp, #0
 8005780:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	689a      	ldr	r2, [r3, #8]
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	683a      	ldr	r2, [r7, #0]
 80057be:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	687a      	ldr	r2, [r7, #4]
 80057c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	1c5a      	adds	r2, r3, #1
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	601a      	str	r2, [r3, #0]
}
 80057d0:	bf00      	nop
 80057d2:	3714      	adds	r7, #20
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f2:	d103      	bne.n	80057fc <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	60fb      	str	r3, [r7, #12]
 80057fa:	e00c      	b.n	8005816 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	3308      	adds	r3, #8
 8005800:	60fb      	str	r3, [r7, #12]
 8005802:	e002      	b.n	800580a <vListInsert+0x2e>
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	60fb      	str	r3, [r7, #12]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68ba      	ldr	r2, [r7, #8]
 8005812:	429a      	cmp	r2, r3
 8005814:	d2f6      	bcs.n	8005804 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	683a      	ldr	r2, [r7, #0]
 8005830:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	1c5a      	adds	r2, r3, #1
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	601a      	str	r2, [r3, #0]
}
 8005842:	bf00      	nop
 8005844:	3714      	adds	r7, #20
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr

0800584e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800584e:	b480      	push	{r7}
 8005850:	b085      	sub	sp, #20
 8005852:	af00      	add	r7, sp, #0
 8005854:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	6892      	ldr	r2, [r2, #8]
 8005864:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	6852      	ldr	r2, [r2, #4]
 800586e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	687a      	ldr	r2, [r7, #4]
 8005876:	429a      	cmp	r2, r3
 8005878:	d103      	bne.n	8005882 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689a      	ldr	r2, [r3, #8]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	1e5a      	subs	r2, r3, #1
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
	...

080058a4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d10b      	bne.n	80058d0 <xQueueGenericReset+0x2c>
	__asm volatile
 80058b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058bc:	f383 8811 	msr	BASEPRI, r3
 80058c0:	f3bf 8f6f 	isb	sy
 80058c4:	f3bf 8f4f 	dsb	sy
 80058c8:	60bb      	str	r3, [r7, #8]
}
 80058ca:	bf00      	nop
 80058cc:	bf00      	nop
 80058ce:	e7fd      	b.n	80058cc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80058d0:	f001 fd82 	bl	80073d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058dc:	68f9      	ldr	r1, [r7, #12]
 80058de:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80058e0:	fb01 f303 	mul.w	r3, r1, r3
 80058e4:	441a      	add	r2, r3
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005900:	3b01      	subs	r3, #1
 8005902:	68f9      	ldr	r1, [r7, #12]
 8005904:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005906:	fb01 f303 	mul.w	r3, r1, r3
 800590a:	441a      	add	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	22ff      	movs	r2, #255	@ 0xff
 8005914:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	22ff      	movs	r2, #255	@ 0xff
 800591c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d114      	bne.n	8005950 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d01a      	beq.n	8005964 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	3310      	adds	r3, #16
 8005932:	4618      	mov	r0, r3
 8005934:	f001 f94c 	bl	8006bd0 <xTaskRemoveFromEventList>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d012      	beq.n	8005964 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800593e:	4b0d      	ldr	r3, [pc, #52]	@ (8005974 <xQueueGenericReset+0xd0>)
 8005940:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005944:	601a      	str	r2, [r3, #0]
 8005946:	f3bf 8f4f 	dsb	sy
 800594a:	f3bf 8f6f 	isb	sy
 800594e:	e009      	b.n	8005964 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	3310      	adds	r3, #16
 8005954:	4618      	mov	r0, r3
 8005956:	f7ff fef0 	bl	800573a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	3324      	adds	r3, #36	@ 0x24
 800595e:	4618      	mov	r0, r3
 8005960:	f7ff feeb 	bl	800573a <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005964:	f001 fd6a 	bl	800743c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005968:	2301      	movs	r3, #1
}
 800596a:	4618      	mov	r0, r3
 800596c:	3710      	adds	r7, #16
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	e000ed04 	.word	0xe000ed04

08005978 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005978:	b580      	push	{r7, lr}
 800597a:	b08e      	sub	sp, #56	@ 0x38
 800597c:	af02      	add	r7, sp, #8
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
 8005984:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10b      	bne.n	80059a4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800598c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005990:	f383 8811 	msr	BASEPRI, r3
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800599e:	bf00      	nop
 80059a0:	bf00      	nop
 80059a2:	e7fd      	b.n	80059a0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10b      	bne.n	80059c2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80059aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ae:	f383 8811 	msr	BASEPRI, r3
 80059b2:	f3bf 8f6f 	isb	sy
 80059b6:	f3bf 8f4f 	dsb	sy
 80059ba:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80059bc:	bf00      	nop
 80059be:	bf00      	nop
 80059c0:	e7fd      	b.n	80059be <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d002      	beq.n	80059ce <xQueueGenericCreateStatic+0x56>
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d001      	beq.n	80059d2 <xQueueGenericCreateStatic+0x5a>
 80059ce:	2301      	movs	r3, #1
 80059d0:	e000      	b.n	80059d4 <xQueueGenericCreateStatic+0x5c>
 80059d2:	2300      	movs	r3, #0
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d10b      	bne.n	80059f0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80059d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059dc:	f383 8811 	msr	BASEPRI, r3
 80059e0:	f3bf 8f6f 	isb	sy
 80059e4:	f3bf 8f4f 	dsb	sy
 80059e8:	623b      	str	r3, [r7, #32]
}
 80059ea:	bf00      	nop
 80059ec:	bf00      	nop
 80059ee:	e7fd      	b.n	80059ec <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d102      	bne.n	80059fc <xQueueGenericCreateStatic+0x84>
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d101      	bne.n	8005a00 <xQueueGenericCreateStatic+0x88>
 80059fc:	2301      	movs	r3, #1
 80059fe:	e000      	b.n	8005a02 <xQueueGenericCreateStatic+0x8a>
 8005a00:	2300      	movs	r3, #0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10b      	bne.n	8005a1e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a0a:	f383 8811 	msr	BASEPRI, r3
 8005a0e:	f3bf 8f6f 	isb	sy
 8005a12:	f3bf 8f4f 	dsb	sy
 8005a16:	61fb      	str	r3, [r7, #28]
}
 8005a18:	bf00      	nop
 8005a1a:	bf00      	nop
 8005a1c:	e7fd      	b.n	8005a1a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005a1e:	2348      	movs	r3, #72	@ 0x48
 8005a20:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	2b48      	cmp	r3, #72	@ 0x48
 8005a26:	d00b      	beq.n	8005a40 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a2c:	f383 8811 	msr	BASEPRI, r3
 8005a30:	f3bf 8f6f 	isb	sy
 8005a34:	f3bf 8f4f 	dsb	sy
 8005a38:	61bb      	str	r3, [r7, #24]
}
 8005a3a:	bf00      	nop
 8005a3c:	bf00      	nop
 8005a3e:	e7fd      	b.n	8005a3c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005a40:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00d      	beq.n	8005a68 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005a54:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a5a:	9300      	str	r3, [sp, #0]
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	68b9      	ldr	r1, [r7, #8]
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f000 f840 	bl	8005ae8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3730      	adds	r7, #48	@ 0x30
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}

08005a72 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b08a      	sub	sp, #40	@ 0x28
 8005a76:	af02      	add	r7, sp, #8
 8005a78:	60f8      	str	r0, [r7, #12]
 8005a7a:	60b9      	str	r1, [r7, #8]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10b      	bne.n	8005a9e <xQueueGenericCreate+0x2c>
	__asm volatile
 8005a86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a8a:	f383 8811 	msr	BASEPRI, r3
 8005a8e:	f3bf 8f6f 	isb	sy
 8005a92:	f3bf 8f4f 	dsb	sy
 8005a96:	613b      	str	r3, [r7, #16]
}
 8005a98:	bf00      	nop
 8005a9a:	bf00      	nop
 8005a9c:	e7fd      	b.n	8005a9a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	68ba      	ldr	r2, [r7, #8]
 8005aa2:	fb02 f303 	mul.w	r3, r2, r3
 8005aa6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005aa8:	69fb      	ldr	r3, [r7, #28]
 8005aaa:	3348      	adds	r3, #72	@ 0x48
 8005aac:	4618      	mov	r0, r3
 8005aae:	f001 fdb5 	bl	800761c <pvPortMalloc>
 8005ab2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d011      	beq.n	8005ade <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	3348      	adds	r3, #72	@ 0x48
 8005ac2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005ac4:	69bb      	ldr	r3, [r7, #24]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005acc:	79fa      	ldrb	r2, [r7, #7]
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	697a      	ldr	r2, [r7, #20]
 8005ad6:	68b9      	ldr	r1, [r7, #8]
 8005ad8:	68f8      	ldr	r0, [r7, #12]
 8005ada:	f000 f805 	bl	8005ae8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005ade:	69bb      	ldr	r3, [r7, #24]
	}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3720      	adds	r7, #32
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
 8005af4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d103      	bne.n	8005b04 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	69ba      	ldr	r2, [r7, #24]
 8005b00:	601a      	str	r2, [r3, #0]
 8005b02:	e002      	b.n	8005b0a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005b0a:	69bb      	ldr	r3, [r7, #24]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	68ba      	ldr	r2, [r7, #8]
 8005b14:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005b16:	2101      	movs	r1, #1
 8005b18:	69b8      	ldr	r0, [r7, #24]
 8005b1a:	f7ff fec3 	bl	80058a4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005b1e:	bf00      	nop
 8005b20:	3710      	adds	r7, #16
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
	...

08005b28 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b08e      	sub	sp, #56	@ 0x38
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	607a      	str	r2, [r7, #4]
 8005b34:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005b36:	2300      	movs	r3, #0
 8005b38:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d10b      	bne.n	8005b5c <xQueueGenericSend+0x34>
	__asm volatile
 8005b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b48:	f383 8811 	msr	BASEPRI, r3
 8005b4c:	f3bf 8f6f 	isb	sy
 8005b50:	f3bf 8f4f 	dsb	sy
 8005b54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b56:	bf00      	nop
 8005b58:	bf00      	nop
 8005b5a:	e7fd      	b.n	8005b58 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d103      	bne.n	8005b6a <xQueueGenericSend+0x42>
 8005b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d101      	bne.n	8005b6e <xQueueGenericSend+0x46>
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e000      	b.n	8005b70 <xQueueGenericSend+0x48>
 8005b6e:	2300      	movs	r3, #0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10b      	bne.n	8005b8c <xQueueGenericSend+0x64>
	__asm volatile
 8005b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b78:	f383 8811 	msr	BASEPRI, r3
 8005b7c:	f3bf 8f6f 	isb	sy
 8005b80:	f3bf 8f4f 	dsb	sy
 8005b84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b86:	bf00      	nop
 8005b88:	bf00      	nop
 8005b8a:	e7fd      	b.n	8005b88 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	2b02      	cmp	r3, #2
 8005b90:	d103      	bne.n	8005b9a <xQueueGenericSend+0x72>
 8005b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d101      	bne.n	8005b9e <xQueueGenericSend+0x76>
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e000      	b.n	8005ba0 <xQueueGenericSend+0x78>
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d10b      	bne.n	8005bbc <xQueueGenericSend+0x94>
	__asm volatile
 8005ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba8:	f383 8811 	msr	BASEPRI, r3
 8005bac:	f3bf 8f6f 	isb	sy
 8005bb0:	f3bf 8f4f 	dsb	sy
 8005bb4:	623b      	str	r3, [r7, #32]
}
 8005bb6:	bf00      	nop
 8005bb8:	bf00      	nop
 8005bba:	e7fd      	b.n	8005bb8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005bbc:	f001 f9ce 	bl	8006f5c <xTaskGetSchedulerState>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d102      	bne.n	8005bcc <xQueueGenericSend+0xa4>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d101      	bne.n	8005bd0 <xQueueGenericSend+0xa8>
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e000      	b.n	8005bd2 <xQueueGenericSend+0xaa>
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d10b      	bne.n	8005bee <xQueueGenericSend+0xc6>
	__asm volatile
 8005bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bda:	f383 8811 	msr	BASEPRI, r3
 8005bde:	f3bf 8f6f 	isb	sy
 8005be2:	f3bf 8f4f 	dsb	sy
 8005be6:	61fb      	str	r3, [r7, #28]
}
 8005be8:	bf00      	nop
 8005bea:	bf00      	nop
 8005bec:	e7fd      	b.n	8005bea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005bee:	f001 fbf3 	bl	80073d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d302      	bcc.n	8005c04 <xQueueGenericSend+0xdc>
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	2b02      	cmp	r3, #2
 8005c02:	d129      	bne.n	8005c58 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c04:	683a      	ldr	r2, [r7, #0]
 8005c06:	68b9      	ldr	r1, [r7, #8]
 8005c08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c0a:	f000 fa91 	bl	8006130 <prvCopyDataToQueue>
 8005c0e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d010      	beq.n	8005c3a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c1a:	3324      	adds	r3, #36	@ 0x24
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f000 ffd7 	bl	8006bd0 <xTaskRemoveFromEventList>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d013      	beq.n	8005c50 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005c28:	4b3f      	ldr	r3, [pc, #252]	@ (8005d28 <xQueueGenericSend+0x200>)
 8005c2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c2e:	601a      	str	r2, [r3, #0]
 8005c30:	f3bf 8f4f 	dsb	sy
 8005c34:	f3bf 8f6f 	isb	sy
 8005c38:	e00a      	b.n	8005c50 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d007      	beq.n	8005c50 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005c40:	4b39      	ldr	r3, [pc, #228]	@ (8005d28 <xQueueGenericSend+0x200>)
 8005c42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c46:	601a      	str	r2, [r3, #0]
 8005c48:	f3bf 8f4f 	dsb	sy
 8005c4c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005c50:	f001 fbf4 	bl	800743c <vPortExitCritical>
				return pdPASS;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e063      	b.n	8005d20 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d103      	bne.n	8005c66 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005c5e:	f001 fbed 	bl	800743c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005c62:	2300      	movs	r3, #0
 8005c64:	e05c      	b.n	8005d20 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d106      	bne.n	8005c7a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005c6c:	f107 0314 	add.w	r3, r7, #20
 8005c70:	4618      	mov	r0, r3
 8005c72:	f001 f811 	bl	8006c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005c76:	2301      	movs	r3, #1
 8005c78:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005c7a:	f001 fbdf 	bl	800743c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005c7e:	f000 fdb7 	bl	80067f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005c82:	f001 fba9 	bl	80073d8 <vPortEnterCritical>
 8005c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c8c:	b25b      	sxtb	r3, r3
 8005c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c92:	d103      	bne.n	8005c9c <xQueueGenericSend+0x174>
 8005c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ca2:	b25b      	sxtb	r3, r3
 8005ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ca8:	d103      	bne.n	8005cb2 <xQueueGenericSend+0x18a>
 8005caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005cb2:	f001 fbc3 	bl	800743c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005cb6:	1d3a      	adds	r2, r7, #4
 8005cb8:	f107 0314 	add.w	r3, r7, #20
 8005cbc:	4611      	mov	r1, r2
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f001 f800 	bl	8006cc4 <xTaskCheckForTimeOut>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d124      	bne.n	8005d14 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005cca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ccc:	f000 fb28 	bl	8006320 <prvIsQueueFull>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d018      	beq.n	8005d08 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd8:	3310      	adds	r3, #16
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	4611      	mov	r1, r2
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f000 ff50 	bl	8006b84 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005ce4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ce6:	f000 fab3 	bl	8006250 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005cea:	f000 fd8f 	bl	800680c <xTaskResumeAll>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f47f af7c 	bne.w	8005bee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8005d28 <xQueueGenericSend+0x200>)
 8005cf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cfc:	601a      	str	r2, [r3, #0]
 8005cfe:	f3bf 8f4f 	dsb	sy
 8005d02:	f3bf 8f6f 	isb	sy
 8005d06:	e772      	b.n	8005bee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005d08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d0a:	f000 faa1 	bl	8006250 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d0e:	f000 fd7d 	bl	800680c <xTaskResumeAll>
 8005d12:	e76c      	b.n	8005bee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005d14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d16:	f000 fa9b 	bl	8006250 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d1a:	f000 fd77 	bl	800680c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005d1e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3738      	adds	r7, #56	@ 0x38
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	e000ed04 	.word	0xe000ed04

08005d2c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b090      	sub	sp, #64	@ 0x40
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
 8005d38:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10b      	bne.n	8005d5c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d48:	f383 8811 	msr	BASEPRI, r3
 8005d4c:	f3bf 8f6f 	isb	sy
 8005d50:	f3bf 8f4f 	dsb	sy
 8005d54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005d56:	bf00      	nop
 8005d58:	bf00      	nop
 8005d5a:	e7fd      	b.n	8005d58 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d103      	bne.n	8005d6a <xQueueGenericSendFromISR+0x3e>
 8005d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d101      	bne.n	8005d6e <xQueueGenericSendFromISR+0x42>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e000      	b.n	8005d70 <xQueueGenericSendFromISR+0x44>
 8005d6e:	2300      	movs	r3, #0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10b      	bne.n	8005d8c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d78:	f383 8811 	msr	BASEPRI, r3
 8005d7c:	f3bf 8f6f 	isb	sy
 8005d80:	f3bf 8f4f 	dsb	sy
 8005d84:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d86:	bf00      	nop
 8005d88:	bf00      	nop
 8005d8a:	e7fd      	b.n	8005d88 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d103      	bne.n	8005d9a <xQueueGenericSendFromISR+0x6e>
 8005d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d101      	bne.n	8005d9e <xQueueGenericSendFromISR+0x72>
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	e000      	b.n	8005da0 <xQueueGenericSendFromISR+0x74>
 8005d9e:	2300      	movs	r3, #0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d10b      	bne.n	8005dbc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da8:	f383 8811 	msr	BASEPRI, r3
 8005dac:	f3bf 8f6f 	isb	sy
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	623b      	str	r3, [r7, #32]
}
 8005db6:	bf00      	nop
 8005db8:	bf00      	nop
 8005dba:	e7fd      	b.n	8005db8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005dbc:	f001 fbec 	bl	8007598 <vPortValidateInterruptPriority>
	__asm volatile
 8005dc0:	f3ef 8211 	mrs	r2, BASEPRI
 8005dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc8:	f383 8811 	msr	BASEPRI, r3
 8005dcc:	f3bf 8f6f 	isb	sy
 8005dd0:	f3bf 8f4f 	dsb	sy
 8005dd4:	61fa      	str	r2, [r7, #28]
 8005dd6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8005dd8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005dda:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005ddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d302      	bcc.n	8005dee <xQueueGenericSendFromISR+0xc2>
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d12f      	bne.n	8005e4e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005df0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005df4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005dfe:	683a      	ldr	r2, [r7, #0]
 8005e00:	68b9      	ldr	r1, [r7, #8]
 8005e02:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005e04:	f000 f994 	bl	8006130 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005e08:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e10:	d112      	bne.n	8005e38 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d016      	beq.n	8005e48 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e1c:	3324      	adds	r3, #36	@ 0x24
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f000 fed6 	bl	8006bd0 <xTaskRemoveFromEventList>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00e      	beq.n	8005e48 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d00b      	beq.n	8005e48 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	601a      	str	r2, [r3, #0]
 8005e36:	e007      	b.n	8005e48 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005e38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005e3c:	3301      	adds	r3, #1
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	b25a      	sxtb	r2, r3
 8005e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005e4c:	e001      	b.n	8005e52 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e54:	617b      	str	r3, [r7, #20]
	__asm volatile
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	f383 8811 	msr	BASEPRI, r3
}
 8005e5c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3740      	adds	r7, #64	@ 0x40
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b08c      	sub	sp, #48	@ 0x30
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005e74:	2300      	movs	r3, #0
 8005e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d10b      	bne.n	8005e9a <xQueueReceive+0x32>
	__asm volatile
 8005e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e86:	f383 8811 	msr	BASEPRI, r3
 8005e8a:	f3bf 8f6f 	isb	sy
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	623b      	str	r3, [r7, #32]
}
 8005e94:	bf00      	nop
 8005e96:	bf00      	nop
 8005e98:	e7fd      	b.n	8005e96 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d103      	bne.n	8005ea8 <xQueueReceive+0x40>
 8005ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d101      	bne.n	8005eac <xQueueReceive+0x44>
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e000      	b.n	8005eae <xQueueReceive+0x46>
 8005eac:	2300      	movs	r3, #0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d10b      	bne.n	8005eca <xQueueReceive+0x62>
	__asm volatile
 8005eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb6:	f383 8811 	msr	BASEPRI, r3
 8005eba:	f3bf 8f6f 	isb	sy
 8005ebe:	f3bf 8f4f 	dsb	sy
 8005ec2:	61fb      	str	r3, [r7, #28]
}
 8005ec4:	bf00      	nop
 8005ec6:	bf00      	nop
 8005ec8:	e7fd      	b.n	8005ec6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005eca:	f001 f847 	bl	8006f5c <xTaskGetSchedulerState>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d102      	bne.n	8005eda <xQueueReceive+0x72>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d101      	bne.n	8005ede <xQueueReceive+0x76>
 8005eda:	2301      	movs	r3, #1
 8005edc:	e000      	b.n	8005ee0 <xQueueReceive+0x78>
 8005ede:	2300      	movs	r3, #0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d10b      	bne.n	8005efc <xQueueReceive+0x94>
	__asm volatile
 8005ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee8:	f383 8811 	msr	BASEPRI, r3
 8005eec:	f3bf 8f6f 	isb	sy
 8005ef0:	f3bf 8f4f 	dsb	sy
 8005ef4:	61bb      	str	r3, [r7, #24]
}
 8005ef6:	bf00      	nop
 8005ef8:	bf00      	nop
 8005efa:	e7fd      	b.n	8005ef8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005efc:	f001 fa6c 	bl	80073d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f04:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d01f      	beq.n	8005f4c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005f0c:	68b9      	ldr	r1, [r7, #8]
 8005f0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f10:	f000 f978 	bl	8006204 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f16:	1e5a      	subs	r2, r3, #1
 8005f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f1a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00f      	beq.n	8005f44 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f26:	3310      	adds	r3, #16
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f000 fe51 	bl	8006bd0 <xTaskRemoveFromEventList>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d007      	beq.n	8005f44 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005f34:	4b3c      	ldr	r3, [pc, #240]	@ (8006028 <xQueueReceive+0x1c0>)
 8005f36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f3a:	601a      	str	r2, [r3, #0]
 8005f3c:	f3bf 8f4f 	dsb	sy
 8005f40:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005f44:	f001 fa7a 	bl	800743c <vPortExitCritical>
				return pdPASS;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e069      	b.n	8006020 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d103      	bne.n	8005f5a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f52:	f001 fa73 	bl	800743c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005f56:	2300      	movs	r3, #0
 8005f58:	e062      	b.n	8006020 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d106      	bne.n	8005f6e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f60:	f107 0310 	add.w	r3, r7, #16
 8005f64:	4618      	mov	r0, r3
 8005f66:	f000 fe97 	bl	8006c98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005f6e:	f001 fa65 	bl	800743c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005f72:	f000 fc3d 	bl	80067f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005f76:	f001 fa2f 	bl	80073d8 <vPortEnterCritical>
 8005f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005f80:	b25b      	sxtb	r3, r3
 8005f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f86:	d103      	bne.n	8005f90 <xQueueReceive+0x128>
 8005f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f96:	b25b      	sxtb	r3, r3
 8005f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f9c:	d103      	bne.n	8005fa6 <xQueueReceive+0x13e>
 8005f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fa6:	f001 fa49 	bl	800743c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005faa:	1d3a      	adds	r2, r7, #4
 8005fac:	f107 0310 	add.w	r3, r7, #16
 8005fb0:	4611      	mov	r1, r2
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f000 fe86 	bl	8006cc4 <xTaskCheckForTimeOut>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d123      	bne.n	8006006 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005fbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fc0:	f000 f998 	bl	80062f4 <prvIsQueueEmpty>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d017      	beq.n	8005ffa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fcc:	3324      	adds	r3, #36	@ 0x24
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	4611      	mov	r1, r2
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f000 fdd6 	bl	8006b84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005fd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005fda:	f000 f939 	bl	8006250 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005fde:	f000 fc15 	bl	800680c <xTaskResumeAll>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d189      	bne.n	8005efc <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8006028 <xQueueReceive+0x1c0>)
 8005fea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fee:	601a      	str	r2, [r3, #0]
 8005ff0:	f3bf 8f4f 	dsb	sy
 8005ff4:	f3bf 8f6f 	isb	sy
 8005ff8:	e780      	b.n	8005efc <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005ffa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ffc:	f000 f928 	bl	8006250 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006000:	f000 fc04 	bl	800680c <xTaskResumeAll>
 8006004:	e77a      	b.n	8005efc <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006006:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006008:	f000 f922 	bl	8006250 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800600c:	f000 fbfe 	bl	800680c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006010:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006012:	f000 f96f 	bl	80062f4 <prvIsQueueEmpty>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	f43f af6f 	beq.w	8005efc <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800601e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006020:	4618      	mov	r0, r3
 8006022:	3730      	adds	r7, #48	@ 0x30
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}
 8006028:	e000ed04 	.word	0xe000ed04

0800602c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b08e      	sub	sp, #56	@ 0x38
 8006030:	af00      	add	r7, sp, #0
 8006032:	60f8      	str	r0, [r7, #12]
 8006034:	60b9      	str	r1, [r7, #8]
 8006036:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800603c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603e:	2b00      	cmp	r3, #0
 8006040:	d10b      	bne.n	800605a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8006042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006046:	f383 8811 	msr	BASEPRI, r3
 800604a:	f3bf 8f6f 	isb	sy
 800604e:	f3bf 8f4f 	dsb	sy
 8006052:	623b      	str	r3, [r7, #32]
}
 8006054:	bf00      	nop
 8006056:	bf00      	nop
 8006058:	e7fd      	b.n	8006056 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d103      	bne.n	8006068 <xQueueReceiveFromISR+0x3c>
 8006060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006064:	2b00      	cmp	r3, #0
 8006066:	d101      	bne.n	800606c <xQueueReceiveFromISR+0x40>
 8006068:	2301      	movs	r3, #1
 800606a:	e000      	b.n	800606e <xQueueReceiveFromISR+0x42>
 800606c:	2300      	movs	r3, #0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d10b      	bne.n	800608a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8006072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006076:	f383 8811 	msr	BASEPRI, r3
 800607a:	f3bf 8f6f 	isb	sy
 800607e:	f3bf 8f4f 	dsb	sy
 8006082:	61fb      	str	r3, [r7, #28]
}
 8006084:	bf00      	nop
 8006086:	bf00      	nop
 8006088:	e7fd      	b.n	8006086 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800608a:	f001 fa85 	bl	8007598 <vPortValidateInterruptPriority>
	__asm volatile
 800608e:	f3ef 8211 	mrs	r2, BASEPRI
 8006092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006096:	f383 8811 	msr	BASEPRI, r3
 800609a:	f3bf 8f6f 	isb	sy
 800609e:	f3bf 8f4f 	dsb	sy
 80060a2:	61ba      	str	r2, [r7, #24]
 80060a4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80060a6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80060a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80060aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ae:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80060b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d02f      	beq.n	8006116 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80060b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80060bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80060c0:	68b9      	ldr	r1, [r7, #8]
 80060c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060c4:	f000 f89e 	bl	8006204 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80060c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ca:	1e5a      	subs	r2, r3, #1
 80060cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ce:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80060d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80060d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d8:	d112      	bne.n	8006100 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80060da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060dc:	691b      	ldr	r3, [r3, #16]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d016      	beq.n	8006110 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80060e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e4:	3310      	adds	r3, #16
 80060e6:	4618      	mov	r0, r3
 80060e8:	f000 fd72 	bl	8006bd0 <xTaskRemoveFromEventList>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00e      	beq.n	8006110 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00b      	beq.n	8006110 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2201      	movs	r2, #1
 80060fc:	601a      	str	r2, [r3, #0]
 80060fe:	e007      	b.n	8006110 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006100:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006104:	3301      	adds	r3, #1
 8006106:	b2db      	uxtb	r3, r3
 8006108:	b25a      	sxtb	r2, r3
 800610a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800610c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006110:	2301      	movs	r3, #1
 8006112:	637b      	str	r3, [r7, #52]	@ 0x34
 8006114:	e001      	b.n	800611a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8006116:	2300      	movs	r3, #0
 8006118:	637b      	str	r3, [r7, #52]	@ 0x34
 800611a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800611c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	f383 8811 	msr	BASEPRI, r3
}
 8006124:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006126:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006128:	4618      	mov	r0, r3
 800612a:	3738      	adds	r7, #56	@ 0x38
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b086      	sub	sp, #24
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800613c:	2300      	movs	r3, #0
 800613e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006144:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800614a:	2b00      	cmp	r3, #0
 800614c:	d10d      	bne.n	800616a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d14d      	bne.n	80061f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	4618      	mov	r0, r3
 800615c:	f000 ff1c 	bl	8006f98 <xTaskPriorityDisinherit>
 8006160:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	609a      	str	r2, [r3, #8]
 8006168:	e043      	b.n	80061f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d119      	bne.n	80061a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6858      	ldr	r0, [r3, #4]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006178:	461a      	mov	r2, r3
 800617a:	68b9      	ldr	r1, [r7, #8]
 800617c:	f001 fd00 	bl	8007b80 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	685a      	ldr	r2, [r3, #4]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006188:	441a      	add	r2, r3
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	685a      	ldr	r2, [r3, #4]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	429a      	cmp	r2, r3
 8006198:	d32b      	bcc.n	80061f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	605a      	str	r2, [r3, #4]
 80061a2:	e026      	b.n	80061f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	68d8      	ldr	r0, [r3, #12]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ac:	461a      	mov	r2, r3
 80061ae:	68b9      	ldr	r1, [r7, #8]
 80061b0:	f001 fce6 	bl	8007b80 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	68da      	ldr	r2, [r3, #12]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061bc:	425b      	negs	r3, r3
 80061be:	441a      	add	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	68da      	ldr	r2, [r3, #12]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d207      	bcs.n	80061e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	689a      	ldr	r2, [r3, #8]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d8:	425b      	negs	r3, r3
 80061da:	441a      	add	r2, r3
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2b02      	cmp	r3, #2
 80061e4:	d105      	bne.n	80061f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d002      	beq.n	80061f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	3b01      	subs	r3, #1
 80061f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	1c5a      	adds	r2, r3, #1
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80061fa:	697b      	ldr	r3, [r7, #20]
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}

08006204 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b082      	sub	sp, #8
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
 800620c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006212:	2b00      	cmp	r3, #0
 8006214:	d018      	beq.n	8006248 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	68da      	ldr	r2, [r3, #12]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800621e:	441a      	add	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	68da      	ldr	r2, [r3, #12]
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	429a      	cmp	r2, r3
 800622e:	d303      	bcc.n	8006238 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	68d9      	ldr	r1, [r3, #12]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006240:	461a      	mov	r2, r3
 8006242:	6838      	ldr	r0, [r7, #0]
 8006244:	f001 fc9c 	bl	8007b80 <memcpy>
	}
}
 8006248:	bf00      	nop
 800624a:	3708      	adds	r7, #8
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006258:	f001 f8be 	bl	80073d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006262:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006264:	e011      	b.n	800628a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800626a:	2b00      	cmp	r3, #0
 800626c:	d012      	beq.n	8006294 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	3324      	adds	r3, #36	@ 0x24
 8006272:	4618      	mov	r0, r3
 8006274:	f000 fcac 	bl	8006bd0 <xTaskRemoveFromEventList>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d001      	beq.n	8006282 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800627e:	f000 fd85 	bl	8006d8c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006282:	7bfb      	ldrb	r3, [r7, #15]
 8006284:	3b01      	subs	r3, #1
 8006286:	b2db      	uxtb	r3, r3
 8006288:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800628a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800628e:	2b00      	cmp	r3, #0
 8006290:	dce9      	bgt.n	8006266 <prvUnlockQueue+0x16>
 8006292:	e000      	b.n	8006296 <prvUnlockQueue+0x46>
					break;
 8006294:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	22ff      	movs	r2, #255	@ 0xff
 800629a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800629e:	f001 f8cd 	bl	800743c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80062a2:	f001 f899 	bl	80073d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80062ae:	e011      	b.n	80062d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d012      	beq.n	80062de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	3310      	adds	r3, #16
 80062bc:	4618      	mov	r0, r3
 80062be:	f000 fc87 	bl	8006bd0 <xTaskRemoveFromEventList>
 80062c2:	4603      	mov	r3, r0
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d001      	beq.n	80062cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80062c8:	f000 fd60 	bl	8006d8c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80062cc:	7bbb      	ldrb	r3, [r7, #14]
 80062ce:	3b01      	subs	r3, #1
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80062d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	dce9      	bgt.n	80062b0 <prvUnlockQueue+0x60>
 80062dc:	e000      	b.n	80062e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80062de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	22ff      	movs	r2, #255	@ 0xff
 80062e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80062e8:	f001 f8a8 	bl	800743c <vPortExitCritical>
}
 80062ec:	bf00      	nop
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}

080062f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80062fc:	f001 f86c 	bl	80073d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006304:	2b00      	cmp	r3, #0
 8006306:	d102      	bne.n	800630e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006308:	2301      	movs	r3, #1
 800630a:	60fb      	str	r3, [r7, #12]
 800630c:	e001      	b.n	8006312 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800630e:	2300      	movs	r3, #0
 8006310:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006312:	f001 f893 	bl	800743c <vPortExitCritical>

	return xReturn;
 8006316:	68fb      	ldr	r3, [r7, #12]
}
 8006318:	4618      	mov	r0, r3
 800631a:	3710      	adds	r7, #16
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006328:	f001 f856 	bl	80073d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006334:	429a      	cmp	r2, r3
 8006336:	d102      	bne.n	800633e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006338:	2301      	movs	r3, #1
 800633a:	60fb      	str	r3, [r7, #12]
 800633c:	e001      	b.n	8006342 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800633e:	2300      	movs	r3, #0
 8006340:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006342:	f001 f87b 	bl	800743c <vPortExitCritical>

	return xReturn;
 8006346:	68fb      	ldr	r3, [r7, #12]
}
 8006348:	4618      	mov	r0, r3
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006350:	b580      	push	{r7, lr}
 8006352:	b08e      	sub	sp, #56	@ 0x38
 8006354:	af04      	add	r7, sp, #16
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
 800635c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800635e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006360:	2b00      	cmp	r3, #0
 8006362:	d10b      	bne.n	800637c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006368:	f383 8811 	msr	BASEPRI, r3
 800636c:	f3bf 8f6f 	isb	sy
 8006370:	f3bf 8f4f 	dsb	sy
 8006374:	623b      	str	r3, [r7, #32]
}
 8006376:	bf00      	nop
 8006378:	bf00      	nop
 800637a:	e7fd      	b.n	8006378 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800637c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10b      	bne.n	800639a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006386:	f383 8811 	msr	BASEPRI, r3
 800638a:	f3bf 8f6f 	isb	sy
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	61fb      	str	r3, [r7, #28]
}
 8006394:	bf00      	nop
 8006396:	bf00      	nop
 8006398:	e7fd      	b.n	8006396 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800639a:	23a0      	movs	r3, #160	@ 0xa0
 800639c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	2ba0      	cmp	r3, #160	@ 0xa0
 80063a2:	d00b      	beq.n	80063bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80063a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a8:	f383 8811 	msr	BASEPRI, r3
 80063ac:	f3bf 8f6f 	isb	sy
 80063b0:	f3bf 8f4f 	dsb	sy
 80063b4:	61bb      	str	r3, [r7, #24]
}
 80063b6:	bf00      	nop
 80063b8:	bf00      	nop
 80063ba:	e7fd      	b.n	80063b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80063bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80063be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d01e      	beq.n	8006402 <xTaskCreateStatic+0xb2>
 80063c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d01b      	beq.n	8006402 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80063ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80063ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80063d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d6:	2202      	movs	r2, #2
 80063d8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80063dc:	2300      	movs	r3, #0
 80063de:	9303      	str	r3, [sp, #12]
 80063e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e2:	9302      	str	r3, [sp, #8]
 80063e4:	f107 0314 	add.w	r3, r7, #20
 80063e8:	9301      	str	r3, [sp, #4]
 80063ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	68b9      	ldr	r1, [r7, #8]
 80063f4:	68f8      	ldr	r0, [r7, #12]
 80063f6:	f000 f851 	bl	800649c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80063fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80063fc:	f000 f8ee 	bl	80065dc <prvAddNewTaskToReadyList>
 8006400:	e001      	b.n	8006406 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006402:	2300      	movs	r3, #0
 8006404:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006406:	697b      	ldr	r3, [r7, #20]
	}
 8006408:	4618      	mov	r0, r3
 800640a:	3728      	adds	r7, #40	@ 0x28
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006410:	b580      	push	{r7, lr}
 8006412:	b08c      	sub	sp, #48	@ 0x30
 8006414:	af04      	add	r7, sp, #16
 8006416:	60f8      	str	r0, [r7, #12]
 8006418:	60b9      	str	r1, [r7, #8]
 800641a:	603b      	str	r3, [r7, #0]
 800641c:	4613      	mov	r3, r2
 800641e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006420:	88fb      	ldrh	r3, [r7, #6]
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	4618      	mov	r0, r3
 8006426:	f001 f8f9 	bl	800761c <pvPortMalloc>
 800642a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00e      	beq.n	8006450 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006432:	20a0      	movs	r0, #160	@ 0xa0
 8006434:	f001 f8f2 	bl	800761c <pvPortMalloc>
 8006438:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d003      	beq.n	8006448 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	697a      	ldr	r2, [r7, #20]
 8006444:	631a      	str	r2, [r3, #48]	@ 0x30
 8006446:	e005      	b.n	8006454 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006448:	6978      	ldr	r0, [r7, #20]
 800644a:	f001 f9b5 	bl	80077b8 <vPortFree>
 800644e:	e001      	b.n	8006454 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006450:	2300      	movs	r3, #0
 8006452:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d017      	beq.n	800648a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006462:	88fa      	ldrh	r2, [r7, #6]
 8006464:	2300      	movs	r3, #0
 8006466:	9303      	str	r3, [sp, #12]
 8006468:	69fb      	ldr	r3, [r7, #28]
 800646a:	9302      	str	r3, [sp, #8]
 800646c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800646e:	9301      	str	r3, [sp, #4]
 8006470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	68b9      	ldr	r1, [r7, #8]
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 f80f 	bl	800649c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800647e:	69f8      	ldr	r0, [r7, #28]
 8006480:	f000 f8ac 	bl	80065dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006484:	2301      	movs	r3, #1
 8006486:	61bb      	str	r3, [r7, #24]
 8006488:	e002      	b.n	8006490 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800648a:	f04f 33ff 	mov.w	r3, #4294967295
 800648e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006490:	69bb      	ldr	r3, [r7, #24]
	}
 8006492:	4618      	mov	r0, r3
 8006494:	3720      	adds	r7, #32
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
	...

0800649c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b088      	sub	sp, #32
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
 80064a8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80064aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80064b4:	3b01      	subs	r3, #1
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	4413      	add	r3, r2
 80064ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	f023 0307 	bic.w	r3, r3, #7
 80064c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80064c4:	69bb      	ldr	r3, [r7, #24]
 80064c6:	f003 0307 	and.w	r3, r3, #7
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00b      	beq.n	80064e6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80064ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d2:	f383 8811 	msr	BASEPRI, r3
 80064d6:	f3bf 8f6f 	isb	sy
 80064da:	f3bf 8f4f 	dsb	sy
 80064de:	617b      	str	r3, [r7, #20]
}
 80064e0:	bf00      	nop
 80064e2:	bf00      	nop
 80064e4:	e7fd      	b.n	80064e2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d01f      	beq.n	800652c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80064ec:	2300      	movs	r3, #0
 80064ee:	61fb      	str	r3, [r7, #28]
 80064f0:	e012      	b.n	8006518 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80064f2:	68ba      	ldr	r2, [r7, #8]
 80064f4:	69fb      	ldr	r3, [r7, #28]
 80064f6:	4413      	add	r3, r2
 80064f8:	7819      	ldrb	r1, [r3, #0]
 80064fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064fc:	69fb      	ldr	r3, [r7, #28]
 80064fe:	4413      	add	r3, r2
 8006500:	3334      	adds	r3, #52	@ 0x34
 8006502:	460a      	mov	r2, r1
 8006504:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	4413      	add	r3, r2
 800650c:	781b      	ldrb	r3, [r3, #0]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d006      	beq.n	8006520 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	3301      	adds	r3, #1
 8006516:	61fb      	str	r3, [r7, #28]
 8006518:	69fb      	ldr	r3, [r7, #28]
 800651a:	2b0f      	cmp	r3, #15
 800651c:	d9e9      	bls.n	80064f2 <prvInitialiseNewTask+0x56>
 800651e:	e000      	b.n	8006522 <prvInitialiseNewTask+0x86>
			{
				break;
 8006520:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800652a:	e003      	b.n	8006534 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800652c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652e:	2200      	movs	r2, #0
 8006530:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006536:	2b06      	cmp	r3, #6
 8006538:	d901      	bls.n	800653e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800653a:	2306      	movs	r3, #6
 800653c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800653e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006540:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006542:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006546:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006548:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800654a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800654c:	2200      	movs	r2, #0
 800654e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006552:	3304      	adds	r3, #4
 8006554:	4618      	mov	r0, r3
 8006556:	f7ff f910 	bl	800577a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800655a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800655c:	3318      	adds	r3, #24
 800655e:	4618      	mov	r0, r3
 8006560:	f7ff f90b 	bl	800577a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006566:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006568:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800656a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800656c:	f1c3 0207 	rsb	r2, r3, #7
 8006570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006572:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006576:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006578:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800657a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800657c:	2200      	movs	r2, #0
 800657e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006584:	2200      	movs	r2, #0
 8006586:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800658a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800658c:	334c      	adds	r3, #76	@ 0x4c
 800658e:	224c      	movs	r2, #76	@ 0x4c
 8006590:	2100      	movs	r1, #0
 8006592:	4618      	mov	r0, r3
 8006594:	f001 fa62 	bl	8007a5c <memset>
 8006598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800659a:	4a0d      	ldr	r2, [pc, #52]	@ (80065d0 <prvInitialiseNewTask+0x134>)
 800659c:	651a      	str	r2, [r3, #80]	@ 0x50
 800659e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a0:	4a0c      	ldr	r2, [pc, #48]	@ (80065d4 <prvInitialiseNewTask+0x138>)
 80065a2:	655a      	str	r2, [r3, #84]	@ 0x54
 80065a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065a6:	4a0c      	ldr	r2, [pc, #48]	@ (80065d8 <prvInitialiseNewTask+0x13c>)
 80065a8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80065aa:	683a      	ldr	r2, [r7, #0]
 80065ac:	68f9      	ldr	r1, [r7, #12]
 80065ae:	69b8      	ldr	r0, [r7, #24]
 80065b0:	f000 fde0 	bl	8007174 <pxPortInitialiseStack>
 80065b4:	4602      	mov	r2, r0
 80065b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80065ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d002      	beq.n	80065c6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80065c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80065c6:	bf00      	nop
 80065c8:	3720      	adds	r7, #32
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
 80065ce:	bf00      	nop
 80065d0:	200042d4 	.word	0x200042d4
 80065d4:	2000433c 	.word	0x2000433c
 80065d8:	200043a4 	.word	0x200043a4

080065dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b082      	sub	sp, #8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80065e4:	f000 fef8 	bl	80073d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80065e8:	4b2a      	ldr	r3, [pc, #168]	@ (8006694 <prvAddNewTaskToReadyList+0xb8>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	3301      	adds	r3, #1
 80065ee:	4a29      	ldr	r2, [pc, #164]	@ (8006694 <prvAddNewTaskToReadyList+0xb8>)
 80065f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80065f2:	4b29      	ldr	r3, [pc, #164]	@ (8006698 <prvAddNewTaskToReadyList+0xbc>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d109      	bne.n	800660e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80065fa:	4a27      	ldr	r2, [pc, #156]	@ (8006698 <prvAddNewTaskToReadyList+0xbc>)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006600:	4b24      	ldr	r3, [pc, #144]	@ (8006694 <prvAddNewTaskToReadyList+0xb8>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2b01      	cmp	r3, #1
 8006606:	d110      	bne.n	800662a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006608:	f000 fbe4 	bl	8006dd4 <prvInitialiseTaskLists>
 800660c:	e00d      	b.n	800662a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800660e:	4b23      	ldr	r3, [pc, #140]	@ (800669c <prvAddNewTaskToReadyList+0xc0>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d109      	bne.n	800662a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006616:	4b20      	ldr	r3, [pc, #128]	@ (8006698 <prvAddNewTaskToReadyList+0xbc>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006620:	429a      	cmp	r2, r3
 8006622:	d802      	bhi.n	800662a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006624:	4a1c      	ldr	r2, [pc, #112]	@ (8006698 <prvAddNewTaskToReadyList+0xbc>)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800662a:	4b1d      	ldr	r3, [pc, #116]	@ (80066a0 <prvAddNewTaskToReadyList+0xc4>)
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	3301      	adds	r3, #1
 8006630:	4a1b      	ldr	r2, [pc, #108]	@ (80066a0 <prvAddNewTaskToReadyList+0xc4>)
 8006632:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006638:	2201      	movs	r2, #1
 800663a:	409a      	lsls	r2, r3
 800663c:	4b19      	ldr	r3, [pc, #100]	@ (80066a4 <prvAddNewTaskToReadyList+0xc8>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4313      	orrs	r3, r2
 8006642:	4a18      	ldr	r2, [pc, #96]	@ (80066a4 <prvAddNewTaskToReadyList+0xc8>)
 8006644:	6013      	str	r3, [r2, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800664a:	4613      	mov	r3, r2
 800664c:	009b      	lsls	r3, r3, #2
 800664e:	4413      	add	r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	4a15      	ldr	r2, [pc, #84]	@ (80066a8 <prvAddNewTaskToReadyList+0xcc>)
 8006654:	441a      	add	r2, r3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	3304      	adds	r3, #4
 800665a:	4619      	mov	r1, r3
 800665c:	4610      	mov	r0, r2
 800665e:	f7ff f899 	bl	8005794 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006662:	f000 feeb 	bl	800743c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006666:	4b0d      	ldr	r3, [pc, #52]	@ (800669c <prvAddNewTaskToReadyList+0xc0>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00e      	beq.n	800668c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800666e:	4b0a      	ldr	r3, [pc, #40]	@ (8006698 <prvAddNewTaskToReadyList+0xbc>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006678:	429a      	cmp	r2, r3
 800667a:	d207      	bcs.n	800668c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800667c:	4b0b      	ldr	r3, [pc, #44]	@ (80066ac <prvAddNewTaskToReadyList+0xd0>)
 800667e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006682:	601a      	str	r2, [r3, #0]
 8006684:	f3bf 8f4f 	dsb	sy
 8006688:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800668c:	bf00      	nop
 800668e:	3708      	adds	r7, #8
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	20000680 	.word	0x20000680
 8006698:	20000580 	.word	0x20000580
 800669c:	2000068c 	.word	0x2000068c
 80066a0:	2000069c 	.word	0x2000069c
 80066a4:	20000688 	.word	0x20000688
 80066a8:	20000584 	.word	0x20000584
 80066ac:	e000ed04 	.word	0xe000ed04

080066b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b084      	sub	sp, #16
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80066b8:	2300      	movs	r3, #0
 80066ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d018      	beq.n	80066f4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80066c2:	4b14      	ldr	r3, [pc, #80]	@ (8006714 <vTaskDelay+0x64>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d00b      	beq.n	80066e2 <vTaskDelay+0x32>
	__asm volatile
 80066ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ce:	f383 8811 	msr	BASEPRI, r3
 80066d2:	f3bf 8f6f 	isb	sy
 80066d6:	f3bf 8f4f 	dsb	sy
 80066da:	60bb      	str	r3, [r7, #8]
}
 80066dc:	bf00      	nop
 80066de:	bf00      	nop
 80066e0:	e7fd      	b.n	80066de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80066e2:	f000 f885 	bl	80067f0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80066e6:	2100      	movs	r1, #0
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 fcdd 	bl	80070a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80066ee:	f000 f88d 	bl	800680c <xTaskResumeAll>
 80066f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d107      	bne.n	800670a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80066fa:	4b07      	ldr	r3, [pc, #28]	@ (8006718 <vTaskDelay+0x68>)
 80066fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006700:	601a      	str	r2, [r3, #0]
 8006702:	f3bf 8f4f 	dsb	sy
 8006706:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800670a:	bf00      	nop
 800670c:	3710      	adds	r7, #16
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}
 8006712:	bf00      	nop
 8006714:	200006a8 	.word	0x200006a8
 8006718:	e000ed04 	.word	0xe000ed04

0800671c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b08a      	sub	sp, #40	@ 0x28
 8006720:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006722:	2300      	movs	r3, #0
 8006724:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006726:	2300      	movs	r3, #0
 8006728:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800672a:	463a      	mov	r2, r7
 800672c:	1d39      	adds	r1, r7, #4
 800672e:	f107 0308 	add.w	r3, r7, #8
 8006732:	4618      	mov	r0, r3
 8006734:	f7f9 ff3a 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006738:	6839      	ldr	r1, [r7, #0]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	9202      	str	r2, [sp, #8]
 8006740:	9301      	str	r3, [sp, #4]
 8006742:	2300      	movs	r3, #0
 8006744:	9300      	str	r3, [sp, #0]
 8006746:	2300      	movs	r3, #0
 8006748:	460a      	mov	r2, r1
 800674a:	4921      	ldr	r1, [pc, #132]	@ (80067d0 <vTaskStartScheduler+0xb4>)
 800674c:	4821      	ldr	r0, [pc, #132]	@ (80067d4 <vTaskStartScheduler+0xb8>)
 800674e:	f7ff fdff 	bl	8006350 <xTaskCreateStatic>
 8006752:	4603      	mov	r3, r0
 8006754:	4a20      	ldr	r2, [pc, #128]	@ (80067d8 <vTaskStartScheduler+0xbc>)
 8006756:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006758:	4b1f      	ldr	r3, [pc, #124]	@ (80067d8 <vTaskStartScheduler+0xbc>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d002      	beq.n	8006766 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006760:	2301      	movs	r3, #1
 8006762:	617b      	str	r3, [r7, #20]
 8006764:	e001      	b.n	800676a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006766:	2300      	movs	r3, #0
 8006768:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800676a:	697b      	ldr	r3, [r7, #20]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d11b      	bne.n	80067a8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006774:	f383 8811 	msr	BASEPRI, r3
 8006778:	f3bf 8f6f 	isb	sy
 800677c:	f3bf 8f4f 	dsb	sy
 8006780:	613b      	str	r3, [r7, #16]
}
 8006782:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006784:	4b15      	ldr	r3, [pc, #84]	@ (80067dc <vTaskStartScheduler+0xc0>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	334c      	adds	r3, #76	@ 0x4c
 800678a:	4a15      	ldr	r2, [pc, #84]	@ (80067e0 <vTaskStartScheduler+0xc4>)
 800678c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800678e:	4b15      	ldr	r3, [pc, #84]	@ (80067e4 <vTaskStartScheduler+0xc8>)
 8006790:	f04f 32ff 	mov.w	r2, #4294967295
 8006794:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006796:	4b14      	ldr	r3, [pc, #80]	@ (80067e8 <vTaskStartScheduler+0xcc>)
 8006798:	2201      	movs	r2, #1
 800679a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800679c:	4b13      	ldr	r3, [pc, #76]	@ (80067ec <vTaskStartScheduler+0xd0>)
 800679e:	2200      	movs	r2, #0
 80067a0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80067a2:	f000 fd75 	bl	8007290 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80067a6:	e00f      	b.n	80067c8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067ae:	d10b      	bne.n	80067c8 <vTaskStartScheduler+0xac>
	__asm volatile
 80067b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b4:	f383 8811 	msr	BASEPRI, r3
 80067b8:	f3bf 8f6f 	isb	sy
 80067bc:	f3bf 8f4f 	dsb	sy
 80067c0:	60fb      	str	r3, [r7, #12]
}
 80067c2:	bf00      	nop
 80067c4:	bf00      	nop
 80067c6:	e7fd      	b.n	80067c4 <vTaskStartScheduler+0xa8>
}
 80067c8:	bf00      	nop
 80067ca:	3718      	adds	r7, #24
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}
 80067d0:	080085c4 	.word	0x080085c4
 80067d4:	08006da5 	.word	0x08006da5
 80067d8:	200006a4 	.word	0x200006a4
 80067dc:	20000580 	.word	0x20000580
 80067e0:	20000074 	.word	0x20000074
 80067e4:	200006a0 	.word	0x200006a0
 80067e8:	2000068c 	.word	0x2000068c
 80067ec:	20000684 	.word	0x20000684

080067f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80067f0:	b480      	push	{r7}
 80067f2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80067f4:	4b04      	ldr	r3, [pc, #16]	@ (8006808 <vTaskSuspendAll+0x18>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	3301      	adds	r3, #1
 80067fa:	4a03      	ldr	r2, [pc, #12]	@ (8006808 <vTaskSuspendAll+0x18>)
 80067fc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80067fe:	bf00      	nop
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr
 8006808:	200006a8 	.word	0x200006a8

0800680c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006812:	2300      	movs	r3, #0
 8006814:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006816:	2300      	movs	r3, #0
 8006818:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800681a:	4b42      	ldr	r3, [pc, #264]	@ (8006924 <xTaskResumeAll+0x118>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10b      	bne.n	800683a <xTaskResumeAll+0x2e>
	__asm volatile
 8006822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006826:	f383 8811 	msr	BASEPRI, r3
 800682a:	f3bf 8f6f 	isb	sy
 800682e:	f3bf 8f4f 	dsb	sy
 8006832:	603b      	str	r3, [r7, #0]
}
 8006834:	bf00      	nop
 8006836:	bf00      	nop
 8006838:	e7fd      	b.n	8006836 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800683a:	f000 fdcd 	bl	80073d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800683e:	4b39      	ldr	r3, [pc, #228]	@ (8006924 <xTaskResumeAll+0x118>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	3b01      	subs	r3, #1
 8006844:	4a37      	ldr	r2, [pc, #220]	@ (8006924 <xTaskResumeAll+0x118>)
 8006846:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006848:	4b36      	ldr	r3, [pc, #216]	@ (8006924 <xTaskResumeAll+0x118>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d161      	bne.n	8006914 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006850:	4b35      	ldr	r3, [pc, #212]	@ (8006928 <xTaskResumeAll+0x11c>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d05d      	beq.n	8006914 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006858:	e02e      	b.n	80068b8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800685a:	4b34      	ldr	r3, [pc, #208]	@ (800692c <xTaskResumeAll+0x120>)
 800685c:	68db      	ldr	r3, [r3, #12]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	3318      	adds	r3, #24
 8006866:	4618      	mov	r0, r3
 8006868:	f7fe fff1 	bl	800584e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	3304      	adds	r3, #4
 8006870:	4618      	mov	r0, r3
 8006872:	f7fe ffec 	bl	800584e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687a:	2201      	movs	r2, #1
 800687c:	409a      	lsls	r2, r3
 800687e:	4b2c      	ldr	r3, [pc, #176]	@ (8006930 <xTaskResumeAll+0x124>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4313      	orrs	r3, r2
 8006884:	4a2a      	ldr	r2, [pc, #168]	@ (8006930 <xTaskResumeAll+0x124>)
 8006886:	6013      	str	r3, [r2, #0]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800688c:	4613      	mov	r3, r2
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	4413      	add	r3, r2
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	4a27      	ldr	r2, [pc, #156]	@ (8006934 <xTaskResumeAll+0x128>)
 8006896:	441a      	add	r2, r3
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	3304      	adds	r3, #4
 800689c:	4619      	mov	r1, r3
 800689e:	4610      	mov	r0, r2
 80068a0:	f7fe ff78 	bl	8005794 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068a8:	4b23      	ldr	r3, [pc, #140]	@ (8006938 <xTaskResumeAll+0x12c>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068ae:	429a      	cmp	r2, r3
 80068b0:	d302      	bcc.n	80068b8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80068b2:	4b22      	ldr	r3, [pc, #136]	@ (800693c <xTaskResumeAll+0x130>)
 80068b4:	2201      	movs	r2, #1
 80068b6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068b8:	4b1c      	ldr	r3, [pc, #112]	@ (800692c <xTaskResumeAll+0x120>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1cc      	bne.n	800685a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d001      	beq.n	80068ca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80068c6:	f000 fb29 	bl	8006f1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80068ca:	4b1d      	ldr	r3, [pc, #116]	@ (8006940 <xTaskResumeAll+0x134>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d010      	beq.n	80068f8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80068d6:	f000 f837 	bl	8006948 <xTaskIncrementTick>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d002      	beq.n	80068e6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80068e0:	4b16      	ldr	r3, [pc, #88]	@ (800693c <xTaskResumeAll+0x130>)
 80068e2:	2201      	movs	r2, #1
 80068e4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	3b01      	subs	r3, #1
 80068ea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1f1      	bne.n	80068d6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80068f2:	4b13      	ldr	r3, [pc, #76]	@ (8006940 <xTaskResumeAll+0x134>)
 80068f4:	2200      	movs	r2, #0
 80068f6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80068f8:	4b10      	ldr	r3, [pc, #64]	@ (800693c <xTaskResumeAll+0x130>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d009      	beq.n	8006914 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006900:	2301      	movs	r3, #1
 8006902:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006904:	4b0f      	ldr	r3, [pc, #60]	@ (8006944 <xTaskResumeAll+0x138>)
 8006906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800690a:	601a      	str	r2, [r3, #0]
 800690c:	f3bf 8f4f 	dsb	sy
 8006910:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006914:	f000 fd92 	bl	800743c <vPortExitCritical>

	return xAlreadyYielded;
 8006918:	68bb      	ldr	r3, [r7, #8]
}
 800691a:	4618      	mov	r0, r3
 800691c:	3710      	adds	r7, #16
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop
 8006924:	200006a8 	.word	0x200006a8
 8006928:	20000680 	.word	0x20000680
 800692c:	20000640 	.word	0x20000640
 8006930:	20000688 	.word	0x20000688
 8006934:	20000584 	.word	0x20000584
 8006938:	20000580 	.word	0x20000580
 800693c:	20000694 	.word	0x20000694
 8006940:	20000690 	.word	0x20000690
 8006944:	e000ed04 	.word	0xe000ed04

08006948 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b086      	sub	sp, #24
 800694c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800694e:	2300      	movs	r3, #0
 8006950:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006952:	4b4f      	ldr	r3, [pc, #316]	@ (8006a90 <xTaskIncrementTick+0x148>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2b00      	cmp	r3, #0
 8006958:	f040 808f 	bne.w	8006a7a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800695c:	4b4d      	ldr	r3, [pc, #308]	@ (8006a94 <xTaskIncrementTick+0x14c>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	3301      	adds	r3, #1
 8006962:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006964:	4a4b      	ldr	r2, [pc, #300]	@ (8006a94 <xTaskIncrementTick+0x14c>)
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d121      	bne.n	80069b4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006970:	4b49      	ldr	r3, [pc, #292]	@ (8006a98 <xTaskIncrementTick+0x150>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00b      	beq.n	8006992 <xTaskIncrementTick+0x4a>
	__asm volatile
 800697a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697e:	f383 8811 	msr	BASEPRI, r3
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	f3bf 8f4f 	dsb	sy
 800698a:	603b      	str	r3, [r7, #0]
}
 800698c:	bf00      	nop
 800698e:	bf00      	nop
 8006990:	e7fd      	b.n	800698e <xTaskIncrementTick+0x46>
 8006992:	4b41      	ldr	r3, [pc, #260]	@ (8006a98 <xTaskIncrementTick+0x150>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	60fb      	str	r3, [r7, #12]
 8006998:	4b40      	ldr	r3, [pc, #256]	@ (8006a9c <xTaskIncrementTick+0x154>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a3e      	ldr	r2, [pc, #248]	@ (8006a98 <xTaskIncrementTick+0x150>)
 800699e:	6013      	str	r3, [r2, #0]
 80069a0:	4a3e      	ldr	r2, [pc, #248]	@ (8006a9c <xTaskIncrementTick+0x154>)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6013      	str	r3, [r2, #0]
 80069a6:	4b3e      	ldr	r3, [pc, #248]	@ (8006aa0 <xTaskIncrementTick+0x158>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	3301      	adds	r3, #1
 80069ac:	4a3c      	ldr	r2, [pc, #240]	@ (8006aa0 <xTaskIncrementTick+0x158>)
 80069ae:	6013      	str	r3, [r2, #0]
 80069b0:	f000 fab4 	bl	8006f1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80069b4:	4b3b      	ldr	r3, [pc, #236]	@ (8006aa4 <xTaskIncrementTick+0x15c>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	693a      	ldr	r2, [r7, #16]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d348      	bcc.n	8006a50 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80069be:	4b36      	ldr	r3, [pc, #216]	@ (8006a98 <xTaskIncrementTick+0x150>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d104      	bne.n	80069d2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069c8:	4b36      	ldr	r3, [pc, #216]	@ (8006aa4 <xTaskIncrementTick+0x15c>)
 80069ca:	f04f 32ff 	mov.w	r2, #4294967295
 80069ce:	601a      	str	r2, [r3, #0]
					break;
 80069d0:	e03e      	b.n	8006a50 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069d2:	4b31      	ldr	r3, [pc, #196]	@ (8006a98 <xTaskIncrementTick+0x150>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68db      	ldr	r3, [r3, #12]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80069e2:	693a      	ldr	r2, [r7, #16]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d203      	bcs.n	80069f2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80069ea:	4a2e      	ldr	r2, [pc, #184]	@ (8006aa4 <xTaskIncrementTick+0x15c>)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80069f0:	e02e      	b.n	8006a50 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	3304      	adds	r3, #4
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7fe ff29 	bl	800584e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d004      	beq.n	8006a0e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	3318      	adds	r3, #24
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f7fe ff20 	bl	800584e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a12:	2201      	movs	r2, #1
 8006a14:	409a      	lsls	r2, r3
 8006a16:	4b24      	ldr	r3, [pc, #144]	@ (8006aa8 <xTaskIncrementTick+0x160>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	4a22      	ldr	r2, [pc, #136]	@ (8006aa8 <xTaskIncrementTick+0x160>)
 8006a1e:	6013      	str	r3, [r2, #0]
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a24:	4613      	mov	r3, r2
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	4413      	add	r3, r2
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	4a1f      	ldr	r2, [pc, #124]	@ (8006aac <xTaskIncrementTick+0x164>)
 8006a2e:	441a      	add	r2, r3
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	3304      	adds	r3, #4
 8006a34:	4619      	mov	r1, r3
 8006a36:	4610      	mov	r0, r2
 8006a38:	f7fe feac 	bl	8005794 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a40:	4b1b      	ldr	r3, [pc, #108]	@ (8006ab0 <xTaskIncrementTick+0x168>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d3b9      	bcc.n	80069be <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a4e:	e7b6      	b.n	80069be <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006a50:	4b17      	ldr	r3, [pc, #92]	@ (8006ab0 <xTaskIncrementTick+0x168>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a56:	4915      	ldr	r1, [pc, #84]	@ (8006aac <xTaskIncrementTick+0x164>)
 8006a58:	4613      	mov	r3, r2
 8006a5a:	009b      	lsls	r3, r3, #2
 8006a5c:	4413      	add	r3, r2
 8006a5e:	009b      	lsls	r3, r3, #2
 8006a60:	440b      	add	r3, r1
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d901      	bls.n	8006a6c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006a6c:	4b11      	ldr	r3, [pc, #68]	@ (8006ab4 <xTaskIncrementTick+0x16c>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d007      	beq.n	8006a84 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006a74:	2301      	movs	r3, #1
 8006a76:	617b      	str	r3, [r7, #20]
 8006a78:	e004      	b.n	8006a84 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006a7a:	4b0f      	ldr	r3, [pc, #60]	@ (8006ab8 <xTaskIncrementTick+0x170>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	3301      	adds	r3, #1
 8006a80:	4a0d      	ldr	r2, [pc, #52]	@ (8006ab8 <xTaskIncrementTick+0x170>)
 8006a82:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006a84:	697b      	ldr	r3, [r7, #20]
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3718      	adds	r7, #24
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
 8006a8e:	bf00      	nop
 8006a90:	200006a8 	.word	0x200006a8
 8006a94:	20000684 	.word	0x20000684
 8006a98:	20000638 	.word	0x20000638
 8006a9c:	2000063c 	.word	0x2000063c
 8006aa0:	20000698 	.word	0x20000698
 8006aa4:	200006a0 	.word	0x200006a0
 8006aa8:	20000688 	.word	0x20000688
 8006aac:	20000584 	.word	0x20000584
 8006ab0:	20000580 	.word	0x20000580
 8006ab4:	20000694 	.word	0x20000694
 8006ab8:	20000690 	.word	0x20000690

08006abc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006abc:	b480      	push	{r7}
 8006abe:	b087      	sub	sp, #28
 8006ac0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006ac2:	4b2a      	ldr	r3, [pc, #168]	@ (8006b6c <vTaskSwitchContext+0xb0>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d003      	beq.n	8006ad2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006aca:	4b29      	ldr	r3, [pc, #164]	@ (8006b70 <vTaskSwitchContext+0xb4>)
 8006acc:	2201      	movs	r2, #1
 8006ace:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ad0:	e045      	b.n	8006b5e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006ad2:	4b27      	ldr	r3, [pc, #156]	@ (8006b70 <vTaskSwitchContext+0xb4>)
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ad8:	4b26      	ldr	r3, [pc, #152]	@ (8006b74 <vTaskSwitchContext+0xb8>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	fab3 f383 	clz	r3, r3
 8006ae4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006ae6:	7afb      	ldrb	r3, [r7, #11]
 8006ae8:	f1c3 031f 	rsb	r3, r3, #31
 8006aec:	617b      	str	r3, [r7, #20]
 8006aee:	4922      	ldr	r1, [pc, #136]	@ (8006b78 <vTaskSwitchContext+0xbc>)
 8006af0:	697a      	ldr	r2, [r7, #20]
 8006af2:	4613      	mov	r3, r2
 8006af4:	009b      	lsls	r3, r3, #2
 8006af6:	4413      	add	r3, r2
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	440b      	add	r3, r1
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d10b      	bne.n	8006b1a <vTaskSwitchContext+0x5e>
	__asm volatile
 8006b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b06:	f383 8811 	msr	BASEPRI, r3
 8006b0a:	f3bf 8f6f 	isb	sy
 8006b0e:	f3bf 8f4f 	dsb	sy
 8006b12:	607b      	str	r3, [r7, #4]
}
 8006b14:	bf00      	nop
 8006b16:	bf00      	nop
 8006b18:	e7fd      	b.n	8006b16 <vTaskSwitchContext+0x5a>
 8006b1a:	697a      	ldr	r2, [r7, #20]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	4413      	add	r3, r2
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	4a14      	ldr	r2, [pc, #80]	@ (8006b78 <vTaskSwitchContext+0xbc>)
 8006b26:	4413      	add	r3, r2
 8006b28:	613b      	str	r3, [r7, #16]
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	605a      	str	r2, [r3, #4]
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	3308      	adds	r3, #8
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d104      	bne.n	8006b4a <vTaskSwitchContext+0x8e>
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	685a      	ldr	r2, [r3, #4]
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	605a      	str	r2, [r3, #4]
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	4a0a      	ldr	r2, [pc, #40]	@ (8006b7c <vTaskSwitchContext+0xc0>)
 8006b52:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006b54:	4b09      	ldr	r3, [pc, #36]	@ (8006b7c <vTaskSwitchContext+0xc0>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	334c      	adds	r3, #76	@ 0x4c
 8006b5a:	4a09      	ldr	r2, [pc, #36]	@ (8006b80 <vTaskSwitchContext+0xc4>)
 8006b5c:	6013      	str	r3, [r2, #0]
}
 8006b5e:	bf00      	nop
 8006b60:	371c      	adds	r7, #28
 8006b62:	46bd      	mov	sp, r7
 8006b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b68:	4770      	bx	lr
 8006b6a:	bf00      	nop
 8006b6c:	200006a8 	.word	0x200006a8
 8006b70:	20000694 	.word	0x20000694
 8006b74:	20000688 	.word	0x20000688
 8006b78:	20000584 	.word	0x20000584
 8006b7c:	20000580 	.word	0x20000580
 8006b80:	20000074 	.word	0x20000074

08006b84 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b084      	sub	sp, #16
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d10b      	bne.n	8006bac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b98:	f383 8811 	msr	BASEPRI, r3
 8006b9c:	f3bf 8f6f 	isb	sy
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	60fb      	str	r3, [r7, #12]
}
 8006ba6:	bf00      	nop
 8006ba8:	bf00      	nop
 8006baa:	e7fd      	b.n	8006ba8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006bac:	4b07      	ldr	r3, [pc, #28]	@ (8006bcc <vTaskPlaceOnEventList+0x48>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	3318      	adds	r3, #24
 8006bb2:	4619      	mov	r1, r3
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f7fe fe11 	bl	80057dc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006bba:	2101      	movs	r1, #1
 8006bbc:	6838      	ldr	r0, [r7, #0]
 8006bbe:	f000 fa73 	bl	80070a8 <prvAddCurrentTaskToDelayedList>
}
 8006bc2:	bf00      	nop
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	20000580 	.word	0x20000580

08006bd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b086      	sub	sp, #24
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d10b      	bne.n	8006bfe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bea:	f383 8811 	msr	BASEPRI, r3
 8006bee:	f3bf 8f6f 	isb	sy
 8006bf2:	f3bf 8f4f 	dsb	sy
 8006bf6:	60fb      	str	r3, [r7, #12]
}
 8006bf8:	bf00      	nop
 8006bfa:	bf00      	nop
 8006bfc:	e7fd      	b.n	8006bfa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	3318      	adds	r3, #24
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7fe fe23 	bl	800584e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c08:	4b1d      	ldr	r3, [pc, #116]	@ (8006c80 <xTaskRemoveFromEventList+0xb0>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d11c      	bne.n	8006c4a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	3304      	adds	r3, #4
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7fe fe1a 	bl	800584e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c1e:	2201      	movs	r2, #1
 8006c20:	409a      	lsls	r2, r3
 8006c22:	4b18      	ldr	r3, [pc, #96]	@ (8006c84 <xTaskRemoveFromEventList+0xb4>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	4a16      	ldr	r2, [pc, #88]	@ (8006c84 <xTaskRemoveFromEventList+0xb4>)
 8006c2a:	6013      	str	r3, [r2, #0]
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c30:	4613      	mov	r3, r2
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	4413      	add	r3, r2
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	4a13      	ldr	r2, [pc, #76]	@ (8006c88 <xTaskRemoveFromEventList+0xb8>)
 8006c3a:	441a      	add	r2, r3
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	3304      	adds	r3, #4
 8006c40:	4619      	mov	r1, r3
 8006c42:	4610      	mov	r0, r2
 8006c44:	f7fe fda6 	bl	8005794 <vListInsertEnd>
 8006c48:	e005      	b.n	8006c56 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	3318      	adds	r3, #24
 8006c4e:	4619      	mov	r1, r3
 8006c50:	480e      	ldr	r0, [pc, #56]	@ (8006c8c <xTaskRemoveFromEventList+0xbc>)
 8006c52:	f7fe fd9f 	bl	8005794 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006c90 <xTaskRemoveFromEventList+0xc0>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d905      	bls.n	8006c70 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006c64:	2301      	movs	r3, #1
 8006c66:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006c68:	4b0a      	ldr	r3, [pc, #40]	@ (8006c94 <xTaskRemoveFromEventList+0xc4>)
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	601a      	str	r2, [r3, #0]
 8006c6e:	e001      	b.n	8006c74 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006c70:	2300      	movs	r3, #0
 8006c72:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006c74:	697b      	ldr	r3, [r7, #20]
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3718      	adds	r7, #24
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}
 8006c7e:	bf00      	nop
 8006c80:	200006a8 	.word	0x200006a8
 8006c84:	20000688 	.word	0x20000688
 8006c88:	20000584 	.word	0x20000584
 8006c8c:	20000640 	.word	0x20000640
 8006c90:	20000580 	.word	0x20000580
 8006c94:	20000694 	.word	0x20000694

08006c98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006ca0:	4b06      	ldr	r3, [pc, #24]	@ (8006cbc <vTaskInternalSetTimeOutState+0x24>)
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006ca8:	4b05      	ldr	r3, [pc, #20]	@ (8006cc0 <vTaskInternalSetTimeOutState+0x28>)
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	605a      	str	r2, [r3, #4]
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr
 8006cbc:	20000698 	.word	0x20000698
 8006cc0:	20000684 	.word	0x20000684

08006cc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b088      	sub	sp, #32
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d10b      	bne.n	8006cec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cd8:	f383 8811 	msr	BASEPRI, r3
 8006cdc:	f3bf 8f6f 	isb	sy
 8006ce0:	f3bf 8f4f 	dsb	sy
 8006ce4:	613b      	str	r3, [r7, #16]
}
 8006ce6:	bf00      	nop
 8006ce8:	bf00      	nop
 8006cea:	e7fd      	b.n	8006ce8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d10b      	bne.n	8006d0a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cf6:	f383 8811 	msr	BASEPRI, r3
 8006cfa:	f3bf 8f6f 	isb	sy
 8006cfe:	f3bf 8f4f 	dsb	sy
 8006d02:	60fb      	str	r3, [r7, #12]
}
 8006d04:	bf00      	nop
 8006d06:	bf00      	nop
 8006d08:	e7fd      	b.n	8006d06 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006d0a:	f000 fb65 	bl	80073d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8006d84 <xTaskCheckForTimeOut+0xc0>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	69ba      	ldr	r2, [r7, #24]
 8006d1a:	1ad3      	subs	r3, r2, r3
 8006d1c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d26:	d102      	bne.n	8006d2e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	61fb      	str	r3, [r7, #28]
 8006d2c:	e023      	b.n	8006d76 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681a      	ldr	r2, [r3, #0]
 8006d32:	4b15      	ldr	r3, [pc, #84]	@ (8006d88 <xTaskCheckForTimeOut+0xc4>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d007      	beq.n	8006d4a <xTaskCheckForTimeOut+0x86>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	69ba      	ldr	r2, [r7, #24]
 8006d40:	429a      	cmp	r2, r3
 8006d42:	d302      	bcc.n	8006d4a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006d44:	2301      	movs	r3, #1
 8006d46:	61fb      	str	r3, [r7, #28]
 8006d48:	e015      	b.n	8006d76 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	697a      	ldr	r2, [r7, #20]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d20b      	bcs.n	8006d6c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	1ad2      	subs	r2, r2, r3
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f7ff ff99 	bl	8006c98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006d66:	2300      	movs	r3, #0
 8006d68:	61fb      	str	r3, [r7, #28]
 8006d6a:	e004      	b.n	8006d76 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006d72:	2301      	movs	r3, #1
 8006d74:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006d76:	f000 fb61 	bl	800743c <vPortExitCritical>

	return xReturn;
 8006d7a:	69fb      	ldr	r3, [r7, #28]
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3720      	adds	r7, #32
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	20000684 	.word	0x20000684
 8006d88:	20000698 	.word	0x20000698

08006d8c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006d90:	4b03      	ldr	r3, [pc, #12]	@ (8006da0 <vTaskMissedYield+0x14>)
 8006d92:	2201      	movs	r2, #1
 8006d94:	601a      	str	r2, [r3, #0]
}
 8006d96:	bf00      	nop
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr
 8006da0:	20000694 	.word	0x20000694

08006da4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006dac:	f000 f852 	bl	8006e54 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006db0:	4b06      	ldr	r3, [pc, #24]	@ (8006dcc <prvIdleTask+0x28>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d9f9      	bls.n	8006dac <prvIdleTask+0x8>
			{
				taskYIELD();
 8006db8:	4b05      	ldr	r3, [pc, #20]	@ (8006dd0 <prvIdleTask+0x2c>)
 8006dba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006dbe:	601a      	str	r2, [r3, #0]
 8006dc0:	f3bf 8f4f 	dsb	sy
 8006dc4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006dc8:	e7f0      	b.n	8006dac <prvIdleTask+0x8>
 8006dca:	bf00      	nop
 8006dcc:	20000584 	.word	0x20000584
 8006dd0:	e000ed04 	.word	0xe000ed04

08006dd4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006dd4:	b580      	push	{r7, lr}
 8006dd6:	b082      	sub	sp, #8
 8006dd8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006dda:	2300      	movs	r3, #0
 8006ddc:	607b      	str	r3, [r7, #4]
 8006dde:	e00c      	b.n	8006dfa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	4613      	mov	r3, r2
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	4413      	add	r3, r2
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	4a12      	ldr	r2, [pc, #72]	@ (8006e34 <prvInitialiseTaskLists+0x60>)
 8006dec:	4413      	add	r3, r2
 8006dee:	4618      	mov	r0, r3
 8006df0:	f7fe fca3 	bl	800573a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	3301      	adds	r3, #1
 8006df8:	607b      	str	r3, [r7, #4]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2b06      	cmp	r3, #6
 8006dfe:	d9ef      	bls.n	8006de0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006e00:	480d      	ldr	r0, [pc, #52]	@ (8006e38 <prvInitialiseTaskLists+0x64>)
 8006e02:	f7fe fc9a 	bl	800573a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006e06:	480d      	ldr	r0, [pc, #52]	@ (8006e3c <prvInitialiseTaskLists+0x68>)
 8006e08:	f7fe fc97 	bl	800573a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006e0c:	480c      	ldr	r0, [pc, #48]	@ (8006e40 <prvInitialiseTaskLists+0x6c>)
 8006e0e:	f7fe fc94 	bl	800573a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006e12:	480c      	ldr	r0, [pc, #48]	@ (8006e44 <prvInitialiseTaskLists+0x70>)
 8006e14:	f7fe fc91 	bl	800573a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006e18:	480b      	ldr	r0, [pc, #44]	@ (8006e48 <prvInitialiseTaskLists+0x74>)
 8006e1a:	f7fe fc8e 	bl	800573a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8006e4c <prvInitialiseTaskLists+0x78>)
 8006e20:	4a05      	ldr	r2, [pc, #20]	@ (8006e38 <prvInitialiseTaskLists+0x64>)
 8006e22:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006e24:	4b0a      	ldr	r3, [pc, #40]	@ (8006e50 <prvInitialiseTaskLists+0x7c>)
 8006e26:	4a05      	ldr	r2, [pc, #20]	@ (8006e3c <prvInitialiseTaskLists+0x68>)
 8006e28:	601a      	str	r2, [r3, #0]
}
 8006e2a:	bf00      	nop
 8006e2c:	3708      	adds	r7, #8
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
 8006e32:	bf00      	nop
 8006e34:	20000584 	.word	0x20000584
 8006e38:	20000610 	.word	0x20000610
 8006e3c:	20000624 	.word	0x20000624
 8006e40:	20000640 	.word	0x20000640
 8006e44:	20000654 	.word	0x20000654
 8006e48:	2000066c 	.word	0x2000066c
 8006e4c:	20000638 	.word	0x20000638
 8006e50:	2000063c 	.word	0x2000063c

08006e54 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e5a:	e019      	b.n	8006e90 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006e5c:	f000 fabc 	bl	80073d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e60:	4b10      	ldr	r3, [pc, #64]	@ (8006ea4 <prvCheckTasksWaitingTermination+0x50>)
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	3304      	adds	r3, #4
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f7fe fcee 	bl	800584e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006e72:	4b0d      	ldr	r3, [pc, #52]	@ (8006ea8 <prvCheckTasksWaitingTermination+0x54>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	3b01      	subs	r3, #1
 8006e78:	4a0b      	ldr	r2, [pc, #44]	@ (8006ea8 <prvCheckTasksWaitingTermination+0x54>)
 8006e7a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8006eac <prvCheckTasksWaitingTermination+0x58>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	3b01      	subs	r3, #1
 8006e82:	4a0a      	ldr	r2, [pc, #40]	@ (8006eac <prvCheckTasksWaitingTermination+0x58>)
 8006e84:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006e86:	f000 fad9 	bl	800743c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 f810 	bl	8006eb0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e90:	4b06      	ldr	r3, [pc, #24]	@ (8006eac <prvCheckTasksWaitingTermination+0x58>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d1e1      	bne.n	8006e5c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006e98:	bf00      	nop
 8006e9a:	bf00      	nop
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	20000654 	.word	0x20000654
 8006ea8:	20000680 	.word	0x20000680
 8006eac:	20000668 	.word	0x20000668

08006eb0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	334c      	adds	r3, #76	@ 0x4c
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f000 fdd5 	bl	8007a6c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d108      	bne.n	8006ede <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	f000 fc71 	bl	80077b8 <vPortFree>
				vPortFree( pxTCB );
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 fc6e 	bl	80077b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006edc:	e019      	b.n	8006f12 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d103      	bne.n	8006ef0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 fc65 	bl	80077b8 <vPortFree>
	}
 8006eee:	e010      	b.n	8006f12 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006ef6:	2b02      	cmp	r3, #2
 8006ef8:	d00b      	beq.n	8006f12 <prvDeleteTCB+0x62>
	__asm volatile
 8006efa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006efe:	f383 8811 	msr	BASEPRI, r3
 8006f02:	f3bf 8f6f 	isb	sy
 8006f06:	f3bf 8f4f 	dsb	sy
 8006f0a:	60fb      	str	r3, [r7, #12]
}
 8006f0c:	bf00      	nop
 8006f0e:	bf00      	nop
 8006f10:	e7fd      	b.n	8006f0e <prvDeleteTCB+0x5e>
	}
 8006f12:	bf00      	nop
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
	...

08006f1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f22:	4b0c      	ldr	r3, [pc, #48]	@ (8006f54 <prvResetNextTaskUnblockTime+0x38>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d104      	bne.n	8006f36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f58 <prvResetNextTaskUnblockTime+0x3c>)
 8006f2e:	f04f 32ff 	mov.w	r2, #4294967295
 8006f32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006f34:	e008      	b.n	8006f48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f36:	4b07      	ldr	r3, [pc, #28]	@ (8006f54 <prvResetNextTaskUnblockTime+0x38>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	68db      	ldr	r3, [r3, #12]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	4a04      	ldr	r2, [pc, #16]	@ (8006f58 <prvResetNextTaskUnblockTime+0x3c>)
 8006f46:	6013      	str	r3, [r2, #0]
}
 8006f48:	bf00      	nop
 8006f4a:	370c      	adds	r7, #12
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr
 8006f54:	20000638 	.word	0x20000638
 8006f58:	200006a0 	.word	0x200006a0

08006f5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b083      	sub	sp, #12
 8006f60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006f62:	4b0b      	ldr	r3, [pc, #44]	@ (8006f90 <xTaskGetSchedulerState+0x34>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d102      	bne.n	8006f70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	607b      	str	r3, [r7, #4]
 8006f6e:	e008      	b.n	8006f82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f70:	4b08      	ldr	r3, [pc, #32]	@ (8006f94 <xTaskGetSchedulerState+0x38>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d102      	bne.n	8006f7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006f78:	2302      	movs	r3, #2
 8006f7a:	607b      	str	r3, [r7, #4]
 8006f7c:	e001      	b.n	8006f82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006f82:	687b      	ldr	r3, [r7, #4]
	}
 8006f84:	4618      	mov	r0, r3
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr
 8006f90:	2000068c 	.word	0x2000068c
 8006f94:	200006a8 	.word	0x200006a8

08006f98 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b086      	sub	sp, #24
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d070      	beq.n	8007090 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006fae:	4b3b      	ldr	r3, [pc, #236]	@ (800709c <xTaskPriorityDisinherit+0x104>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	693a      	ldr	r2, [r7, #16]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d00b      	beq.n	8006fd0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fbc:	f383 8811 	msr	BASEPRI, r3
 8006fc0:	f3bf 8f6f 	isb	sy
 8006fc4:	f3bf 8f4f 	dsb	sy
 8006fc8:	60fb      	str	r3, [r7, #12]
}
 8006fca:	bf00      	nop
 8006fcc:	bf00      	nop
 8006fce:	e7fd      	b.n	8006fcc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d10b      	bne.n	8006ff0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fdc:	f383 8811 	msr	BASEPRI, r3
 8006fe0:	f3bf 8f6f 	isb	sy
 8006fe4:	f3bf 8f4f 	dsb	sy
 8006fe8:	60bb      	str	r3, [r7, #8]
}
 8006fea:	bf00      	nop
 8006fec:	bf00      	nop
 8006fee:	e7fd      	b.n	8006fec <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ff4:	1e5a      	subs	r2, r3, #1
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007002:	429a      	cmp	r2, r3
 8007004:	d044      	beq.n	8007090 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800700a:	2b00      	cmp	r3, #0
 800700c:	d140      	bne.n	8007090 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	3304      	adds	r3, #4
 8007012:	4618      	mov	r0, r3
 8007014:	f7fe fc1b 	bl	800584e <uxListRemove>
 8007018:	4603      	mov	r3, r0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d115      	bne.n	800704a <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007022:	491f      	ldr	r1, [pc, #124]	@ (80070a0 <xTaskPriorityDisinherit+0x108>)
 8007024:	4613      	mov	r3, r2
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	4413      	add	r3, r2
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	440b      	add	r3, r1
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d10a      	bne.n	800704a <xTaskPriorityDisinherit+0xb2>
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007038:	2201      	movs	r2, #1
 800703a:	fa02 f303 	lsl.w	r3, r2, r3
 800703e:	43da      	mvns	r2, r3
 8007040:	4b18      	ldr	r3, [pc, #96]	@ (80070a4 <xTaskPriorityDisinherit+0x10c>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4013      	ands	r3, r2
 8007046:	4a17      	ldr	r2, [pc, #92]	@ (80070a4 <xTaskPriorityDisinherit+0x10c>)
 8007048:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007056:	f1c3 0207 	rsb	r2, r3, #7
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007062:	2201      	movs	r2, #1
 8007064:	409a      	lsls	r2, r3
 8007066:	4b0f      	ldr	r3, [pc, #60]	@ (80070a4 <xTaskPriorityDisinherit+0x10c>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4313      	orrs	r3, r2
 800706c:	4a0d      	ldr	r2, [pc, #52]	@ (80070a4 <xTaskPriorityDisinherit+0x10c>)
 800706e:	6013      	str	r3, [r2, #0]
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007074:	4613      	mov	r3, r2
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	4413      	add	r3, r2
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	4a08      	ldr	r2, [pc, #32]	@ (80070a0 <xTaskPriorityDisinherit+0x108>)
 800707e:	441a      	add	r2, r3
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	3304      	adds	r3, #4
 8007084:	4619      	mov	r1, r3
 8007086:	4610      	mov	r0, r2
 8007088:	f7fe fb84 	bl	8005794 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800708c:	2301      	movs	r3, #1
 800708e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007090:	697b      	ldr	r3, [r7, #20]
	}
 8007092:	4618      	mov	r0, r3
 8007094:	3718      	adds	r7, #24
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}
 800709a:	bf00      	nop
 800709c:	20000580 	.word	0x20000580
 80070a0:	20000584 	.word	0x20000584
 80070a4:	20000688 	.word	0x20000688

080070a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80070b2:	4b29      	ldr	r3, [pc, #164]	@ (8007158 <prvAddCurrentTaskToDelayedList+0xb0>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80070b8:	4b28      	ldr	r3, [pc, #160]	@ (800715c <prvAddCurrentTaskToDelayedList+0xb4>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	3304      	adds	r3, #4
 80070be:	4618      	mov	r0, r3
 80070c0:	f7fe fbc5 	bl	800584e <uxListRemove>
 80070c4:	4603      	mov	r3, r0
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d10b      	bne.n	80070e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80070ca:	4b24      	ldr	r3, [pc, #144]	@ (800715c <prvAddCurrentTaskToDelayedList+0xb4>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070d0:	2201      	movs	r2, #1
 80070d2:	fa02 f303 	lsl.w	r3, r2, r3
 80070d6:	43da      	mvns	r2, r3
 80070d8:	4b21      	ldr	r3, [pc, #132]	@ (8007160 <prvAddCurrentTaskToDelayedList+0xb8>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4013      	ands	r3, r2
 80070de:	4a20      	ldr	r2, [pc, #128]	@ (8007160 <prvAddCurrentTaskToDelayedList+0xb8>)
 80070e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e8:	d10a      	bne.n	8007100 <prvAddCurrentTaskToDelayedList+0x58>
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d007      	beq.n	8007100 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80070f0:	4b1a      	ldr	r3, [pc, #104]	@ (800715c <prvAddCurrentTaskToDelayedList+0xb4>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	3304      	adds	r3, #4
 80070f6:	4619      	mov	r1, r3
 80070f8:	481a      	ldr	r0, [pc, #104]	@ (8007164 <prvAddCurrentTaskToDelayedList+0xbc>)
 80070fa:	f7fe fb4b 	bl	8005794 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80070fe:	e026      	b.n	800714e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007100:	68fa      	ldr	r2, [r7, #12]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4413      	add	r3, r2
 8007106:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007108:	4b14      	ldr	r3, [pc, #80]	@ (800715c <prvAddCurrentTaskToDelayedList+0xb4>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	68ba      	ldr	r2, [r7, #8]
 800710e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007110:	68ba      	ldr	r2, [r7, #8]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	429a      	cmp	r2, r3
 8007116:	d209      	bcs.n	800712c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007118:	4b13      	ldr	r3, [pc, #76]	@ (8007168 <prvAddCurrentTaskToDelayedList+0xc0>)
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	4b0f      	ldr	r3, [pc, #60]	@ (800715c <prvAddCurrentTaskToDelayedList+0xb4>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	3304      	adds	r3, #4
 8007122:	4619      	mov	r1, r3
 8007124:	4610      	mov	r0, r2
 8007126:	f7fe fb59 	bl	80057dc <vListInsert>
}
 800712a:	e010      	b.n	800714e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800712c:	4b0f      	ldr	r3, [pc, #60]	@ (800716c <prvAddCurrentTaskToDelayedList+0xc4>)
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	4b0a      	ldr	r3, [pc, #40]	@ (800715c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	3304      	adds	r3, #4
 8007136:	4619      	mov	r1, r3
 8007138:	4610      	mov	r0, r2
 800713a:	f7fe fb4f 	bl	80057dc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800713e:	4b0c      	ldr	r3, [pc, #48]	@ (8007170 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	429a      	cmp	r2, r3
 8007146:	d202      	bcs.n	800714e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007148:	4a09      	ldr	r2, [pc, #36]	@ (8007170 <prvAddCurrentTaskToDelayedList+0xc8>)
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	6013      	str	r3, [r2, #0]
}
 800714e:	bf00      	nop
 8007150:	3710      	adds	r7, #16
 8007152:	46bd      	mov	sp, r7
 8007154:	bd80      	pop	{r7, pc}
 8007156:	bf00      	nop
 8007158:	20000684 	.word	0x20000684
 800715c:	20000580 	.word	0x20000580
 8007160:	20000688 	.word	0x20000688
 8007164:	2000066c 	.word	0x2000066c
 8007168:	2000063c 	.word	0x2000063c
 800716c:	20000638 	.word	0x20000638
 8007170:	200006a0 	.word	0x200006a0

08007174 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007174:	b480      	push	{r7}
 8007176:	b085      	sub	sp, #20
 8007178:	af00      	add	r7, sp, #0
 800717a:	60f8      	str	r0, [r7, #12]
 800717c:	60b9      	str	r1, [r7, #8]
 800717e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	3b04      	subs	r3, #4
 8007184:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800718c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	3b04      	subs	r3, #4
 8007192:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	f023 0201 	bic.w	r2, r3, #1
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	3b04      	subs	r3, #4
 80071a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80071a4:	4a0c      	ldr	r2, [pc, #48]	@ (80071d8 <pxPortInitialiseStack+0x64>)
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	3b14      	subs	r3, #20
 80071ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	3b04      	subs	r3, #4
 80071ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	f06f 0202 	mvn.w	r2, #2
 80071c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	3b20      	subs	r3, #32
 80071c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80071ca:	68fb      	ldr	r3, [r7, #12]
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3714      	adds	r7, #20
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr
 80071d8:	080071dd 	.word	0x080071dd

080071dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80071dc:	b480      	push	{r7}
 80071de:	b085      	sub	sp, #20
 80071e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80071e2:	2300      	movs	r3, #0
 80071e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80071e6:	4b13      	ldr	r3, [pc, #76]	@ (8007234 <prvTaskExitError+0x58>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ee:	d00b      	beq.n	8007208 <prvTaskExitError+0x2c>
	__asm volatile
 80071f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f4:	f383 8811 	msr	BASEPRI, r3
 80071f8:	f3bf 8f6f 	isb	sy
 80071fc:	f3bf 8f4f 	dsb	sy
 8007200:	60fb      	str	r3, [r7, #12]
}
 8007202:	bf00      	nop
 8007204:	bf00      	nop
 8007206:	e7fd      	b.n	8007204 <prvTaskExitError+0x28>
	__asm volatile
 8007208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800720c:	f383 8811 	msr	BASEPRI, r3
 8007210:	f3bf 8f6f 	isb	sy
 8007214:	f3bf 8f4f 	dsb	sy
 8007218:	60bb      	str	r3, [r7, #8]
}
 800721a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800721c:	bf00      	nop
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d0fc      	beq.n	800721e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007224:	bf00      	nop
 8007226:	bf00      	nop
 8007228:	3714      	adds	r7, #20
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	20000070 	.word	0x20000070
	...

08007240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007240:	4b07      	ldr	r3, [pc, #28]	@ (8007260 <pxCurrentTCBConst2>)
 8007242:	6819      	ldr	r1, [r3, #0]
 8007244:	6808      	ldr	r0, [r1, #0]
 8007246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800724a:	f380 8809 	msr	PSP, r0
 800724e:	f3bf 8f6f 	isb	sy
 8007252:	f04f 0000 	mov.w	r0, #0
 8007256:	f380 8811 	msr	BASEPRI, r0
 800725a:	4770      	bx	lr
 800725c:	f3af 8000 	nop.w

08007260 <pxCurrentTCBConst2>:
 8007260:	20000580 	.word	0x20000580
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007264:	bf00      	nop
 8007266:	bf00      	nop

08007268 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007268:	4808      	ldr	r0, [pc, #32]	@ (800728c <prvPortStartFirstTask+0x24>)
 800726a:	6800      	ldr	r0, [r0, #0]
 800726c:	6800      	ldr	r0, [r0, #0]
 800726e:	f380 8808 	msr	MSP, r0
 8007272:	f04f 0000 	mov.w	r0, #0
 8007276:	f380 8814 	msr	CONTROL, r0
 800727a:	b662      	cpsie	i
 800727c:	b661      	cpsie	f
 800727e:	f3bf 8f4f 	dsb	sy
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	df00      	svc	0
 8007288:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800728a:	bf00      	nop
 800728c:	e000ed08 	.word	0xe000ed08

08007290 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b086      	sub	sp, #24
 8007294:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007296:	4b47      	ldr	r3, [pc, #284]	@ (80073b4 <xPortStartScheduler+0x124>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a47      	ldr	r2, [pc, #284]	@ (80073b8 <xPortStartScheduler+0x128>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d10b      	bne.n	80072b8 <xPortStartScheduler+0x28>
	__asm volatile
 80072a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072a4:	f383 8811 	msr	BASEPRI, r3
 80072a8:	f3bf 8f6f 	isb	sy
 80072ac:	f3bf 8f4f 	dsb	sy
 80072b0:	60fb      	str	r3, [r7, #12]
}
 80072b2:	bf00      	nop
 80072b4:	bf00      	nop
 80072b6:	e7fd      	b.n	80072b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80072b8:	4b3e      	ldr	r3, [pc, #248]	@ (80073b4 <xPortStartScheduler+0x124>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a3f      	ldr	r2, [pc, #252]	@ (80073bc <xPortStartScheduler+0x12c>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d10b      	bne.n	80072da <xPortStartScheduler+0x4a>
	__asm volatile
 80072c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c6:	f383 8811 	msr	BASEPRI, r3
 80072ca:	f3bf 8f6f 	isb	sy
 80072ce:	f3bf 8f4f 	dsb	sy
 80072d2:	613b      	str	r3, [r7, #16]
}
 80072d4:	bf00      	nop
 80072d6:	bf00      	nop
 80072d8:	e7fd      	b.n	80072d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80072da:	4b39      	ldr	r3, [pc, #228]	@ (80073c0 <xPortStartScheduler+0x130>)
 80072dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	22ff      	movs	r2, #255	@ 0xff
 80072ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	b2db      	uxtb	r3, r3
 80072f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80072f4:	78fb      	ldrb	r3, [r7, #3]
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80072fc:	b2da      	uxtb	r2, r3
 80072fe:	4b31      	ldr	r3, [pc, #196]	@ (80073c4 <xPortStartScheduler+0x134>)
 8007300:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007302:	4b31      	ldr	r3, [pc, #196]	@ (80073c8 <xPortStartScheduler+0x138>)
 8007304:	2207      	movs	r2, #7
 8007306:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007308:	e009      	b.n	800731e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800730a:	4b2f      	ldr	r3, [pc, #188]	@ (80073c8 <xPortStartScheduler+0x138>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	3b01      	subs	r3, #1
 8007310:	4a2d      	ldr	r2, [pc, #180]	@ (80073c8 <xPortStartScheduler+0x138>)
 8007312:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007314:	78fb      	ldrb	r3, [r7, #3]
 8007316:	b2db      	uxtb	r3, r3
 8007318:	005b      	lsls	r3, r3, #1
 800731a:	b2db      	uxtb	r3, r3
 800731c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800731e:	78fb      	ldrb	r3, [r7, #3]
 8007320:	b2db      	uxtb	r3, r3
 8007322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007326:	2b80      	cmp	r3, #128	@ 0x80
 8007328:	d0ef      	beq.n	800730a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800732a:	4b27      	ldr	r3, [pc, #156]	@ (80073c8 <xPortStartScheduler+0x138>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f1c3 0307 	rsb	r3, r3, #7
 8007332:	2b04      	cmp	r3, #4
 8007334:	d00b      	beq.n	800734e <xPortStartScheduler+0xbe>
	__asm volatile
 8007336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800733a:	f383 8811 	msr	BASEPRI, r3
 800733e:	f3bf 8f6f 	isb	sy
 8007342:	f3bf 8f4f 	dsb	sy
 8007346:	60bb      	str	r3, [r7, #8]
}
 8007348:	bf00      	nop
 800734a:	bf00      	nop
 800734c:	e7fd      	b.n	800734a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800734e:	4b1e      	ldr	r3, [pc, #120]	@ (80073c8 <xPortStartScheduler+0x138>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	021b      	lsls	r3, r3, #8
 8007354:	4a1c      	ldr	r2, [pc, #112]	@ (80073c8 <xPortStartScheduler+0x138>)
 8007356:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007358:	4b1b      	ldr	r3, [pc, #108]	@ (80073c8 <xPortStartScheduler+0x138>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007360:	4a19      	ldr	r2, [pc, #100]	@ (80073c8 <xPortStartScheduler+0x138>)
 8007362:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	b2da      	uxtb	r2, r3
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800736c:	4b17      	ldr	r3, [pc, #92]	@ (80073cc <xPortStartScheduler+0x13c>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a16      	ldr	r2, [pc, #88]	@ (80073cc <xPortStartScheduler+0x13c>)
 8007372:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007376:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007378:	4b14      	ldr	r3, [pc, #80]	@ (80073cc <xPortStartScheduler+0x13c>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a13      	ldr	r2, [pc, #76]	@ (80073cc <xPortStartScheduler+0x13c>)
 800737e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007382:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007384:	f000 f8da 	bl	800753c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007388:	4b11      	ldr	r3, [pc, #68]	@ (80073d0 <xPortStartScheduler+0x140>)
 800738a:	2200      	movs	r2, #0
 800738c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800738e:	f000 f8f9 	bl	8007584 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007392:	4b10      	ldr	r3, [pc, #64]	@ (80073d4 <xPortStartScheduler+0x144>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a0f      	ldr	r2, [pc, #60]	@ (80073d4 <xPortStartScheduler+0x144>)
 8007398:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800739c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800739e:	f7ff ff63 	bl	8007268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80073a2:	f7ff fb8b 	bl	8006abc <vTaskSwitchContext>
	prvTaskExitError();
 80073a6:	f7ff ff19 	bl	80071dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80073aa:	2300      	movs	r3, #0
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3718      	adds	r7, #24
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	e000ed00 	.word	0xe000ed00
 80073b8:	410fc271 	.word	0x410fc271
 80073bc:	410fc270 	.word	0x410fc270
 80073c0:	e000e400 	.word	0xe000e400
 80073c4:	200006ac 	.word	0x200006ac
 80073c8:	200006b0 	.word	0x200006b0
 80073cc:	e000ed20 	.word	0xe000ed20
 80073d0:	20000070 	.word	0x20000070
 80073d4:	e000ef34 	.word	0xe000ef34

080073d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80073d8:	b480      	push	{r7}
 80073da:	b083      	sub	sp, #12
 80073dc:	af00      	add	r7, sp, #0
	__asm volatile
 80073de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e2:	f383 8811 	msr	BASEPRI, r3
 80073e6:	f3bf 8f6f 	isb	sy
 80073ea:	f3bf 8f4f 	dsb	sy
 80073ee:	607b      	str	r3, [r7, #4]
}
 80073f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80073f2:	4b10      	ldr	r3, [pc, #64]	@ (8007434 <vPortEnterCritical+0x5c>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	3301      	adds	r3, #1
 80073f8:	4a0e      	ldr	r2, [pc, #56]	@ (8007434 <vPortEnterCritical+0x5c>)
 80073fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80073fc:	4b0d      	ldr	r3, [pc, #52]	@ (8007434 <vPortEnterCritical+0x5c>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d110      	bne.n	8007426 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007404:	4b0c      	ldr	r3, [pc, #48]	@ (8007438 <vPortEnterCritical+0x60>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	b2db      	uxtb	r3, r3
 800740a:	2b00      	cmp	r3, #0
 800740c:	d00b      	beq.n	8007426 <vPortEnterCritical+0x4e>
	__asm volatile
 800740e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007412:	f383 8811 	msr	BASEPRI, r3
 8007416:	f3bf 8f6f 	isb	sy
 800741a:	f3bf 8f4f 	dsb	sy
 800741e:	603b      	str	r3, [r7, #0]
}
 8007420:	bf00      	nop
 8007422:	bf00      	nop
 8007424:	e7fd      	b.n	8007422 <vPortEnterCritical+0x4a>
	}
}
 8007426:	bf00      	nop
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop
 8007434:	20000070 	.word	0x20000070
 8007438:	e000ed04 	.word	0xe000ed04

0800743c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007442:	4b12      	ldr	r3, [pc, #72]	@ (800748c <vPortExitCritical+0x50>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d10b      	bne.n	8007462 <vPortExitCritical+0x26>
	__asm volatile
 800744a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800744e:	f383 8811 	msr	BASEPRI, r3
 8007452:	f3bf 8f6f 	isb	sy
 8007456:	f3bf 8f4f 	dsb	sy
 800745a:	607b      	str	r3, [r7, #4]
}
 800745c:	bf00      	nop
 800745e:	bf00      	nop
 8007460:	e7fd      	b.n	800745e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007462:	4b0a      	ldr	r3, [pc, #40]	@ (800748c <vPortExitCritical+0x50>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	3b01      	subs	r3, #1
 8007468:	4a08      	ldr	r2, [pc, #32]	@ (800748c <vPortExitCritical+0x50>)
 800746a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800746c:	4b07      	ldr	r3, [pc, #28]	@ (800748c <vPortExitCritical+0x50>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d105      	bne.n	8007480 <vPortExitCritical+0x44>
 8007474:	2300      	movs	r3, #0
 8007476:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	f383 8811 	msr	BASEPRI, r3
}
 800747e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007480:	bf00      	nop
 8007482:	370c      	adds	r7, #12
 8007484:	46bd      	mov	sp, r7
 8007486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748a:	4770      	bx	lr
 800748c:	20000070 	.word	0x20000070

08007490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007490:	f3ef 8009 	mrs	r0, PSP
 8007494:	f3bf 8f6f 	isb	sy
 8007498:	4b15      	ldr	r3, [pc, #84]	@ (80074f0 <pxCurrentTCBConst>)
 800749a:	681a      	ldr	r2, [r3, #0]
 800749c:	f01e 0f10 	tst.w	lr, #16
 80074a0:	bf08      	it	eq
 80074a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80074a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074aa:	6010      	str	r0, [r2, #0]
 80074ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80074b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80074b4:	f380 8811 	msr	BASEPRI, r0
 80074b8:	f3bf 8f4f 	dsb	sy
 80074bc:	f3bf 8f6f 	isb	sy
 80074c0:	f7ff fafc 	bl	8006abc <vTaskSwitchContext>
 80074c4:	f04f 0000 	mov.w	r0, #0
 80074c8:	f380 8811 	msr	BASEPRI, r0
 80074cc:	bc09      	pop	{r0, r3}
 80074ce:	6819      	ldr	r1, [r3, #0]
 80074d0:	6808      	ldr	r0, [r1, #0]
 80074d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074d6:	f01e 0f10 	tst.w	lr, #16
 80074da:	bf08      	it	eq
 80074dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80074e0:	f380 8809 	msr	PSP, r0
 80074e4:	f3bf 8f6f 	isb	sy
 80074e8:	4770      	bx	lr
 80074ea:	bf00      	nop
 80074ec:	f3af 8000 	nop.w

080074f0 <pxCurrentTCBConst>:
 80074f0:	20000580 	.word	0x20000580
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80074f4:	bf00      	nop
 80074f6:	bf00      	nop

080074f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b082      	sub	sp, #8
 80074fc:	af00      	add	r7, sp, #0
	__asm volatile
 80074fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007502:	f383 8811 	msr	BASEPRI, r3
 8007506:	f3bf 8f6f 	isb	sy
 800750a:	f3bf 8f4f 	dsb	sy
 800750e:	607b      	str	r3, [r7, #4]
}
 8007510:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007512:	f7ff fa19 	bl	8006948 <xTaskIncrementTick>
 8007516:	4603      	mov	r3, r0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d003      	beq.n	8007524 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800751c:	4b06      	ldr	r3, [pc, #24]	@ (8007538 <SysTick_Handler+0x40>)
 800751e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007522:	601a      	str	r2, [r3, #0]
 8007524:	2300      	movs	r3, #0
 8007526:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	f383 8811 	msr	BASEPRI, r3
}
 800752e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007530:	bf00      	nop
 8007532:	3708      	adds	r7, #8
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}
 8007538:	e000ed04 	.word	0xe000ed04

0800753c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800753c:	b480      	push	{r7}
 800753e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007540:	4b0b      	ldr	r3, [pc, #44]	@ (8007570 <vPortSetupTimerInterrupt+0x34>)
 8007542:	2200      	movs	r2, #0
 8007544:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007546:	4b0b      	ldr	r3, [pc, #44]	@ (8007574 <vPortSetupTimerInterrupt+0x38>)
 8007548:	2200      	movs	r2, #0
 800754a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800754c:	4b0a      	ldr	r3, [pc, #40]	@ (8007578 <vPortSetupTimerInterrupt+0x3c>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a0a      	ldr	r2, [pc, #40]	@ (800757c <vPortSetupTimerInterrupt+0x40>)
 8007552:	fba2 2303 	umull	r2, r3, r2, r3
 8007556:	099b      	lsrs	r3, r3, #6
 8007558:	4a09      	ldr	r2, [pc, #36]	@ (8007580 <vPortSetupTimerInterrupt+0x44>)
 800755a:	3b01      	subs	r3, #1
 800755c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800755e:	4b04      	ldr	r3, [pc, #16]	@ (8007570 <vPortSetupTimerInterrupt+0x34>)
 8007560:	2207      	movs	r2, #7
 8007562:	601a      	str	r2, [r3, #0]
}
 8007564:	bf00      	nop
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr
 800756e:	bf00      	nop
 8007570:	e000e010 	.word	0xe000e010
 8007574:	e000e018 	.word	0xe000e018
 8007578:	20000000 	.word	0x20000000
 800757c:	10624dd3 	.word	0x10624dd3
 8007580:	e000e014 	.word	0xe000e014

08007584 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007584:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007594 <vPortEnableVFP+0x10>
 8007588:	6801      	ldr	r1, [r0, #0]
 800758a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800758e:	6001      	str	r1, [r0, #0]
 8007590:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007592:	bf00      	nop
 8007594:	e000ed88 	.word	0xe000ed88

08007598 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007598:	b480      	push	{r7}
 800759a:	b085      	sub	sp, #20
 800759c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800759e:	f3ef 8305 	mrs	r3, IPSR
 80075a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2b0f      	cmp	r3, #15
 80075a8:	d915      	bls.n	80075d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80075aa:	4a18      	ldr	r2, [pc, #96]	@ (800760c <vPortValidateInterruptPriority+0x74>)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	4413      	add	r3, r2
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80075b4:	4b16      	ldr	r3, [pc, #88]	@ (8007610 <vPortValidateInterruptPriority+0x78>)
 80075b6:	781b      	ldrb	r3, [r3, #0]
 80075b8:	7afa      	ldrb	r2, [r7, #11]
 80075ba:	429a      	cmp	r2, r3
 80075bc:	d20b      	bcs.n	80075d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80075be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c2:	f383 8811 	msr	BASEPRI, r3
 80075c6:	f3bf 8f6f 	isb	sy
 80075ca:	f3bf 8f4f 	dsb	sy
 80075ce:	607b      	str	r3, [r7, #4]
}
 80075d0:	bf00      	nop
 80075d2:	bf00      	nop
 80075d4:	e7fd      	b.n	80075d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80075d6:	4b0f      	ldr	r3, [pc, #60]	@ (8007614 <vPortValidateInterruptPriority+0x7c>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80075de:	4b0e      	ldr	r3, [pc, #56]	@ (8007618 <vPortValidateInterruptPriority+0x80>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d90b      	bls.n	80075fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80075e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ea:	f383 8811 	msr	BASEPRI, r3
 80075ee:	f3bf 8f6f 	isb	sy
 80075f2:	f3bf 8f4f 	dsb	sy
 80075f6:	603b      	str	r3, [r7, #0]
}
 80075f8:	bf00      	nop
 80075fa:	bf00      	nop
 80075fc:	e7fd      	b.n	80075fa <vPortValidateInterruptPriority+0x62>
	}
 80075fe:	bf00      	nop
 8007600:	3714      	adds	r7, #20
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	e000e3f0 	.word	0xe000e3f0
 8007610:	200006ac 	.word	0x200006ac
 8007614:	e000ed0c 	.word	0xe000ed0c
 8007618:	200006b0 	.word	0x200006b0

0800761c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b08a      	sub	sp, #40	@ 0x28
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007624:	2300      	movs	r3, #0
 8007626:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007628:	f7ff f8e2 	bl	80067f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800762c:	4b5c      	ldr	r3, [pc, #368]	@ (80077a0 <pvPortMalloc+0x184>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d101      	bne.n	8007638 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007634:	f000 f924 	bl	8007880 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007638:	4b5a      	ldr	r3, [pc, #360]	@ (80077a4 <pvPortMalloc+0x188>)
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4013      	ands	r3, r2
 8007640:	2b00      	cmp	r3, #0
 8007642:	f040 8095 	bne.w	8007770 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d01e      	beq.n	800768a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800764c:	2208      	movs	r2, #8
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	4413      	add	r3, r2
 8007652:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f003 0307 	and.w	r3, r3, #7
 800765a:	2b00      	cmp	r3, #0
 800765c:	d015      	beq.n	800768a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f023 0307 	bic.w	r3, r3, #7
 8007664:	3308      	adds	r3, #8
 8007666:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f003 0307 	and.w	r3, r3, #7
 800766e:	2b00      	cmp	r3, #0
 8007670:	d00b      	beq.n	800768a <pvPortMalloc+0x6e>
	__asm volatile
 8007672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007676:	f383 8811 	msr	BASEPRI, r3
 800767a:	f3bf 8f6f 	isb	sy
 800767e:	f3bf 8f4f 	dsb	sy
 8007682:	617b      	str	r3, [r7, #20]
}
 8007684:	bf00      	nop
 8007686:	bf00      	nop
 8007688:	e7fd      	b.n	8007686 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d06f      	beq.n	8007770 <pvPortMalloc+0x154>
 8007690:	4b45      	ldr	r3, [pc, #276]	@ (80077a8 <pvPortMalloc+0x18c>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	429a      	cmp	r2, r3
 8007698:	d86a      	bhi.n	8007770 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800769a:	4b44      	ldr	r3, [pc, #272]	@ (80077ac <pvPortMalloc+0x190>)
 800769c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800769e:	4b43      	ldr	r3, [pc, #268]	@ (80077ac <pvPortMalloc+0x190>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80076a4:	e004      	b.n	80076b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80076a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80076aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80076b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	429a      	cmp	r2, r3
 80076b8:	d903      	bls.n	80076c2 <pvPortMalloc+0xa6>
 80076ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1f1      	bne.n	80076a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80076c2:	4b37      	ldr	r3, [pc, #220]	@ (80077a0 <pvPortMalloc+0x184>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d051      	beq.n	8007770 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80076cc:	6a3b      	ldr	r3, [r7, #32]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	2208      	movs	r2, #8
 80076d2:	4413      	add	r3, r2
 80076d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80076d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	6a3b      	ldr	r3, [r7, #32]
 80076dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80076de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076e0:	685a      	ldr	r2, [r3, #4]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	1ad2      	subs	r2, r2, r3
 80076e6:	2308      	movs	r3, #8
 80076e8:	005b      	lsls	r3, r3, #1
 80076ea:	429a      	cmp	r2, r3
 80076ec:	d920      	bls.n	8007730 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80076ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	4413      	add	r3, r2
 80076f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80076f6:	69bb      	ldr	r3, [r7, #24]
 80076f8:	f003 0307 	and.w	r3, r3, #7
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d00b      	beq.n	8007718 <pvPortMalloc+0xfc>
	__asm volatile
 8007700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007704:	f383 8811 	msr	BASEPRI, r3
 8007708:	f3bf 8f6f 	isb	sy
 800770c:	f3bf 8f4f 	dsb	sy
 8007710:	613b      	str	r3, [r7, #16]
}
 8007712:	bf00      	nop
 8007714:	bf00      	nop
 8007716:	e7fd      	b.n	8007714 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771a:	685a      	ldr	r2, [r3, #4]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	1ad2      	subs	r2, r2, r3
 8007720:	69bb      	ldr	r3, [r7, #24]
 8007722:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007726:	687a      	ldr	r2, [r7, #4]
 8007728:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800772a:	69b8      	ldr	r0, [r7, #24]
 800772c:	f000 f90a 	bl	8007944 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007730:	4b1d      	ldr	r3, [pc, #116]	@ (80077a8 <pvPortMalloc+0x18c>)
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	1ad3      	subs	r3, r2, r3
 800773a:	4a1b      	ldr	r2, [pc, #108]	@ (80077a8 <pvPortMalloc+0x18c>)
 800773c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800773e:	4b1a      	ldr	r3, [pc, #104]	@ (80077a8 <pvPortMalloc+0x18c>)
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	4b1b      	ldr	r3, [pc, #108]	@ (80077b0 <pvPortMalloc+0x194>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	429a      	cmp	r2, r3
 8007748:	d203      	bcs.n	8007752 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800774a:	4b17      	ldr	r3, [pc, #92]	@ (80077a8 <pvPortMalloc+0x18c>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a18      	ldr	r2, [pc, #96]	@ (80077b0 <pvPortMalloc+0x194>)
 8007750:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007754:	685a      	ldr	r2, [r3, #4]
 8007756:	4b13      	ldr	r3, [pc, #76]	@ (80077a4 <pvPortMalloc+0x188>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	431a      	orrs	r2, r3
 800775c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800775e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007762:	2200      	movs	r2, #0
 8007764:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007766:	4b13      	ldr	r3, [pc, #76]	@ (80077b4 <pvPortMalloc+0x198>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	3301      	adds	r3, #1
 800776c:	4a11      	ldr	r2, [pc, #68]	@ (80077b4 <pvPortMalloc+0x198>)
 800776e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007770:	f7ff f84c 	bl	800680c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007774:	69fb      	ldr	r3, [r7, #28]
 8007776:	f003 0307 	and.w	r3, r3, #7
 800777a:	2b00      	cmp	r3, #0
 800777c:	d00b      	beq.n	8007796 <pvPortMalloc+0x17a>
	__asm volatile
 800777e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007782:	f383 8811 	msr	BASEPRI, r3
 8007786:	f3bf 8f6f 	isb	sy
 800778a:	f3bf 8f4f 	dsb	sy
 800778e:	60fb      	str	r3, [r7, #12]
}
 8007790:	bf00      	nop
 8007792:	bf00      	nop
 8007794:	e7fd      	b.n	8007792 <pvPortMalloc+0x176>
	return pvReturn;
 8007796:	69fb      	ldr	r3, [r7, #28]
}
 8007798:	4618      	mov	r0, r3
 800779a:	3728      	adds	r7, #40	@ 0x28
 800779c:	46bd      	mov	sp, r7
 800779e:	bd80      	pop	{r7, pc}
 80077a0:	200042bc 	.word	0x200042bc
 80077a4:	200042d0 	.word	0x200042d0
 80077a8:	200042c0 	.word	0x200042c0
 80077ac:	200042b4 	.word	0x200042b4
 80077b0:	200042c4 	.word	0x200042c4
 80077b4:	200042c8 	.word	0x200042c8

080077b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b086      	sub	sp, #24
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d04f      	beq.n	800786a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80077ca:	2308      	movs	r3, #8
 80077cc:	425b      	negs	r3, r3
 80077ce:	697a      	ldr	r2, [r7, #20]
 80077d0:	4413      	add	r3, r2
 80077d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	685a      	ldr	r2, [r3, #4]
 80077dc:	4b25      	ldr	r3, [pc, #148]	@ (8007874 <vPortFree+0xbc>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4013      	ands	r3, r2
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d10b      	bne.n	80077fe <vPortFree+0x46>
	__asm volatile
 80077e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ea:	f383 8811 	msr	BASEPRI, r3
 80077ee:	f3bf 8f6f 	isb	sy
 80077f2:	f3bf 8f4f 	dsb	sy
 80077f6:	60fb      	str	r3, [r7, #12]
}
 80077f8:	bf00      	nop
 80077fa:	bf00      	nop
 80077fc:	e7fd      	b.n	80077fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d00b      	beq.n	800781e <vPortFree+0x66>
	__asm volatile
 8007806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780a:	f383 8811 	msr	BASEPRI, r3
 800780e:	f3bf 8f6f 	isb	sy
 8007812:	f3bf 8f4f 	dsb	sy
 8007816:	60bb      	str	r3, [r7, #8]
}
 8007818:	bf00      	nop
 800781a:	bf00      	nop
 800781c:	e7fd      	b.n	800781a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	685a      	ldr	r2, [r3, #4]
 8007822:	4b14      	ldr	r3, [pc, #80]	@ (8007874 <vPortFree+0xbc>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4013      	ands	r3, r2
 8007828:	2b00      	cmp	r3, #0
 800782a:	d01e      	beq.n	800786a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d11a      	bne.n	800786a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	685a      	ldr	r2, [r3, #4]
 8007838:	4b0e      	ldr	r3, [pc, #56]	@ (8007874 <vPortFree+0xbc>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	43db      	mvns	r3, r3
 800783e:	401a      	ands	r2, r3
 8007840:	693b      	ldr	r3, [r7, #16]
 8007842:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007844:	f7fe ffd4 	bl	80067f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	685a      	ldr	r2, [r3, #4]
 800784c:	4b0a      	ldr	r3, [pc, #40]	@ (8007878 <vPortFree+0xc0>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4413      	add	r3, r2
 8007852:	4a09      	ldr	r2, [pc, #36]	@ (8007878 <vPortFree+0xc0>)
 8007854:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007856:	6938      	ldr	r0, [r7, #16]
 8007858:	f000 f874 	bl	8007944 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800785c:	4b07      	ldr	r3, [pc, #28]	@ (800787c <vPortFree+0xc4>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	3301      	adds	r3, #1
 8007862:	4a06      	ldr	r2, [pc, #24]	@ (800787c <vPortFree+0xc4>)
 8007864:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007866:	f7fe ffd1 	bl	800680c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800786a:	bf00      	nop
 800786c:	3718      	adds	r7, #24
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	200042d0 	.word	0x200042d0
 8007878:	200042c0 	.word	0x200042c0
 800787c:	200042cc 	.word	0x200042cc

08007880 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007880:	b480      	push	{r7}
 8007882:	b085      	sub	sp, #20
 8007884:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007886:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800788a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800788c:	4b27      	ldr	r3, [pc, #156]	@ (800792c <prvHeapInit+0xac>)
 800788e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f003 0307 	and.w	r3, r3, #7
 8007896:	2b00      	cmp	r3, #0
 8007898:	d00c      	beq.n	80078b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	3307      	adds	r3, #7
 800789e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f023 0307 	bic.w	r3, r3, #7
 80078a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80078a8:	68ba      	ldr	r2, [r7, #8]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	1ad3      	subs	r3, r2, r3
 80078ae:	4a1f      	ldr	r2, [pc, #124]	@ (800792c <prvHeapInit+0xac>)
 80078b0:	4413      	add	r3, r2
 80078b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80078b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007930 <prvHeapInit+0xb0>)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80078be:	4b1c      	ldr	r3, [pc, #112]	@ (8007930 <prvHeapInit+0xb0>)
 80078c0:	2200      	movs	r2, #0
 80078c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	68ba      	ldr	r2, [r7, #8]
 80078c8:	4413      	add	r3, r2
 80078ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80078cc:	2208      	movs	r2, #8
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	1a9b      	subs	r3, r3, r2
 80078d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f023 0307 	bic.w	r3, r3, #7
 80078da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	4a15      	ldr	r2, [pc, #84]	@ (8007934 <prvHeapInit+0xb4>)
 80078e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80078e2:	4b14      	ldr	r3, [pc, #80]	@ (8007934 <prvHeapInit+0xb4>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	2200      	movs	r2, #0
 80078e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80078ea:	4b12      	ldr	r3, [pc, #72]	@ (8007934 <prvHeapInit+0xb4>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	2200      	movs	r2, #0
 80078f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	68fa      	ldr	r2, [r7, #12]
 80078fa:	1ad2      	subs	r2, r2, r3
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007900:	4b0c      	ldr	r3, [pc, #48]	@ (8007934 <prvHeapInit+0xb4>)
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	685b      	ldr	r3, [r3, #4]
 800790c:	4a0a      	ldr	r2, [pc, #40]	@ (8007938 <prvHeapInit+0xb8>)
 800790e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	4a09      	ldr	r2, [pc, #36]	@ (800793c <prvHeapInit+0xbc>)
 8007916:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007918:	4b09      	ldr	r3, [pc, #36]	@ (8007940 <prvHeapInit+0xc0>)
 800791a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800791e:	601a      	str	r2, [r3, #0]
}
 8007920:	bf00      	nop
 8007922:	3714      	adds	r7, #20
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr
 800792c:	200006b4 	.word	0x200006b4
 8007930:	200042b4 	.word	0x200042b4
 8007934:	200042bc 	.word	0x200042bc
 8007938:	200042c4 	.word	0x200042c4
 800793c:	200042c0 	.word	0x200042c0
 8007940:	200042d0 	.word	0x200042d0

08007944 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007944:	b480      	push	{r7}
 8007946:	b085      	sub	sp, #20
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800794c:	4b28      	ldr	r3, [pc, #160]	@ (80079f0 <prvInsertBlockIntoFreeList+0xac>)
 800794e:	60fb      	str	r3, [r7, #12]
 8007950:	e002      	b.n	8007958 <prvInsertBlockIntoFreeList+0x14>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	60fb      	str	r3, [r7, #12]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	429a      	cmp	r2, r3
 8007960:	d8f7      	bhi.n	8007952 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	68ba      	ldr	r2, [r7, #8]
 800796c:	4413      	add	r3, r2
 800796e:	687a      	ldr	r2, [r7, #4]
 8007970:	429a      	cmp	r2, r3
 8007972:	d108      	bne.n	8007986 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	685a      	ldr	r2, [r3, #4]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	441a      	add	r2, r3
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	68ba      	ldr	r2, [r7, #8]
 8007990:	441a      	add	r2, r3
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	429a      	cmp	r2, r3
 8007998:	d118      	bne.n	80079cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	4b15      	ldr	r3, [pc, #84]	@ (80079f4 <prvInsertBlockIntoFreeList+0xb0>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d00d      	beq.n	80079c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	685a      	ldr	r2, [r3, #4]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	441a      	add	r2, r3
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	681a      	ldr	r2, [r3, #0]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	601a      	str	r2, [r3, #0]
 80079c0:	e008      	b.n	80079d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80079c2:	4b0c      	ldr	r3, [pc, #48]	@ (80079f4 <prvInsertBlockIntoFreeList+0xb0>)
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	601a      	str	r2, [r3, #0]
 80079ca:	e003      	b.n	80079d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	429a      	cmp	r2, r3
 80079da:	d002      	beq.n	80079e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80079e2:	bf00      	nop
 80079e4:	3714      	adds	r7, #20
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr
 80079ee:	bf00      	nop
 80079f0:	200042b4 	.word	0x200042b4
 80079f4:	200042bc 	.word	0x200042bc

080079f8 <siprintf>:
 80079f8:	b40e      	push	{r1, r2, r3}
 80079fa:	b510      	push	{r4, lr}
 80079fc:	b09d      	sub	sp, #116	@ 0x74
 80079fe:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007a00:	9002      	str	r0, [sp, #8]
 8007a02:	9006      	str	r0, [sp, #24]
 8007a04:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007a08:	480a      	ldr	r0, [pc, #40]	@ (8007a34 <siprintf+0x3c>)
 8007a0a:	9107      	str	r1, [sp, #28]
 8007a0c:	9104      	str	r1, [sp, #16]
 8007a0e:	490a      	ldr	r1, [pc, #40]	@ (8007a38 <siprintf+0x40>)
 8007a10:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a14:	9105      	str	r1, [sp, #20]
 8007a16:	2400      	movs	r4, #0
 8007a18:	a902      	add	r1, sp, #8
 8007a1a:	6800      	ldr	r0, [r0, #0]
 8007a1c:	9301      	str	r3, [sp, #4]
 8007a1e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007a20:	f000 fa10 	bl	8007e44 <_svfiprintf_r>
 8007a24:	9b02      	ldr	r3, [sp, #8]
 8007a26:	701c      	strb	r4, [r3, #0]
 8007a28:	b01d      	add	sp, #116	@ 0x74
 8007a2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a2e:	b003      	add	sp, #12
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	20000074 	.word	0x20000074
 8007a38:	ffff0208 	.word	0xffff0208

08007a3c <memcmp>:
 8007a3c:	b510      	push	{r4, lr}
 8007a3e:	3901      	subs	r1, #1
 8007a40:	4402      	add	r2, r0
 8007a42:	4290      	cmp	r0, r2
 8007a44:	d101      	bne.n	8007a4a <memcmp+0xe>
 8007a46:	2000      	movs	r0, #0
 8007a48:	e005      	b.n	8007a56 <memcmp+0x1a>
 8007a4a:	7803      	ldrb	r3, [r0, #0]
 8007a4c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007a50:	42a3      	cmp	r3, r4
 8007a52:	d001      	beq.n	8007a58 <memcmp+0x1c>
 8007a54:	1b18      	subs	r0, r3, r4
 8007a56:	bd10      	pop	{r4, pc}
 8007a58:	3001      	adds	r0, #1
 8007a5a:	e7f2      	b.n	8007a42 <memcmp+0x6>

08007a5c <memset>:
 8007a5c:	4402      	add	r2, r0
 8007a5e:	4603      	mov	r3, r0
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d100      	bne.n	8007a66 <memset+0xa>
 8007a64:	4770      	bx	lr
 8007a66:	f803 1b01 	strb.w	r1, [r3], #1
 8007a6a:	e7f9      	b.n	8007a60 <memset+0x4>

08007a6c <_reclaim_reent>:
 8007a6c:	4b2d      	ldr	r3, [pc, #180]	@ (8007b24 <_reclaim_reent+0xb8>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4283      	cmp	r3, r0
 8007a72:	b570      	push	{r4, r5, r6, lr}
 8007a74:	4604      	mov	r4, r0
 8007a76:	d053      	beq.n	8007b20 <_reclaim_reent+0xb4>
 8007a78:	69c3      	ldr	r3, [r0, #28]
 8007a7a:	b31b      	cbz	r3, 8007ac4 <_reclaim_reent+0x58>
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	b163      	cbz	r3, 8007a9a <_reclaim_reent+0x2e>
 8007a80:	2500      	movs	r5, #0
 8007a82:	69e3      	ldr	r3, [r4, #28]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	5959      	ldr	r1, [r3, r5]
 8007a88:	b9b1      	cbnz	r1, 8007ab8 <_reclaim_reent+0x4c>
 8007a8a:	3504      	adds	r5, #4
 8007a8c:	2d80      	cmp	r5, #128	@ 0x80
 8007a8e:	d1f8      	bne.n	8007a82 <_reclaim_reent+0x16>
 8007a90:	69e3      	ldr	r3, [r4, #28]
 8007a92:	4620      	mov	r0, r4
 8007a94:	68d9      	ldr	r1, [r3, #12]
 8007a96:	f000 f881 	bl	8007b9c <_free_r>
 8007a9a:	69e3      	ldr	r3, [r4, #28]
 8007a9c:	6819      	ldr	r1, [r3, #0]
 8007a9e:	b111      	cbz	r1, 8007aa6 <_reclaim_reent+0x3a>
 8007aa0:	4620      	mov	r0, r4
 8007aa2:	f000 f87b 	bl	8007b9c <_free_r>
 8007aa6:	69e3      	ldr	r3, [r4, #28]
 8007aa8:	689d      	ldr	r5, [r3, #8]
 8007aaa:	b15d      	cbz	r5, 8007ac4 <_reclaim_reent+0x58>
 8007aac:	4629      	mov	r1, r5
 8007aae:	4620      	mov	r0, r4
 8007ab0:	682d      	ldr	r5, [r5, #0]
 8007ab2:	f000 f873 	bl	8007b9c <_free_r>
 8007ab6:	e7f8      	b.n	8007aaa <_reclaim_reent+0x3e>
 8007ab8:	680e      	ldr	r6, [r1, #0]
 8007aba:	4620      	mov	r0, r4
 8007abc:	f000 f86e 	bl	8007b9c <_free_r>
 8007ac0:	4631      	mov	r1, r6
 8007ac2:	e7e1      	b.n	8007a88 <_reclaim_reent+0x1c>
 8007ac4:	6961      	ldr	r1, [r4, #20]
 8007ac6:	b111      	cbz	r1, 8007ace <_reclaim_reent+0x62>
 8007ac8:	4620      	mov	r0, r4
 8007aca:	f000 f867 	bl	8007b9c <_free_r>
 8007ace:	69e1      	ldr	r1, [r4, #28]
 8007ad0:	b111      	cbz	r1, 8007ad8 <_reclaim_reent+0x6c>
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	f000 f862 	bl	8007b9c <_free_r>
 8007ad8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007ada:	b111      	cbz	r1, 8007ae2 <_reclaim_reent+0x76>
 8007adc:	4620      	mov	r0, r4
 8007ade:	f000 f85d 	bl	8007b9c <_free_r>
 8007ae2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ae4:	b111      	cbz	r1, 8007aec <_reclaim_reent+0x80>
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	f000 f858 	bl	8007b9c <_free_r>
 8007aec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007aee:	b111      	cbz	r1, 8007af6 <_reclaim_reent+0x8a>
 8007af0:	4620      	mov	r0, r4
 8007af2:	f000 f853 	bl	8007b9c <_free_r>
 8007af6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007af8:	b111      	cbz	r1, 8007b00 <_reclaim_reent+0x94>
 8007afa:	4620      	mov	r0, r4
 8007afc:	f000 f84e 	bl	8007b9c <_free_r>
 8007b00:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007b02:	b111      	cbz	r1, 8007b0a <_reclaim_reent+0x9e>
 8007b04:	4620      	mov	r0, r4
 8007b06:	f000 f849 	bl	8007b9c <_free_r>
 8007b0a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007b0c:	b111      	cbz	r1, 8007b14 <_reclaim_reent+0xa8>
 8007b0e:	4620      	mov	r0, r4
 8007b10:	f000 f844 	bl	8007b9c <_free_r>
 8007b14:	6a23      	ldr	r3, [r4, #32]
 8007b16:	b11b      	cbz	r3, 8007b20 <_reclaim_reent+0xb4>
 8007b18:	4620      	mov	r0, r4
 8007b1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007b1e:	4718      	bx	r3
 8007b20:	bd70      	pop	{r4, r5, r6, pc}
 8007b22:	bf00      	nop
 8007b24:	20000074 	.word	0x20000074

08007b28 <__errno>:
 8007b28:	4b01      	ldr	r3, [pc, #4]	@ (8007b30 <__errno+0x8>)
 8007b2a:	6818      	ldr	r0, [r3, #0]
 8007b2c:	4770      	bx	lr
 8007b2e:	bf00      	nop
 8007b30:	20000074 	.word	0x20000074

08007b34 <__libc_init_array>:
 8007b34:	b570      	push	{r4, r5, r6, lr}
 8007b36:	4d0d      	ldr	r5, [pc, #52]	@ (8007b6c <__libc_init_array+0x38>)
 8007b38:	4c0d      	ldr	r4, [pc, #52]	@ (8007b70 <__libc_init_array+0x3c>)
 8007b3a:	1b64      	subs	r4, r4, r5
 8007b3c:	10a4      	asrs	r4, r4, #2
 8007b3e:	2600      	movs	r6, #0
 8007b40:	42a6      	cmp	r6, r4
 8007b42:	d109      	bne.n	8007b58 <__libc_init_array+0x24>
 8007b44:	4d0b      	ldr	r5, [pc, #44]	@ (8007b74 <__libc_init_array+0x40>)
 8007b46:	4c0c      	ldr	r4, [pc, #48]	@ (8007b78 <__libc_init_array+0x44>)
 8007b48:	f000 fc64 	bl	8008414 <_init>
 8007b4c:	1b64      	subs	r4, r4, r5
 8007b4e:	10a4      	asrs	r4, r4, #2
 8007b50:	2600      	movs	r6, #0
 8007b52:	42a6      	cmp	r6, r4
 8007b54:	d105      	bne.n	8007b62 <__libc_init_array+0x2e>
 8007b56:	bd70      	pop	{r4, r5, r6, pc}
 8007b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b5c:	4798      	blx	r3
 8007b5e:	3601      	adds	r6, #1
 8007b60:	e7ee      	b.n	8007b40 <__libc_init_array+0xc>
 8007b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b66:	4798      	blx	r3
 8007b68:	3601      	adds	r6, #1
 8007b6a:	e7f2      	b.n	8007b52 <__libc_init_array+0x1e>
 8007b6c:	08008668 	.word	0x08008668
 8007b70:	08008668 	.word	0x08008668
 8007b74:	08008668 	.word	0x08008668
 8007b78:	0800866c 	.word	0x0800866c

08007b7c <__retarget_lock_acquire_recursive>:
 8007b7c:	4770      	bx	lr

08007b7e <__retarget_lock_release_recursive>:
 8007b7e:	4770      	bx	lr

08007b80 <memcpy>:
 8007b80:	440a      	add	r2, r1
 8007b82:	4291      	cmp	r1, r2
 8007b84:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b88:	d100      	bne.n	8007b8c <memcpy+0xc>
 8007b8a:	4770      	bx	lr
 8007b8c:	b510      	push	{r4, lr}
 8007b8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b96:	4291      	cmp	r1, r2
 8007b98:	d1f9      	bne.n	8007b8e <memcpy+0xe>
 8007b9a:	bd10      	pop	{r4, pc}

08007b9c <_free_r>:
 8007b9c:	b538      	push	{r3, r4, r5, lr}
 8007b9e:	4605      	mov	r5, r0
 8007ba0:	2900      	cmp	r1, #0
 8007ba2:	d041      	beq.n	8007c28 <_free_r+0x8c>
 8007ba4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ba8:	1f0c      	subs	r4, r1, #4
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	bfb8      	it	lt
 8007bae:	18e4      	addlt	r4, r4, r3
 8007bb0:	f000 f8e0 	bl	8007d74 <__malloc_lock>
 8007bb4:	4a1d      	ldr	r2, [pc, #116]	@ (8007c2c <_free_r+0x90>)
 8007bb6:	6813      	ldr	r3, [r2, #0]
 8007bb8:	b933      	cbnz	r3, 8007bc8 <_free_r+0x2c>
 8007bba:	6063      	str	r3, [r4, #4]
 8007bbc:	6014      	str	r4, [r2, #0]
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bc4:	f000 b8dc 	b.w	8007d80 <__malloc_unlock>
 8007bc8:	42a3      	cmp	r3, r4
 8007bca:	d908      	bls.n	8007bde <_free_r+0x42>
 8007bcc:	6820      	ldr	r0, [r4, #0]
 8007bce:	1821      	adds	r1, r4, r0
 8007bd0:	428b      	cmp	r3, r1
 8007bd2:	bf01      	itttt	eq
 8007bd4:	6819      	ldreq	r1, [r3, #0]
 8007bd6:	685b      	ldreq	r3, [r3, #4]
 8007bd8:	1809      	addeq	r1, r1, r0
 8007bda:	6021      	streq	r1, [r4, #0]
 8007bdc:	e7ed      	b.n	8007bba <_free_r+0x1e>
 8007bde:	461a      	mov	r2, r3
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	b10b      	cbz	r3, 8007be8 <_free_r+0x4c>
 8007be4:	42a3      	cmp	r3, r4
 8007be6:	d9fa      	bls.n	8007bde <_free_r+0x42>
 8007be8:	6811      	ldr	r1, [r2, #0]
 8007bea:	1850      	adds	r0, r2, r1
 8007bec:	42a0      	cmp	r0, r4
 8007bee:	d10b      	bne.n	8007c08 <_free_r+0x6c>
 8007bf0:	6820      	ldr	r0, [r4, #0]
 8007bf2:	4401      	add	r1, r0
 8007bf4:	1850      	adds	r0, r2, r1
 8007bf6:	4283      	cmp	r3, r0
 8007bf8:	6011      	str	r1, [r2, #0]
 8007bfa:	d1e0      	bne.n	8007bbe <_free_r+0x22>
 8007bfc:	6818      	ldr	r0, [r3, #0]
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	6053      	str	r3, [r2, #4]
 8007c02:	4408      	add	r0, r1
 8007c04:	6010      	str	r0, [r2, #0]
 8007c06:	e7da      	b.n	8007bbe <_free_r+0x22>
 8007c08:	d902      	bls.n	8007c10 <_free_r+0x74>
 8007c0a:	230c      	movs	r3, #12
 8007c0c:	602b      	str	r3, [r5, #0]
 8007c0e:	e7d6      	b.n	8007bbe <_free_r+0x22>
 8007c10:	6820      	ldr	r0, [r4, #0]
 8007c12:	1821      	adds	r1, r4, r0
 8007c14:	428b      	cmp	r3, r1
 8007c16:	bf04      	itt	eq
 8007c18:	6819      	ldreq	r1, [r3, #0]
 8007c1a:	685b      	ldreq	r3, [r3, #4]
 8007c1c:	6063      	str	r3, [r4, #4]
 8007c1e:	bf04      	itt	eq
 8007c20:	1809      	addeq	r1, r1, r0
 8007c22:	6021      	streq	r1, [r4, #0]
 8007c24:	6054      	str	r4, [r2, #4]
 8007c26:	e7ca      	b.n	8007bbe <_free_r+0x22>
 8007c28:	bd38      	pop	{r3, r4, r5, pc}
 8007c2a:	bf00      	nop
 8007c2c:	20004418 	.word	0x20004418

08007c30 <sbrk_aligned>:
 8007c30:	b570      	push	{r4, r5, r6, lr}
 8007c32:	4e0f      	ldr	r6, [pc, #60]	@ (8007c70 <sbrk_aligned+0x40>)
 8007c34:	460c      	mov	r4, r1
 8007c36:	6831      	ldr	r1, [r6, #0]
 8007c38:	4605      	mov	r5, r0
 8007c3a:	b911      	cbnz	r1, 8007c42 <sbrk_aligned+0x12>
 8007c3c:	f000 fba4 	bl	8008388 <_sbrk_r>
 8007c40:	6030      	str	r0, [r6, #0]
 8007c42:	4621      	mov	r1, r4
 8007c44:	4628      	mov	r0, r5
 8007c46:	f000 fb9f 	bl	8008388 <_sbrk_r>
 8007c4a:	1c43      	adds	r3, r0, #1
 8007c4c:	d103      	bne.n	8007c56 <sbrk_aligned+0x26>
 8007c4e:	f04f 34ff 	mov.w	r4, #4294967295
 8007c52:	4620      	mov	r0, r4
 8007c54:	bd70      	pop	{r4, r5, r6, pc}
 8007c56:	1cc4      	adds	r4, r0, #3
 8007c58:	f024 0403 	bic.w	r4, r4, #3
 8007c5c:	42a0      	cmp	r0, r4
 8007c5e:	d0f8      	beq.n	8007c52 <sbrk_aligned+0x22>
 8007c60:	1a21      	subs	r1, r4, r0
 8007c62:	4628      	mov	r0, r5
 8007c64:	f000 fb90 	bl	8008388 <_sbrk_r>
 8007c68:	3001      	adds	r0, #1
 8007c6a:	d1f2      	bne.n	8007c52 <sbrk_aligned+0x22>
 8007c6c:	e7ef      	b.n	8007c4e <sbrk_aligned+0x1e>
 8007c6e:	bf00      	nop
 8007c70:	20004414 	.word	0x20004414

08007c74 <_malloc_r>:
 8007c74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c78:	1ccd      	adds	r5, r1, #3
 8007c7a:	f025 0503 	bic.w	r5, r5, #3
 8007c7e:	3508      	adds	r5, #8
 8007c80:	2d0c      	cmp	r5, #12
 8007c82:	bf38      	it	cc
 8007c84:	250c      	movcc	r5, #12
 8007c86:	2d00      	cmp	r5, #0
 8007c88:	4606      	mov	r6, r0
 8007c8a:	db01      	blt.n	8007c90 <_malloc_r+0x1c>
 8007c8c:	42a9      	cmp	r1, r5
 8007c8e:	d904      	bls.n	8007c9a <_malloc_r+0x26>
 8007c90:	230c      	movs	r3, #12
 8007c92:	6033      	str	r3, [r6, #0]
 8007c94:	2000      	movs	r0, #0
 8007c96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d70 <_malloc_r+0xfc>
 8007c9e:	f000 f869 	bl	8007d74 <__malloc_lock>
 8007ca2:	f8d8 3000 	ldr.w	r3, [r8]
 8007ca6:	461c      	mov	r4, r3
 8007ca8:	bb44      	cbnz	r4, 8007cfc <_malloc_r+0x88>
 8007caa:	4629      	mov	r1, r5
 8007cac:	4630      	mov	r0, r6
 8007cae:	f7ff ffbf 	bl	8007c30 <sbrk_aligned>
 8007cb2:	1c43      	adds	r3, r0, #1
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	d158      	bne.n	8007d6a <_malloc_r+0xf6>
 8007cb8:	f8d8 4000 	ldr.w	r4, [r8]
 8007cbc:	4627      	mov	r7, r4
 8007cbe:	2f00      	cmp	r7, #0
 8007cc0:	d143      	bne.n	8007d4a <_malloc_r+0xd6>
 8007cc2:	2c00      	cmp	r4, #0
 8007cc4:	d04b      	beq.n	8007d5e <_malloc_r+0xea>
 8007cc6:	6823      	ldr	r3, [r4, #0]
 8007cc8:	4639      	mov	r1, r7
 8007cca:	4630      	mov	r0, r6
 8007ccc:	eb04 0903 	add.w	r9, r4, r3
 8007cd0:	f000 fb5a 	bl	8008388 <_sbrk_r>
 8007cd4:	4581      	cmp	r9, r0
 8007cd6:	d142      	bne.n	8007d5e <_malloc_r+0xea>
 8007cd8:	6821      	ldr	r1, [r4, #0]
 8007cda:	1a6d      	subs	r5, r5, r1
 8007cdc:	4629      	mov	r1, r5
 8007cde:	4630      	mov	r0, r6
 8007ce0:	f7ff ffa6 	bl	8007c30 <sbrk_aligned>
 8007ce4:	3001      	adds	r0, #1
 8007ce6:	d03a      	beq.n	8007d5e <_malloc_r+0xea>
 8007ce8:	6823      	ldr	r3, [r4, #0]
 8007cea:	442b      	add	r3, r5
 8007cec:	6023      	str	r3, [r4, #0]
 8007cee:	f8d8 3000 	ldr.w	r3, [r8]
 8007cf2:	685a      	ldr	r2, [r3, #4]
 8007cf4:	bb62      	cbnz	r2, 8007d50 <_malloc_r+0xdc>
 8007cf6:	f8c8 7000 	str.w	r7, [r8]
 8007cfa:	e00f      	b.n	8007d1c <_malloc_r+0xa8>
 8007cfc:	6822      	ldr	r2, [r4, #0]
 8007cfe:	1b52      	subs	r2, r2, r5
 8007d00:	d420      	bmi.n	8007d44 <_malloc_r+0xd0>
 8007d02:	2a0b      	cmp	r2, #11
 8007d04:	d917      	bls.n	8007d36 <_malloc_r+0xc2>
 8007d06:	1961      	adds	r1, r4, r5
 8007d08:	42a3      	cmp	r3, r4
 8007d0a:	6025      	str	r5, [r4, #0]
 8007d0c:	bf18      	it	ne
 8007d0e:	6059      	strne	r1, [r3, #4]
 8007d10:	6863      	ldr	r3, [r4, #4]
 8007d12:	bf08      	it	eq
 8007d14:	f8c8 1000 	streq.w	r1, [r8]
 8007d18:	5162      	str	r2, [r4, r5]
 8007d1a:	604b      	str	r3, [r1, #4]
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	f000 f82f 	bl	8007d80 <__malloc_unlock>
 8007d22:	f104 000b 	add.w	r0, r4, #11
 8007d26:	1d23      	adds	r3, r4, #4
 8007d28:	f020 0007 	bic.w	r0, r0, #7
 8007d2c:	1ac2      	subs	r2, r0, r3
 8007d2e:	bf1c      	itt	ne
 8007d30:	1a1b      	subne	r3, r3, r0
 8007d32:	50a3      	strne	r3, [r4, r2]
 8007d34:	e7af      	b.n	8007c96 <_malloc_r+0x22>
 8007d36:	6862      	ldr	r2, [r4, #4]
 8007d38:	42a3      	cmp	r3, r4
 8007d3a:	bf0c      	ite	eq
 8007d3c:	f8c8 2000 	streq.w	r2, [r8]
 8007d40:	605a      	strne	r2, [r3, #4]
 8007d42:	e7eb      	b.n	8007d1c <_malloc_r+0xa8>
 8007d44:	4623      	mov	r3, r4
 8007d46:	6864      	ldr	r4, [r4, #4]
 8007d48:	e7ae      	b.n	8007ca8 <_malloc_r+0x34>
 8007d4a:	463c      	mov	r4, r7
 8007d4c:	687f      	ldr	r7, [r7, #4]
 8007d4e:	e7b6      	b.n	8007cbe <_malloc_r+0x4a>
 8007d50:	461a      	mov	r2, r3
 8007d52:	685b      	ldr	r3, [r3, #4]
 8007d54:	42a3      	cmp	r3, r4
 8007d56:	d1fb      	bne.n	8007d50 <_malloc_r+0xdc>
 8007d58:	2300      	movs	r3, #0
 8007d5a:	6053      	str	r3, [r2, #4]
 8007d5c:	e7de      	b.n	8007d1c <_malloc_r+0xa8>
 8007d5e:	230c      	movs	r3, #12
 8007d60:	6033      	str	r3, [r6, #0]
 8007d62:	4630      	mov	r0, r6
 8007d64:	f000 f80c 	bl	8007d80 <__malloc_unlock>
 8007d68:	e794      	b.n	8007c94 <_malloc_r+0x20>
 8007d6a:	6005      	str	r5, [r0, #0]
 8007d6c:	e7d6      	b.n	8007d1c <_malloc_r+0xa8>
 8007d6e:	bf00      	nop
 8007d70:	20004418 	.word	0x20004418

08007d74 <__malloc_lock>:
 8007d74:	4801      	ldr	r0, [pc, #4]	@ (8007d7c <__malloc_lock+0x8>)
 8007d76:	f7ff bf01 	b.w	8007b7c <__retarget_lock_acquire_recursive>
 8007d7a:	bf00      	nop
 8007d7c:	20004410 	.word	0x20004410

08007d80 <__malloc_unlock>:
 8007d80:	4801      	ldr	r0, [pc, #4]	@ (8007d88 <__malloc_unlock+0x8>)
 8007d82:	f7ff befc 	b.w	8007b7e <__retarget_lock_release_recursive>
 8007d86:	bf00      	nop
 8007d88:	20004410 	.word	0x20004410

08007d8c <__ssputs_r>:
 8007d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d90:	688e      	ldr	r6, [r1, #8]
 8007d92:	461f      	mov	r7, r3
 8007d94:	42be      	cmp	r6, r7
 8007d96:	680b      	ldr	r3, [r1, #0]
 8007d98:	4682      	mov	sl, r0
 8007d9a:	460c      	mov	r4, r1
 8007d9c:	4690      	mov	r8, r2
 8007d9e:	d82d      	bhi.n	8007dfc <__ssputs_r+0x70>
 8007da0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007da4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007da8:	d026      	beq.n	8007df8 <__ssputs_r+0x6c>
 8007daa:	6965      	ldr	r5, [r4, #20]
 8007dac:	6909      	ldr	r1, [r1, #16]
 8007dae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007db2:	eba3 0901 	sub.w	r9, r3, r1
 8007db6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007dba:	1c7b      	adds	r3, r7, #1
 8007dbc:	444b      	add	r3, r9
 8007dbe:	106d      	asrs	r5, r5, #1
 8007dc0:	429d      	cmp	r5, r3
 8007dc2:	bf38      	it	cc
 8007dc4:	461d      	movcc	r5, r3
 8007dc6:	0553      	lsls	r3, r2, #21
 8007dc8:	d527      	bpl.n	8007e1a <__ssputs_r+0x8e>
 8007dca:	4629      	mov	r1, r5
 8007dcc:	f7ff ff52 	bl	8007c74 <_malloc_r>
 8007dd0:	4606      	mov	r6, r0
 8007dd2:	b360      	cbz	r0, 8007e2e <__ssputs_r+0xa2>
 8007dd4:	6921      	ldr	r1, [r4, #16]
 8007dd6:	464a      	mov	r2, r9
 8007dd8:	f7ff fed2 	bl	8007b80 <memcpy>
 8007ddc:	89a3      	ldrh	r3, [r4, #12]
 8007dde:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007de2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007de6:	81a3      	strh	r3, [r4, #12]
 8007de8:	6126      	str	r6, [r4, #16]
 8007dea:	6165      	str	r5, [r4, #20]
 8007dec:	444e      	add	r6, r9
 8007dee:	eba5 0509 	sub.w	r5, r5, r9
 8007df2:	6026      	str	r6, [r4, #0]
 8007df4:	60a5      	str	r5, [r4, #8]
 8007df6:	463e      	mov	r6, r7
 8007df8:	42be      	cmp	r6, r7
 8007dfa:	d900      	bls.n	8007dfe <__ssputs_r+0x72>
 8007dfc:	463e      	mov	r6, r7
 8007dfe:	6820      	ldr	r0, [r4, #0]
 8007e00:	4632      	mov	r2, r6
 8007e02:	4641      	mov	r1, r8
 8007e04:	f000 faa6 	bl	8008354 <memmove>
 8007e08:	68a3      	ldr	r3, [r4, #8]
 8007e0a:	1b9b      	subs	r3, r3, r6
 8007e0c:	60a3      	str	r3, [r4, #8]
 8007e0e:	6823      	ldr	r3, [r4, #0]
 8007e10:	4433      	add	r3, r6
 8007e12:	6023      	str	r3, [r4, #0]
 8007e14:	2000      	movs	r0, #0
 8007e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e1a:	462a      	mov	r2, r5
 8007e1c:	f000 fac4 	bl	80083a8 <_realloc_r>
 8007e20:	4606      	mov	r6, r0
 8007e22:	2800      	cmp	r0, #0
 8007e24:	d1e0      	bne.n	8007de8 <__ssputs_r+0x5c>
 8007e26:	6921      	ldr	r1, [r4, #16]
 8007e28:	4650      	mov	r0, sl
 8007e2a:	f7ff feb7 	bl	8007b9c <_free_r>
 8007e2e:	230c      	movs	r3, #12
 8007e30:	f8ca 3000 	str.w	r3, [sl]
 8007e34:	89a3      	ldrh	r3, [r4, #12]
 8007e36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e3a:	81a3      	strh	r3, [r4, #12]
 8007e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e40:	e7e9      	b.n	8007e16 <__ssputs_r+0x8a>
	...

08007e44 <_svfiprintf_r>:
 8007e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e48:	4698      	mov	r8, r3
 8007e4a:	898b      	ldrh	r3, [r1, #12]
 8007e4c:	061b      	lsls	r3, r3, #24
 8007e4e:	b09d      	sub	sp, #116	@ 0x74
 8007e50:	4607      	mov	r7, r0
 8007e52:	460d      	mov	r5, r1
 8007e54:	4614      	mov	r4, r2
 8007e56:	d510      	bpl.n	8007e7a <_svfiprintf_r+0x36>
 8007e58:	690b      	ldr	r3, [r1, #16]
 8007e5a:	b973      	cbnz	r3, 8007e7a <_svfiprintf_r+0x36>
 8007e5c:	2140      	movs	r1, #64	@ 0x40
 8007e5e:	f7ff ff09 	bl	8007c74 <_malloc_r>
 8007e62:	6028      	str	r0, [r5, #0]
 8007e64:	6128      	str	r0, [r5, #16]
 8007e66:	b930      	cbnz	r0, 8007e76 <_svfiprintf_r+0x32>
 8007e68:	230c      	movs	r3, #12
 8007e6a:	603b      	str	r3, [r7, #0]
 8007e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e70:	b01d      	add	sp, #116	@ 0x74
 8007e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e76:	2340      	movs	r3, #64	@ 0x40
 8007e78:	616b      	str	r3, [r5, #20]
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e7e:	2320      	movs	r3, #32
 8007e80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e84:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e88:	2330      	movs	r3, #48	@ 0x30
 8007e8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008028 <_svfiprintf_r+0x1e4>
 8007e8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e92:	f04f 0901 	mov.w	r9, #1
 8007e96:	4623      	mov	r3, r4
 8007e98:	469a      	mov	sl, r3
 8007e9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e9e:	b10a      	cbz	r2, 8007ea4 <_svfiprintf_r+0x60>
 8007ea0:	2a25      	cmp	r2, #37	@ 0x25
 8007ea2:	d1f9      	bne.n	8007e98 <_svfiprintf_r+0x54>
 8007ea4:	ebba 0b04 	subs.w	fp, sl, r4
 8007ea8:	d00b      	beq.n	8007ec2 <_svfiprintf_r+0x7e>
 8007eaa:	465b      	mov	r3, fp
 8007eac:	4622      	mov	r2, r4
 8007eae:	4629      	mov	r1, r5
 8007eb0:	4638      	mov	r0, r7
 8007eb2:	f7ff ff6b 	bl	8007d8c <__ssputs_r>
 8007eb6:	3001      	adds	r0, #1
 8007eb8:	f000 80a7 	beq.w	800800a <_svfiprintf_r+0x1c6>
 8007ebc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ebe:	445a      	add	r2, fp
 8007ec0:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ec2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	f000 809f 	beq.w	800800a <_svfiprintf_r+0x1c6>
 8007ecc:	2300      	movs	r3, #0
 8007ece:	f04f 32ff 	mov.w	r2, #4294967295
 8007ed2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ed6:	f10a 0a01 	add.w	sl, sl, #1
 8007eda:	9304      	str	r3, [sp, #16]
 8007edc:	9307      	str	r3, [sp, #28]
 8007ede:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007ee2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ee4:	4654      	mov	r4, sl
 8007ee6:	2205      	movs	r2, #5
 8007ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eec:	484e      	ldr	r0, [pc, #312]	@ (8008028 <_svfiprintf_r+0x1e4>)
 8007eee:	f7f8 f977 	bl	80001e0 <memchr>
 8007ef2:	9a04      	ldr	r2, [sp, #16]
 8007ef4:	b9d8      	cbnz	r0, 8007f2e <_svfiprintf_r+0xea>
 8007ef6:	06d0      	lsls	r0, r2, #27
 8007ef8:	bf44      	itt	mi
 8007efa:	2320      	movmi	r3, #32
 8007efc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f00:	0711      	lsls	r1, r2, #28
 8007f02:	bf44      	itt	mi
 8007f04:	232b      	movmi	r3, #43	@ 0x2b
 8007f06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f0a:	f89a 3000 	ldrb.w	r3, [sl]
 8007f0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f10:	d015      	beq.n	8007f3e <_svfiprintf_r+0xfa>
 8007f12:	9a07      	ldr	r2, [sp, #28]
 8007f14:	4654      	mov	r4, sl
 8007f16:	2000      	movs	r0, #0
 8007f18:	f04f 0c0a 	mov.w	ip, #10
 8007f1c:	4621      	mov	r1, r4
 8007f1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f22:	3b30      	subs	r3, #48	@ 0x30
 8007f24:	2b09      	cmp	r3, #9
 8007f26:	d94b      	bls.n	8007fc0 <_svfiprintf_r+0x17c>
 8007f28:	b1b0      	cbz	r0, 8007f58 <_svfiprintf_r+0x114>
 8007f2a:	9207      	str	r2, [sp, #28]
 8007f2c:	e014      	b.n	8007f58 <_svfiprintf_r+0x114>
 8007f2e:	eba0 0308 	sub.w	r3, r0, r8
 8007f32:	fa09 f303 	lsl.w	r3, r9, r3
 8007f36:	4313      	orrs	r3, r2
 8007f38:	9304      	str	r3, [sp, #16]
 8007f3a:	46a2      	mov	sl, r4
 8007f3c:	e7d2      	b.n	8007ee4 <_svfiprintf_r+0xa0>
 8007f3e:	9b03      	ldr	r3, [sp, #12]
 8007f40:	1d19      	adds	r1, r3, #4
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	9103      	str	r1, [sp, #12]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	bfbb      	ittet	lt
 8007f4a:	425b      	neglt	r3, r3
 8007f4c:	f042 0202 	orrlt.w	r2, r2, #2
 8007f50:	9307      	strge	r3, [sp, #28]
 8007f52:	9307      	strlt	r3, [sp, #28]
 8007f54:	bfb8      	it	lt
 8007f56:	9204      	strlt	r2, [sp, #16]
 8007f58:	7823      	ldrb	r3, [r4, #0]
 8007f5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f5c:	d10a      	bne.n	8007f74 <_svfiprintf_r+0x130>
 8007f5e:	7863      	ldrb	r3, [r4, #1]
 8007f60:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f62:	d132      	bne.n	8007fca <_svfiprintf_r+0x186>
 8007f64:	9b03      	ldr	r3, [sp, #12]
 8007f66:	1d1a      	adds	r2, r3, #4
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	9203      	str	r2, [sp, #12]
 8007f6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f70:	3402      	adds	r4, #2
 8007f72:	9305      	str	r3, [sp, #20]
 8007f74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008038 <_svfiprintf_r+0x1f4>
 8007f78:	7821      	ldrb	r1, [r4, #0]
 8007f7a:	2203      	movs	r2, #3
 8007f7c:	4650      	mov	r0, sl
 8007f7e:	f7f8 f92f 	bl	80001e0 <memchr>
 8007f82:	b138      	cbz	r0, 8007f94 <_svfiprintf_r+0x150>
 8007f84:	9b04      	ldr	r3, [sp, #16]
 8007f86:	eba0 000a 	sub.w	r0, r0, sl
 8007f8a:	2240      	movs	r2, #64	@ 0x40
 8007f8c:	4082      	lsls	r2, r0
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	3401      	adds	r4, #1
 8007f92:	9304      	str	r3, [sp, #16]
 8007f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f98:	4824      	ldr	r0, [pc, #144]	@ (800802c <_svfiprintf_r+0x1e8>)
 8007f9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f9e:	2206      	movs	r2, #6
 8007fa0:	f7f8 f91e 	bl	80001e0 <memchr>
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	d036      	beq.n	8008016 <_svfiprintf_r+0x1d2>
 8007fa8:	4b21      	ldr	r3, [pc, #132]	@ (8008030 <_svfiprintf_r+0x1ec>)
 8007faa:	bb1b      	cbnz	r3, 8007ff4 <_svfiprintf_r+0x1b0>
 8007fac:	9b03      	ldr	r3, [sp, #12]
 8007fae:	3307      	adds	r3, #7
 8007fb0:	f023 0307 	bic.w	r3, r3, #7
 8007fb4:	3308      	adds	r3, #8
 8007fb6:	9303      	str	r3, [sp, #12]
 8007fb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fba:	4433      	add	r3, r6
 8007fbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fbe:	e76a      	b.n	8007e96 <_svfiprintf_r+0x52>
 8007fc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fc4:	460c      	mov	r4, r1
 8007fc6:	2001      	movs	r0, #1
 8007fc8:	e7a8      	b.n	8007f1c <_svfiprintf_r+0xd8>
 8007fca:	2300      	movs	r3, #0
 8007fcc:	3401      	adds	r4, #1
 8007fce:	9305      	str	r3, [sp, #20]
 8007fd0:	4619      	mov	r1, r3
 8007fd2:	f04f 0c0a 	mov.w	ip, #10
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fdc:	3a30      	subs	r2, #48	@ 0x30
 8007fde:	2a09      	cmp	r2, #9
 8007fe0:	d903      	bls.n	8007fea <_svfiprintf_r+0x1a6>
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d0c6      	beq.n	8007f74 <_svfiprintf_r+0x130>
 8007fe6:	9105      	str	r1, [sp, #20]
 8007fe8:	e7c4      	b.n	8007f74 <_svfiprintf_r+0x130>
 8007fea:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fee:	4604      	mov	r4, r0
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e7f0      	b.n	8007fd6 <_svfiprintf_r+0x192>
 8007ff4:	ab03      	add	r3, sp, #12
 8007ff6:	9300      	str	r3, [sp, #0]
 8007ff8:	462a      	mov	r2, r5
 8007ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8008034 <_svfiprintf_r+0x1f0>)
 8007ffc:	a904      	add	r1, sp, #16
 8007ffe:	4638      	mov	r0, r7
 8008000:	f3af 8000 	nop.w
 8008004:	1c42      	adds	r2, r0, #1
 8008006:	4606      	mov	r6, r0
 8008008:	d1d6      	bne.n	8007fb8 <_svfiprintf_r+0x174>
 800800a:	89ab      	ldrh	r3, [r5, #12]
 800800c:	065b      	lsls	r3, r3, #25
 800800e:	f53f af2d 	bmi.w	8007e6c <_svfiprintf_r+0x28>
 8008012:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008014:	e72c      	b.n	8007e70 <_svfiprintf_r+0x2c>
 8008016:	ab03      	add	r3, sp, #12
 8008018:	9300      	str	r3, [sp, #0]
 800801a:	462a      	mov	r2, r5
 800801c:	4b05      	ldr	r3, [pc, #20]	@ (8008034 <_svfiprintf_r+0x1f0>)
 800801e:	a904      	add	r1, sp, #16
 8008020:	4638      	mov	r0, r7
 8008022:	f000 f879 	bl	8008118 <_printf_i>
 8008026:	e7ed      	b.n	8008004 <_svfiprintf_r+0x1c0>
 8008028:	0800862c 	.word	0x0800862c
 800802c:	08008636 	.word	0x08008636
 8008030:	00000000 	.word	0x00000000
 8008034:	08007d8d 	.word	0x08007d8d
 8008038:	08008632 	.word	0x08008632

0800803c <_printf_common>:
 800803c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008040:	4616      	mov	r6, r2
 8008042:	4698      	mov	r8, r3
 8008044:	688a      	ldr	r2, [r1, #8]
 8008046:	690b      	ldr	r3, [r1, #16]
 8008048:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800804c:	4293      	cmp	r3, r2
 800804e:	bfb8      	it	lt
 8008050:	4613      	movlt	r3, r2
 8008052:	6033      	str	r3, [r6, #0]
 8008054:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008058:	4607      	mov	r7, r0
 800805a:	460c      	mov	r4, r1
 800805c:	b10a      	cbz	r2, 8008062 <_printf_common+0x26>
 800805e:	3301      	adds	r3, #1
 8008060:	6033      	str	r3, [r6, #0]
 8008062:	6823      	ldr	r3, [r4, #0]
 8008064:	0699      	lsls	r1, r3, #26
 8008066:	bf42      	ittt	mi
 8008068:	6833      	ldrmi	r3, [r6, #0]
 800806a:	3302      	addmi	r3, #2
 800806c:	6033      	strmi	r3, [r6, #0]
 800806e:	6825      	ldr	r5, [r4, #0]
 8008070:	f015 0506 	ands.w	r5, r5, #6
 8008074:	d106      	bne.n	8008084 <_printf_common+0x48>
 8008076:	f104 0a19 	add.w	sl, r4, #25
 800807a:	68e3      	ldr	r3, [r4, #12]
 800807c:	6832      	ldr	r2, [r6, #0]
 800807e:	1a9b      	subs	r3, r3, r2
 8008080:	42ab      	cmp	r3, r5
 8008082:	dc26      	bgt.n	80080d2 <_printf_common+0x96>
 8008084:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008088:	6822      	ldr	r2, [r4, #0]
 800808a:	3b00      	subs	r3, #0
 800808c:	bf18      	it	ne
 800808e:	2301      	movne	r3, #1
 8008090:	0692      	lsls	r2, r2, #26
 8008092:	d42b      	bmi.n	80080ec <_printf_common+0xb0>
 8008094:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008098:	4641      	mov	r1, r8
 800809a:	4638      	mov	r0, r7
 800809c:	47c8      	blx	r9
 800809e:	3001      	adds	r0, #1
 80080a0:	d01e      	beq.n	80080e0 <_printf_common+0xa4>
 80080a2:	6823      	ldr	r3, [r4, #0]
 80080a4:	6922      	ldr	r2, [r4, #16]
 80080a6:	f003 0306 	and.w	r3, r3, #6
 80080aa:	2b04      	cmp	r3, #4
 80080ac:	bf02      	ittt	eq
 80080ae:	68e5      	ldreq	r5, [r4, #12]
 80080b0:	6833      	ldreq	r3, [r6, #0]
 80080b2:	1aed      	subeq	r5, r5, r3
 80080b4:	68a3      	ldr	r3, [r4, #8]
 80080b6:	bf0c      	ite	eq
 80080b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80080bc:	2500      	movne	r5, #0
 80080be:	4293      	cmp	r3, r2
 80080c0:	bfc4      	itt	gt
 80080c2:	1a9b      	subgt	r3, r3, r2
 80080c4:	18ed      	addgt	r5, r5, r3
 80080c6:	2600      	movs	r6, #0
 80080c8:	341a      	adds	r4, #26
 80080ca:	42b5      	cmp	r5, r6
 80080cc:	d11a      	bne.n	8008104 <_printf_common+0xc8>
 80080ce:	2000      	movs	r0, #0
 80080d0:	e008      	b.n	80080e4 <_printf_common+0xa8>
 80080d2:	2301      	movs	r3, #1
 80080d4:	4652      	mov	r2, sl
 80080d6:	4641      	mov	r1, r8
 80080d8:	4638      	mov	r0, r7
 80080da:	47c8      	blx	r9
 80080dc:	3001      	adds	r0, #1
 80080de:	d103      	bne.n	80080e8 <_printf_common+0xac>
 80080e0:	f04f 30ff 	mov.w	r0, #4294967295
 80080e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080e8:	3501      	adds	r5, #1
 80080ea:	e7c6      	b.n	800807a <_printf_common+0x3e>
 80080ec:	18e1      	adds	r1, r4, r3
 80080ee:	1c5a      	adds	r2, r3, #1
 80080f0:	2030      	movs	r0, #48	@ 0x30
 80080f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80080f6:	4422      	add	r2, r4
 80080f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80080fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008100:	3302      	adds	r3, #2
 8008102:	e7c7      	b.n	8008094 <_printf_common+0x58>
 8008104:	2301      	movs	r3, #1
 8008106:	4622      	mov	r2, r4
 8008108:	4641      	mov	r1, r8
 800810a:	4638      	mov	r0, r7
 800810c:	47c8      	blx	r9
 800810e:	3001      	adds	r0, #1
 8008110:	d0e6      	beq.n	80080e0 <_printf_common+0xa4>
 8008112:	3601      	adds	r6, #1
 8008114:	e7d9      	b.n	80080ca <_printf_common+0x8e>
	...

08008118 <_printf_i>:
 8008118:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800811c:	7e0f      	ldrb	r7, [r1, #24]
 800811e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008120:	2f78      	cmp	r7, #120	@ 0x78
 8008122:	4691      	mov	r9, r2
 8008124:	4680      	mov	r8, r0
 8008126:	460c      	mov	r4, r1
 8008128:	469a      	mov	sl, r3
 800812a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800812e:	d807      	bhi.n	8008140 <_printf_i+0x28>
 8008130:	2f62      	cmp	r7, #98	@ 0x62
 8008132:	d80a      	bhi.n	800814a <_printf_i+0x32>
 8008134:	2f00      	cmp	r7, #0
 8008136:	f000 80d1 	beq.w	80082dc <_printf_i+0x1c4>
 800813a:	2f58      	cmp	r7, #88	@ 0x58
 800813c:	f000 80b8 	beq.w	80082b0 <_printf_i+0x198>
 8008140:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008144:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008148:	e03a      	b.n	80081c0 <_printf_i+0xa8>
 800814a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800814e:	2b15      	cmp	r3, #21
 8008150:	d8f6      	bhi.n	8008140 <_printf_i+0x28>
 8008152:	a101      	add	r1, pc, #4	@ (adr r1, 8008158 <_printf_i+0x40>)
 8008154:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008158:	080081b1 	.word	0x080081b1
 800815c:	080081c5 	.word	0x080081c5
 8008160:	08008141 	.word	0x08008141
 8008164:	08008141 	.word	0x08008141
 8008168:	08008141 	.word	0x08008141
 800816c:	08008141 	.word	0x08008141
 8008170:	080081c5 	.word	0x080081c5
 8008174:	08008141 	.word	0x08008141
 8008178:	08008141 	.word	0x08008141
 800817c:	08008141 	.word	0x08008141
 8008180:	08008141 	.word	0x08008141
 8008184:	080082c3 	.word	0x080082c3
 8008188:	080081ef 	.word	0x080081ef
 800818c:	0800827d 	.word	0x0800827d
 8008190:	08008141 	.word	0x08008141
 8008194:	08008141 	.word	0x08008141
 8008198:	080082e5 	.word	0x080082e5
 800819c:	08008141 	.word	0x08008141
 80081a0:	080081ef 	.word	0x080081ef
 80081a4:	08008141 	.word	0x08008141
 80081a8:	08008141 	.word	0x08008141
 80081ac:	08008285 	.word	0x08008285
 80081b0:	6833      	ldr	r3, [r6, #0]
 80081b2:	1d1a      	adds	r2, r3, #4
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	6032      	str	r2, [r6, #0]
 80081b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80081c0:	2301      	movs	r3, #1
 80081c2:	e09c      	b.n	80082fe <_printf_i+0x1e6>
 80081c4:	6833      	ldr	r3, [r6, #0]
 80081c6:	6820      	ldr	r0, [r4, #0]
 80081c8:	1d19      	adds	r1, r3, #4
 80081ca:	6031      	str	r1, [r6, #0]
 80081cc:	0606      	lsls	r6, r0, #24
 80081ce:	d501      	bpl.n	80081d4 <_printf_i+0xbc>
 80081d0:	681d      	ldr	r5, [r3, #0]
 80081d2:	e003      	b.n	80081dc <_printf_i+0xc4>
 80081d4:	0645      	lsls	r5, r0, #25
 80081d6:	d5fb      	bpl.n	80081d0 <_printf_i+0xb8>
 80081d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80081dc:	2d00      	cmp	r5, #0
 80081de:	da03      	bge.n	80081e8 <_printf_i+0xd0>
 80081e0:	232d      	movs	r3, #45	@ 0x2d
 80081e2:	426d      	negs	r5, r5
 80081e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081e8:	4858      	ldr	r0, [pc, #352]	@ (800834c <_printf_i+0x234>)
 80081ea:	230a      	movs	r3, #10
 80081ec:	e011      	b.n	8008212 <_printf_i+0xfa>
 80081ee:	6821      	ldr	r1, [r4, #0]
 80081f0:	6833      	ldr	r3, [r6, #0]
 80081f2:	0608      	lsls	r0, r1, #24
 80081f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80081f8:	d402      	bmi.n	8008200 <_printf_i+0xe8>
 80081fa:	0649      	lsls	r1, r1, #25
 80081fc:	bf48      	it	mi
 80081fe:	b2ad      	uxthmi	r5, r5
 8008200:	2f6f      	cmp	r7, #111	@ 0x6f
 8008202:	4852      	ldr	r0, [pc, #328]	@ (800834c <_printf_i+0x234>)
 8008204:	6033      	str	r3, [r6, #0]
 8008206:	bf14      	ite	ne
 8008208:	230a      	movne	r3, #10
 800820a:	2308      	moveq	r3, #8
 800820c:	2100      	movs	r1, #0
 800820e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008212:	6866      	ldr	r6, [r4, #4]
 8008214:	60a6      	str	r6, [r4, #8]
 8008216:	2e00      	cmp	r6, #0
 8008218:	db05      	blt.n	8008226 <_printf_i+0x10e>
 800821a:	6821      	ldr	r1, [r4, #0]
 800821c:	432e      	orrs	r6, r5
 800821e:	f021 0104 	bic.w	r1, r1, #4
 8008222:	6021      	str	r1, [r4, #0]
 8008224:	d04b      	beq.n	80082be <_printf_i+0x1a6>
 8008226:	4616      	mov	r6, r2
 8008228:	fbb5 f1f3 	udiv	r1, r5, r3
 800822c:	fb03 5711 	mls	r7, r3, r1, r5
 8008230:	5dc7      	ldrb	r7, [r0, r7]
 8008232:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008236:	462f      	mov	r7, r5
 8008238:	42bb      	cmp	r3, r7
 800823a:	460d      	mov	r5, r1
 800823c:	d9f4      	bls.n	8008228 <_printf_i+0x110>
 800823e:	2b08      	cmp	r3, #8
 8008240:	d10b      	bne.n	800825a <_printf_i+0x142>
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	07df      	lsls	r7, r3, #31
 8008246:	d508      	bpl.n	800825a <_printf_i+0x142>
 8008248:	6923      	ldr	r3, [r4, #16]
 800824a:	6861      	ldr	r1, [r4, #4]
 800824c:	4299      	cmp	r1, r3
 800824e:	bfde      	ittt	le
 8008250:	2330      	movle	r3, #48	@ 0x30
 8008252:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008256:	f106 36ff 	addle.w	r6, r6, #4294967295
 800825a:	1b92      	subs	r2, r2, r6
 800825c:	6122      	str	r2, [r4, #16]
 800825e:	f8cd a000 	str.w	sl, [sp]
 8008262:	464b      	mov	r3, r9
 8008264:	aa03      	add	r2, sp, #12
 8008266:	4621      	mov	r1, r4
 8008268:	4640      	mov	r0, r8
 800826a:	f7ff fee7 	bl	800803c <_printf_common>
 800826e:	3001      	adds	r0, #1
 8008270:	d14a      	bne.n	8008308 <_printf_i+0x1f0>
 8008272:	f04f 30ff 	mov.w	r0, #4294967295
 8008276:	b004      	add	sp, #16
 8008278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800827c:	6823      	ldr	r3, [r4, #0]
 800827e:	f043 0320 	orr.w	r3, r3, #32
 8008282:	6023      	str	r3, [r4, #0]
 8008284:	4832      	ldr	r0, [pc, #200]	@ (8008350 <_printf_i+0x238>)
 8008286:	2778      	movs	r7, #120	@ 0x78
 8008288:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800828c:	6823      	ldr	r3, [r4, #0]
 800828e:	6831      	ldr	r1, [r6, #0]
 8008290:	061f      	lsls	r7, r3, #24
 8008292:	f851 5b04 	ldr.w	r5, [r1], #4
 8008296:	d402      	bmi.n	800829e <_printf_i+0x186>
 8008298:	065f      	lsls	r7, r3, #25
 800829a:	bf48      	it	mi
 800829c:	b2ad      	uxthmi	r5, r5
 800829e:	6031      	str	r1, [r6, #0]
 80082a0:	07d9      	lsls	r1, r3, #31
 80082a2:	bf44      	itt	mi
 80082a4:	f043 0320 	orrmi.w	r3, r3, #32
 80082a8:	6023      	strmi	r3, [r4, #0]
 80082aa:	b11d      	cbz	r5, 80082b4 <_printf_i+0x19c>
 80082ac:	2310      	movs	r3, #16
 80082ae:	e7ad      	b.n	800820c <_printf_i+0xf4>
 80082b0:	4826      	ldr	r0, [pc, #152]	@ (800834c <_printf_i+0x234>)
 80082b2:	e7e9      	b.n	8008288 <_printf_i+0x170>
 80082b4:	6823      	ldr	r3, [r4, #0]
 80082b6:	f023 0320 	bic.w	r3, r3, #32
 80082ba:	6023      	str	r3, [r4, #0]
 80082bc:	e7f6      	b.n	80082ac <_printf_i+0x194>
 80082be:	4616      	mov	r6, r2
 80082c0:	e7bd      	b.n	800823e <_printf_i+0x126>
 80082c2:	6833      	ldr	r3, [r6, #0]
 80082c4:	6825      	ldr	r5, [r4, #0]
 80082c6:	6961      	ldr	r1, [r4, #20]
 80082c8:	1d18      	adds	r0, r3, #4
 80082ca:	6030      	str	r0, [r6, #0]
 80082cc:	062e      	lsls	r6, r5, #24
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	d501      	bpl.n	80082d6 <_printf_i+0x1be>
 80082d2:	6019      	str	r1, [r3, #0]
 80082d4:	e002      	b.n	80082dc <_printf_i+0x1c4>
 80082d6:	0668      	lsls	r0, r5, #25
 80082d8:	d5fb      	bpl.n	80082d2 <_printf_i+0x1ba>
 80082da:	8019      	strh	r1, [r3, #0]
 80082dc:	2300      	movs	r3, #0
 80082de:	6123      	str	r3, [r4, #16]
 80082e0:	4616      	mov	r6, r2
 80082e2:	e7bc      	b.n	800825e <_printf_i+0x146>
 80082e4:	6833      	ldr	r3, [r6, #0]
 80082e6:	1d1a      	adds	r2, r3, #4
 80082e8:	6032      	str	r2, [r6, #0]
 80082ea:	681e      	ldr	r6, [r3, #0]
 80082ec:	6862      	ldr	r2, [r4, #4]
 80082ee:	2100      	movs	r1, #0
 80082f0:	4630      	mov	r0, r6
 80082f2:	f7f7 ff75 	bl	80001e0 <memchr>
 80082f6:	b108      	cbz	r0, 80082fc <_printf_i+0x1e4>
 80082f8:	1b80      	subs	r0, r0, r6
 80082fa:	6060      	str	r0, [r4, #4]
 80082fc:	6863      	ldr	r3, [r4, #4]
 80082fe:	6123      	str	r3, [r4, #16]
 8008300:	2300      	movs	r3, #0
 8008302:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008306:	e7aa      	b.n	800825e <_printf_i+0x146>
 8008308:	6923      	ldr	r3, [r4, #16]
 800830a:	4632      	mov	r2, r6
 800830c:	4649      	mov	r1, r9
 800830e:	4640      	mov	r0, r8
 8008310:	47d0      	blx	sl
 8008312:	3001      	adds	r0, #1
 8008314:	d0ad      	beq.n	8008272 <_printf_i+0x15a>
 8008316:	6823      	ldr	r3, [r4, #0]
 8008318:	079b      	lsls	r3, r3, #30
 800831a:	d413      	bmi.n	8008344 <_printf_i+0x22c>
 800831c:	68e0      	ldr	r0, [r4, #12]
 800831e:	9b03      	ldr	r3, [sp, #12]
 8008320:	4298      	cmp	r0, r3
 8008322:	bfb8      	it	lt
 8008324:	4618      	movlt	r0, r3
 8008326:	e7a6      	b.n	8008276 <_printf_i+0x15e>
 8008328:	2301      	movs	r3, #1
 800832a:	4632      	mov	r2, r6
 800832c:	4649      	mov	r1, r9
 800832e:	4640      	mov	r0, r8
 8008330:	47d0      	blx	sl
 8008332:	3001      	adds	r0, #1
 8008334:	d09d      	beq.n	8008272 <_printf_i+0x15a>
 8008336:	3501      	adds	r5, #1
 8008338:	68e3      	ldr	r3, [r4, #12]
 800833a:	9903      	ldr	r1, [sp, #12]
 800833c:	1a5b      	subs	r3, r3, r1
 800833e:	42ab      	cmp	r3, r5
 8008340:	dcf2      	bgt.n	8008328 <_printf_i+0x210>
 8008342:	e7eb      	b.n	800831c <_printf_i+0x204>
 8008344:	2500      	movs	r5, #0
 8008346:	f104 0619 	add.w	r6, r4, #25
 800834a:	e7f5      	b.n	8008338 <_printf_i+0x220>
 800834c:	0800863d 	.word	0x0800863d
 8008350:	0800864e 	.word	0x0800864e

08008354 <memmove>:
 8008354:	4288      	cmp	r0, r1
 8008356:	b510      	push	{r4, lr}
 8008358:	eb01 0402 	add.w	r4, r1, r2
 800835c:	d902      	bls.n	8008364 <memmove+0x10>
 800835e:	4284      	cmp	r4, r0
 8008360:	4623      	mov	r3, r4
 8008362:	d807      	bhi.n	8008374 <memmove+0x20>
 8008364:	1e43      	subs	r3, r0, #1
 8008366:	42a1      	cmp	r1, r4
 8008368:	d008      	beq.n	800837c <memmove+0x28>
 800836a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800836e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008372:	e7f8      	b.n	8008366 <memmove+0x12>
 8008374:	4402      	add	r2, r0
 8008376:	4601      	mov	r1, r0
 8008378:	428a      	cmp	r2, r1
 800837a:	d100      	bne.n	800837e <memmove+0x2a>
 800837c:	bd10      	pop	{r4, pc}
 800837e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008382:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008386:	e7f7      	b.n	8008378 <memmove+0x24>

08008388 <_sbrk_r>:
 8008388:	b538      	push	{r3, r4, r5, lr}
 800838a:	4d06      	ldr	r5, [pc, #24]	@ (80083a4 <_sbrk_r+0x1c>)
 800838c:	2300      	movs	r3, #0
 800838e:	4604      	mov	r4, r0
 8008390:	4608      	mov	r0, r1
 8008392:	602b      	str	r3, [r5, #0]
 8008394:	f7f8 fc58 	bl	8000c48 <_sbrk>
 8008398:	1c43      	adds	r3, r0, #1
 800839a:	d102      	bne.n	80083a2 <_sbrk_r+0x1a>
 800839c:	682b      	ldr	r3, [r5, #0]
 800839e:	b103      	cbz	r3, 80083a2 <_sbrk_r+0x1a>
 80083a0:	6023      	str	r3, [r4, #0]
 80083a2:	bd38      	pop	{r3, r4, r5, pc}
 80083a4:	2000440c 	.word	0x2000440c

080083a8 <_realloc_r>:
 80083a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083ac:	4607      	mov	r7, r0
 80083ae:	4614      	mov	r4, r2
 80083b0:	460d      	mov	r5, r1
 80083b2:	b921      	cbnz	r1, 80083be <_realloc_r+0x16>
 80083b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083b8:	4611      	mov	r1, r2
 80083ba:	f7ff bc5b 	b.w	8007c74 <_malloc_r>
 80083be:	b92a      	cbnz	r2, 80083cc <_realloc_r+0x24>
 80083c0:	f7ff fbec 	bl	8007b9c <_free_r>
 80083c4:	4625      	mov	r5, r4
 80083c6:	4628      	mov	r0, r5
 80083c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083cc:	f000 f81a 	bl	8008404 <_malloc_usable_size_r>
 80083d0:	4284      	cmp	r4, r0
 80083d2:	4606      	mov	r6, r0
 80083d4:	d802      	bhi.n	80083dc <_realloc_r+0x34>
 80083d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80083da:	d8f4      	bhi.n	80083c6 <_realloc_r+0x1e>
 80083dc:	4621      	mov	r1, r4
 80083de:	4638      	mov	r0, r7
 80083e0:	f7ff fc48 	bl	8007c74 <_malloc_r>
 80083e4:	4680      	mov	r8, r0
 80083e6:	b908      	cbnz	r0, 80083ec <_realloc_r+0x44>
 80083e8:	4645      	mov	r5, r8
 80083ea:	e7ec      	b.n	80083c6 <_realloc_r+0x1e>
 80083ec:	42b4      	cmp	r4, r6
 80083ee:	4622      	mov	r2, r4
 80083f0:	4629      	mov	r1, r5
 80083f2:	bf28      	it	cs
 80083f4:	4632      	movcs	r2, r6
 80083f6:	f7ff fbc3 	bl	8007b80 <memcpy>
 80083fa:	4629      	mov	r1, r5
 80083fc:	4638      	mov	r0, r7
 80083fe:	f7ff fbcd 	bl	8007b9c <_free_r>
 8008402:	e7f1      	b.n	80083e8 <_realloc_r+0x40>

08008404 <_malloc_usable_size_r>:
 8008404:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008408:	1f18      	subs	r0, r3, #4
 800840a:	2b00      	cmp	r3, #0
 800840c:	bfbc      	itt	lt
 800840e:	580b      	ldrlt	r3, [r1, r0]
 8008410:	18c0      	addlt	r0, r0, r3
 8008412:	4770      	bx	lr

08008414 <_init>:
 8008414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008416:	bf00      	nop
 8008418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800841a:	bc08      	pop	{r3}
 800841c:	469e      	mov	lr, r3
 800841e:	4770      	bx	lr

08008420 <_fini>:
 8008420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008422:	bf00      	nop
 8008424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008426:	bc08      	pop	{r3}
 8008428:	469e      	mov	lr, r3
 800842a:	4770      	bx	lr
