# Processor-Cache-Memory
Implementation of a processor-cache-memory system in the Verilog description language and implementation of the same processor-cache-memory system in Java. 