INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_NEW.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_enc
WARNING: [VRFC 10-8497] literal value 'b1000 truncated to fit in 3 bits [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_NEW.sv:75]
WARNING: [VRFC 10-8497] literal value 'b1001 truncated to fit in 3 bits [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_NEW.sv:76]
INFO: [VRFC 10-2458] undeclared symbol dataOut_reg161, assumed default net type wire [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/AES256_enc_NEW.sv:358]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_demuxInit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_demuxInit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_addRoundKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_addRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_mixColumns
WARNING: [VRFC 10-3380] identifier 'f_state_out' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:68]
WARNING: [VRFC 10-3380] identifier 'state_out_comb' is used before its declaration [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_mixColumns.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_rom256.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_rom256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/enc/mod_enc_shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_enc_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_mux_2to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mux_2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_16to1_HZ.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16_16to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_romKey.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_romKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/tb_AES256_enc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_enc
INFO: [VRFC 10-2458] undeclared symbol dataOut_reg161, assumed default net type wire [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/enc/AES256_enc_NEW.sv:358]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'AES256_enc' [/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/tb/../design/enc/AES256_enc_NEW.sv:32]
INFO: [VRFC 10-311] analyzing module tb_AES256_enc
