{
  "nodes":
  [
    {
      "name":"kernelV4"
      , "id":710
      , "type":"kernel"
      , "children":
      [
        {
          "name":"On-chip Memory"
          , "id":711
          , "type":"memtype"
          , "children":
          [
            {
              "name":"hash_map"
              , "id":712
              , "brief":"Implemented size:4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word) | Memory Usage:256 RAMs | Number of banks:2 | Bank width (word size):256 bytes | Bank depth:8 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"159"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3328 bytes"
                  , "Implemented size":"4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word)"
                  , "Memory Usage":"256 RAMs"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                    }
                    , {
                      "type":"text"
                      , "text":"RAM usage is increased from 128 RAMs to 256 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                    }
                    , {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                    }
                  ]
                  , "Number of banks":"2"
                  , "Bank width (word size)":"256 bytes"
                  , "Bank depth":"8 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM)"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":159
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":721
                  , "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 RAMs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"8 words"
                      , "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                        , "line":159
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":722
                      , "padding":"1"
                      , "depth":"8"
                      , "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)"
                          , "Memory Usage":"128 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                            , "line":159
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":723
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":725
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"8 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":727
                  , "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 RAMs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"8 words"
                      , "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                        , "line":159
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":728
                      , "padding":"1"
                      , "depth":"8"
                      , "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)"
                          , "Memory Usage":"128 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                            , "line":159
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":729
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":731
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"8 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'hash_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"count_map"
              , "id":733
              , "brief":"Implemented size:4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word) | Memory Usage:256 RAMs | Number of banks:2 | Bank width (word size):256 bytes | Bank depth:8 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:True dual-port | Pump configuration:Single-pumped | User defined attributes:memory(BLOCK_RAM)"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"160"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"3328 bytes"
                  , "Implemented size":"4096 bytes = (2 banks) x (8 words per bank) x (256 bytes per word)"
                  , "Memory Usage":"256 RAMs"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                    }
                    , {
                      "type":"text"
                      , "text":"RAM usage is increased from 128 RAMs to 256 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                    }
                    , {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                    }
                  ]
                  , "Number of banks":"2"
                  , "Bank width (word size)":"256 bytes"
                  , "Bank depth":"8 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM)"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":160
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":742
                  , "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 RAMs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"8 words"
                      , "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                        , "line":160
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":743
                      , "padding":"1"
                      , "depth":"8"
                      , "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)"
                          , "Memory Usage":"128 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                            , "line":160
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":744
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":746
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"8 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":748
                  , "brief":"Memory Usage:128 RAMs | Bank width:256 bytes | Bank depth:8 words | Implemented bank size:2048 bytes = (8 words) x (256 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"128 RAMs"
                      , "Bank width":"256 bytes"
                      , "Bank depth":"8 words"
                      , "Implemented bank size":"2048 bytes = (8 words) x (256 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                        }
                        , {
                          "type":"text"
                          , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                        }
                        , {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                        , "line":160
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":749
                      , "padding":"1"
                      , "depth":"8"
                      , "brief":"Implemented size:2048 bytes = (8 words) x (256 bytes per word) | Memory Usage:128 RAMs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes = (8 words) x (256 bytes per word)"
                          , "Memory Usage":"128 RAMs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode."
                            }
                            , {
                              "type":"text"
                              , "text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits."
                            }
                            , {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                            , "line":160
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":750
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":752
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"256 bytes"
                            , "Depth per copy (including padding)":"8 words"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'count_map' occupies memory words [0-12] and has 1 array element split across 13 memory words.</br>  Memory words [13-15] are unused padding."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"masks._M_elems"
              , "id":754
              , "brief":"Implemented size:1024 bytes = (1 word per bank) x (1024 bytes per word) | Memory Usage:410 MLABs | Number of banks:1 | Bank width (word size):1024 bytes | Bank depth:1 word | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"215"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"1024 bytes = (1 word per bank) x (1024 bytes per word)"
                  , "Memory Usage":"410 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bytes"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'masks._M_elems' occupies memory words [0-0] and has 16 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":215
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":757
                  , "brief":"Memory Usage:410 MLABs | Bank width:1024 bytes | Bank depth:1 word | Implemented bank size:1024 bytes = (1 word) x (1024 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"410 MLABs"
                      , "Bank width":"1024 bytes"
                      , "Bank depth":"1 word"
                      , "Implemented bank size":"1024 bytes = (1 word) x (1024 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'masks._M_elems' occupies memory words [0-0] and has 16 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                        , "line":215
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":758
                      , "padding":"0"
                      , "depth":"1"
                      , "brief":"Implemented size:1024 bytes = (1 word) x (1024 bytes per word) | Memory Usage:410 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (1 word) x (1024 bytes per word)"
                          , "Memory Usage":"410 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'masks._M_elems' occupies memory words [0-0] and has 16 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                            , "line":215
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":759
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":760
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bytes"
                            , "Depth per copy (including padding)":"1 word"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'masks._M_elems' occupies memory words [0-0] and has 16 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"workingData"
              , "id":761
              , "brief":"Implemented size:6144 bytes = (6 private copies) x (1 word per bank) x (1024 bytes per word) | Memory Usage:410 MLABs | Number of banks:1 | Bank width (word size):1024 bytes | Bank depth:1 word | Number of replicates:1 | Number of private copies:6 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped"
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"247"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"1024 bytes"
                  , "Implemented size":"6144 bytes = (6 private copies) x (1 word per bank) x (1024 bytes per word)"
                  , "Memory Usage":"410 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bytes"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"6"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'workingData' occupies memory words [0-0] and has 1 array element per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 6 private copies were created to enable simultaneous execution of 6 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"kernel.cpp"
                          , "line":"236"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop."
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":247
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":764
                  , "brief":"Memory Usage:410 MLABs | Bank width:1024 bytes | Bank depth:1 word | Implemented bank size:6144 bytes = (6 private copies) x (1 word) x (1024 bytes per word)"
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"410 MLABs"
                      , "Bank width":"1024 bytes"
                      , "Bank depth":"1 word"
                      , "Implemented bank size":"6144 bytes = (6 private copies) x (1 word) x (1024 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'workingData' occupies memory words [0-0] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 6 private copies were created to enable simultaneous execution of 6 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"kernel.cpp"
                              , "line":"236"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                        , "line":247
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":765
                      , "padding":"0"
                      , "depth":"1"
                      , "brief":"Implemented size:6144 bytes = (6 private copies) x (1 word) x (1024 bytes per word) | Memory Usage:410 MLABs"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"6144 bytes = (6 private copies) x (1 word) x (1024 bytes per word)"
                          , "Memory Usage":"410 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'workingData' occupies memory words [0-0] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 6 private copies were created to enable simultaneous execution of 6 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"kernel.cpp"
                                  , "line":"236"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                            , "line":247
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":766
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":767
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":6
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bytes"
                            , "Depth per copy (including padding)":"1 word"
                            , "Number of private copies":"6"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'workingData' occupies memory words [0-0] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 6 private copies were created to enable simultaneous execution of 6 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"kernel.cpp"
                                    , "line":"236"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 5: </td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"oneMask.elements._M_elems[5] (inline#0)"
              , "id":768
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[10] (inline#1)"
              , "id":769
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[6] (inline#2)"
              , "id":770
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[4] (inline#3)"
              , "id":771
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[9] (inline#4)"
              , "id":772
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[3] (inline#5)"
              , "id":773
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[2] (inline#6)"
              , "id":774
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[15] (inline#7)"
              , "id":775
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[14] (inline#8)"
              , "id":776
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[1] (inline#9)"
              , "id":777
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[13] (inline#10)"
              , "id":778
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[0] (inline#11)"
              , "id":779
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[12] (inline#12)"
              , "id":780
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[8] (inline#13)"
              , "id":781
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[11] (inline#14)"
              , "id":782
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"oneMask.elements._M_elems[7] (inline#15)"
              , "id":783
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"139"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":139
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[14] (inline#0)"
              , "id":784
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[13] (inline#1)"
              , "id":785
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[8] (inline#2)"
              , "id":786
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[12] (inline#3)"
              , "id":787
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[7] (inline#4)"
              , "id":788
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[11] (inline#5)"
              , "id":789
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[10] (inline#6)"
              , "id":790
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[2] (inline#7)"
              , "id":791
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[3] (inline#8)"
              , "id":792
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[6] (inline#9)"
              , "id":793
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[4] (inline#10)"
              , "id":794
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[1] (inline#11)"
              , "id":795
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[9] (inline#12)"
              , "id":796
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[5] (inline#13)"
              , "id":797
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[0] (inline#14)"
              , "id":798
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"zeroMask.elements._M_elems[15] (inline#15)"
              , "id":799
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"140"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":140
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[2] (inline#0)"
              , "id":800
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[15] (inline#1)"
              , "id":801
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[3] (inline#2)"
              , "id":802
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[14] (inline#3)"
              , "id":803
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[0] (inline#4)"
              , "id":804
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[1] (inline#5)"
              , "id":805
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[13] (inline#6)"
              , "id":806
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[7] (inline#7)"
              , "id":807
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[12] (inline#8)"
              , "id":808
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[8] (inline#9)"
              , "id":809
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[11] (inline#10)"
              , "id":810
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[5] (inline#11)"
              , "id":811
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[10] (inline#12)"
              , "id":812
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[4] (inline#13)"
              , "id":813
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[6] (inline#14)"
              , "id":814
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"overflow_correction_mask.elements._M_elems[9] (inline#15)"
              , "id":815
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"188"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":188
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[3] (inline#0)"
              , "id":816
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[12] (inline#1)"
              , "id":817
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[4] (inline#2)"
              , "id":818
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[13] (inline#3)"
              , "id":819
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[1] (inline#4)"
              , "id":820
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[10] (inline#5)"
              , "id":821
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[2] (inline#6)"
              , "id":822
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[11] (inline#7)"
              , "id":823
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[8] (inline#8)"
              , "id":824
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[0] (inline#9)"
              , "id":825
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[9] (inline#10)"
              , "id":826
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[14] (inline#11)"
              , "id":827
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[5] (inline#12)"
              , "id":828
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[6] (inline#13)"
              , "id":829
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[7] (inline#14)"
              , "id":830
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"value_bigger_distinctValues_mask.elements._M_elems[15] (inline#15)"
              , "id":831
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"190"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":190
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[57] (inline#0)"
              , "id":832
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[61] (inline#1)"
              , "id":833
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[26] (inline#2)"
              , "id":834
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[1] (inline#3)"
              , "id":835
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[34] (inline#4)"
              , "id":836
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[44] (inline#5)"
              , "id":837
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[14] (inline#6)"
              , "id":838
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[13] (inline#7)"
              , "id":839
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[52] (inline#8)"
              , "id":840
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[60] (inline#9)"
              , "id":841
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[0] (inline#10)"
              , "id":842
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[27] (inline#11)"
              , "id":843
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[43] (inline#12)"
              , "id":844
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[35] (inline#13)"
              , "id":845
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[51] (inline#14)"
              , "id":846
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[19] (inline#15)"
              , "id":847
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[7] (inline#16)"
              , "id":848
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[63] (inline#17)"
              , "id":849
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[28] (inline#18)"
              , "id":850
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[54] (inline#19)"
              , "id":851
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[8] (inline#20)"
              , "id":852
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[16] (inline#21)"
              , "id":853
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[46] (inline#22)"
              , "id":854
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[36] (inline#23)"
              , "id":855
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[29] (inline#24)"
              , "id":856
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[20] (inline#25)"
              , "id":857
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[62] (inline#26)"
              , "id":858
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[6] (inline#27)"
              , "id":859
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[45] (inline#28)"
              , "id":860
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[37] (inline#29)"
              , "id":861
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[15] (inline#30)"
              , "id":862
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[10] (inline#31)"
              , "id":863
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[5] (inline#32)"
              , "id":864
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[39] (inline#33)"
              , "id":865
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[48] (inline#34)"
              , "id":866
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[53] (inline#35)"
              , "id":867
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[30] (inline#36)"
              , "id":868
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[18] (inline#37)"
              , "id":869
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[21] (inline#38)"
              , "id":870
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[56] (inline#39)"
              , "id":871
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[4] (inline#40)"
              , "id":872
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[38] (inline#41)"
              , "id":873
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[47] (inline#42)"
              , "id":874
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[31] (inline#43)"
              , "id":875
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[9] (inline#44)"
              , "id":876
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[22] (inline#45)"
              , "id":877
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[17] (inline#46)"
              , "id":878
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[55] (inline#47)"
              , "id":879
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[59] (inline#48)"
              , "id":880
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[32] (inline#49)"
              , "id":881
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[3] (inline#50)"
              , "id":882
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[23] (inline#51)"
              , "id":883
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[12] (inline#52)"
              , "id":884
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[42] (inline#53)"
              , "id":885
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[40] (inline#54)"
              , "id":886
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[49] (inline#55)"
              , "id":887
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[58] (inline#56)"
              , "id":888
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[50] (inline#57)"
              , "id":889
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[25] (inline#58)"
              , "id":890
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[2] (inline#59)"
              , "id":891
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[24] (inline#60)"
              , "id":892
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[33] (inline#61)"
              , "id":893
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[11] (inline#62)"
              , "id":894
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"dataVec.elements._M_elems[41] (inline#63)"
              , "id":895
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"232"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":232
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_workingData.elements._M_elems"
              , "id":896
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"259"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":259
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[12] (inline#0)"
              , "id":897
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[7] (inline#1)"
              , "id":898
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[11] (inline#2)"
              , "id":899
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[13] (inline#3)"
              , "id":900
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[8] (inline#4)"
              , "id":901
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[0] (inline#5)"
              , "id":902
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[5] (inline#6)"
              , "id":903
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[9] (inline#7)"
              , "id":904
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[6] (inline#8)"
              , "id":905
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[10] (inline#9)"
              , "id":906
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[3] (inline#10)"
              , "id":907
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[4] (inline#11)"
              , "id":908
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[14] (inline#12)"
              , "id":909
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[1] (inline#13)"
              , "id":910
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[15] (inline#14)"
              , "id":911
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"broadcastCurrentValue.elements._M_elems[2] (inline#15)"
              , "id":912
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"270"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":270
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[3] (inline#0)"
              , "id":913
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[13] (inline#1)"
              , "id":914
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[2] (inline#2)"
              , "id":915
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[14] (inline#3)"
              , "id":916
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[10] (inline#4)"
              , "id":917
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[5] (inline#5)"
              , "id":918
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[11] (inline#6)"
              , "id":919
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[4] (inline#7)"
              , "id":920
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[12] (inline#8)"
              , "id":921
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[7] (inline#9)"
              , "id":922
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[6] (inline#10)"
              , "id":923
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[1] (inline#11)"
              , "id":924
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[9] (inline#12)"
              , "id":925
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[15] (inline#13)"
              , "id":926
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[0] (inline#14)"
              , "id":927
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"compareRes.elements._M_elems[8] (inline#15)"
              , "id":928
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"275"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":275
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[0] (inline#0)"
              , "id":929
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[1] (inline#1)"
              , "id":930
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[15] (inline#2)"
              , "id":931
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[9] (inline#3)"
              , "id":932
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[14] (inline#4)"
              , "id":933
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[6] (inline#5)"
              , "id":934
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[10] (inline#6)"
              , "id":935
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[5] (inline#7)"
              , "id":936
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[7] (inline#8)"
              , "id":937
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[11] (inline#9)"
              , "id":938
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[4] (inline#10)"
              , "id":939
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[12] (inline#11)"
              , "id":940
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[8] (inline#12)"
              , "id":941
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[3] (inline#13)"
              , "id":942
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[2] (inline#14)"
              , "id":943
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"checkForFreeSpace.elements._M_elems[13] (inline#15)"
              , "id":944
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                          , "line":"284"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                    , "line":284
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":713
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hash_map | Start cycle:5 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hash_map"
              , "Start cycle":"5"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":"413"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"275"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                , "line":413
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":714
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:hash_map | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"hash_map"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":"502"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"315"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                , "line":502
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":715
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"171"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":716
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"171"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":717
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"171"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":718
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"171"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":171
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":719
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:7 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"7"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"289"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":289
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":720
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:hash_map | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"hash_map"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"199"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":199
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":724
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":726
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":730
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":732
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":734
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:count_map | Start cycle:9 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"count_map"
              , "Start cycle":"9"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":"481"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"291"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                , "line":481
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":735
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:count_map | Start cycle:4 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"count_map"
              , "Start cycle":"4"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":"502"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"316"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                , "line":502
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":736
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"172"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":172
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":737
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"172"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":172
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":738
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"172"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":172
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":739
          , "brief":"Width:2048 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:8 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"8"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"172"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":172
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":740
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:11 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"11"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"291"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":291
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":741
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:count_map | Start cycle:3 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"count_map"
              , "Start cycle":"3"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"200"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":200
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":745
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":747
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":751
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":753
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":755
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:masks._M_elems | Start cycle:6 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"masks._M_elems"
              , "Start cycle":"6"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                      , "line":"478"
                    }
                    , {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"289"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/./../primitives/primitives.hpp"
                , "line":478
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":756
          , "brief":"Width:8192 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:masks._M_elems | Start cycle:1 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"8192 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"masks._M_elems"
              , "Start cycle":"1"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"216"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":216
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":762
          , "brief":"Width:512 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:workingData | Start cycle:4 | Latency:4"
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"workingData"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"259"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":763
          , "brief":"Width:8192 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:workingData | Start cycle:850 | Latency:1"
          , "details":
          [
            {
              "type":"table"
              , "Width":"8192 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"workingData"
              , "Start cycle":"850"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                      , "line":"247"
                    }
                    , {
                      "filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp"
                      , "line":"1100"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_inner512bit_v4/kernel.cpp"
                , "line":247
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":723
      , "to":724
    }
    , {
      "from":724
      , "to":723
    }
    , {
      "from":724
      , "to":713
    }
    , {
      "from":724
      , "to":714
    }
    , {
      "from":717
      , "to":724
    }
    , {
      "from":726
      , "to":725
    }
    , {
      "from":715
      , "to":726
    }
    , {
      "from":719
      , "to":726
    }
    , {
      "from":720
      , "to":726
    }
    , {
      "from":729
      , "to":730
    }
    , {
      "from":730
      , "to":729
    }
    , {
      "from":730
      , "to":713
    }
    , {
      "from":730
      , "to":714
    }
    , {
      "from":718
      , "to":730
    }
    , {
      "from":732
      , "to":731
    }
    , {
      "from":716
      , "to":732
    }
    , {
      "from":719
      , "to":732
    }
    , {
      "from":744
      , "to":745
    }
    , {
      "from":745
      , "to":744
    }
    , {
      "from":745
      , "to":734
    }
    , {
      "from":745
      , "to":735
    }
    , {
      "from":738
      , "to":745
    }
    , {
      "from":747
      , "to":746
    }
    , {
      "from":736
      , "to":747
    }
    , {
      "from":740
      , "to":747
    }
    , {
      "from":741
      , "to":747
    }
    , {
      "from":750
      , "to":751
    }
    , {
      "from":751
      , "to":750
    }
    , {
      "from":751
      , "to":734
    }
    , {
      "from":751
      , "to":735
    }
    , {
      "from":739
      , "to":751
    }
    , {
      "from":753
      , "to":752
    }
    , {
      "from":737
      , "to":753
    }
    , {
      "from":740
      , "to":753
    }
    , {
      "from":759
      , "to":755
    }
    , {
      "from":756
      , "to":760
    }
    , {
      "from":766
      , "to":762
    }
    , {
      "from":763
      , "to":767
    }
  ]
}
