// Seed: 3893724412
module module_0 (
    input tri0  id_0,
    input wand  id_1,
    input uwire id_2
);
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  tri   id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    input tri1 id_0,
    input wor id_1,
    output wor id_2,
    input wand id_3,
    input tri id_4,
    output supply0 id_5,
    output tri0 id_6
    , id_15,
    output tri1 id_7,
    input supply1 id_8,
    input tri id_9,
    input tri1 id_10,
    output supply1 id_11,
    output wire id_12,
    output tri1 id_13
);
  wire id_16;
  module_2 modCall_1 (
      id_16,
      id_15,
      id_15
  );
  uwire id_17 = 1;
endmodule
