

================================================================
== Vivado HLS Report for 'imageScaler'
================================================================
* Date:           Wed Jun 24 04:21:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        face
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  154111|  154111|  154111|  154111|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                        |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- nearestNeighborL1     |  154080|  154080|       642|          -|          -|   240|    no    |
        | + nearestNeighborL1_1  |     640|     640|         2|          -|          -|   320|    no    |
        +------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 32 
34 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dest_width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dest_width)" [face_detect_sw.cpp:376]   --->   Operation 35 'read' 'dest_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [31/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 36 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%dest_height_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dest_height)" [face_detect_sw.cpp:376]   --->   Operation 37 'read' 'dest_height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [30/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 38 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [30/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 39 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.58>
ST_3 : Operation 40 [29/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 40 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [29/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 41 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 42 [28/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 42 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [28/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 43 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.58>
ST_5 : Operation 44 [27/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 44 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [27/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 45 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.58>
ST_6 : Operation 46 [26/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 46 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [26/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 47 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.58>
ST_7 : Operation 48 [25/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 48 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [25/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 49 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.58>
ST_8 : Operation 50 [24/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 50 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [24/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 51 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.58>
ST_9 : Operation 52 [23/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 52 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [23/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 53 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.58>
ST_10 : Operation 54 [22/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 54 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [22/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 55 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.58>
ST_11 : Operation 56 [21/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 56 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 57 [21/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 57 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.58>
ST_12 : Operation 58 [20/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 58 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 59 [20/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 59 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.58>
ST_13 : Operation 60 [19/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 60 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 61 [19/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 61 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.58>
ST_14 : Operation 62 [18/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 62 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 63 [18/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 63 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.58>
ST_15 : Operation 64 [17/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 64 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 65 [17/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 65 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.58>
ST_16 : Operation 66 [16/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 66 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 67 [16/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 67 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.58>
ST_17 : Operation 68 [15/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 68 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 69 [15/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 69 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.58>
ST_18 : Operation 70 [14/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 70 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 71 [14/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 71 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.58>
ST_19 : Operation 72 [13/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 72 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 73 [13/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 73 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.58>
ST_20 : Operation 74 [12/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 74 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 75 [12/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 75 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.58>
ST_21 : Operation 76 [11/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 76 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 77 [11/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 77 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.58>
ST_22 : Operation 78 [10/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 78 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 79 [10/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 79 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.58>
ST_23 : Operation 80 [9/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 80 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 81 [9/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 81 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.58>
ST_24 : Operation 82 [8/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 82 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 83 [8/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 83 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.58>
ST_25 : Operation 84 [7/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 84 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 85 [7/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 85 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.58>
ST_26 : Operation 86 [6/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 86 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 87 [6/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 87 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.58>
ST_27 : Operation 88 [5/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 88 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 89 [5/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 89 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.58>
ST_28 : Operation 90 [4/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 90 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 91 [4/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 91 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.58>
ST_29 : Operation 92 [3/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 92 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 93 [3/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 93 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.58>
ST_30 : Operation 94 [2/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 94 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 95 [2/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 95 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.37>
ST_31 : Operation 96 [1/31] (2.58ns)   --->   "%sdiv_ln395 = sdiv i32 20971520, %dest_width_read" [face_detect_sw.cpp:395]   --->   Operation 96 'sdiv' 'sdiv_ln395' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 97 [1/1] (1.78ns)   --->   "%x_ratio = add nsw i32 %sdiv_ln395, 1" [face_detect_sw.cpp:395]   --->   Operation 97 'add' 'x_ratio' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 98 [1/30] (2.58ns)   --->   "%sdiv_ln396 = sdiv i32 15728640, %dest_height_read" [face_detect_sw.cpp:396]   --->   Operation 98 'sdiv' 'sdiv_ln396' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 29> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 99 [1/1] (1.78ns)   --->   "%y_ratio = add nsw i32 %sdiv_ln396, 1" [face_detect_sw.cpp:396]   --->   Operation 99 'add' 'y_ratio' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 100 [1/1] (1.06ns)   --->   "br label %1" [face_detect_sw.cpp:400]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.06>

State 32 <SV = 31> <Delay = 1.78>
ST_32 : Operation 101 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %nearestNeighborL1_end ]"   --->   Operation 101 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 102 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i32 [ 0, %0 ], [ %add_ln400, %nearestNeighborL1_end ]" [face_detect_sw.cpp:400]   --->   Operation 102 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln400 = add i32 %phi_mul5, %y_ratio" [face_detect_sw.cpp:400]   --->   Operation 103 'add' 'add_ln400' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i8 %i_0 to i32" [face_detect_sw.cpp:400]   --->   Operation 104 'zext' 'zext_ln400' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 105 [1/1] (1.22ns)   --->   "%icmp_ln400 = icmp eq i8 %i_0, -16" [face_detect_sw.cpp:400]   --->   Operation 105 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 106 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 240, i64 240, i64 240)"   --->   Operation 106 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 107 [1/1] (1.39ns)   --->   "%i = add i8 %i_0, 1" [face_detect_sw.cpp:400]   --->   Operation 107 'add' 'i' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln400, label %5, label %nearestNeighborL1_begin" [face_detect_sw.cpp:400]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str5) nounwind" [face_detect_sw.cpp:401]   --->   Operation 109 'specloopname' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_32 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str5)" [face_detect_sw.cpp:401]   --->   Operation 110 'specregionbegin' 'tmp' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_32 : Operation 111 [1/1] (1.54ns)   --->   "%icmp_ln405 = icmp slt i32 %zext_ln400, %dest_height_read" [face_detect_sw.cpp:405]   --->   Operation 111 'icmp' 'icmp_ln405' <Predicate = (!icmp_ln400)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %phi_mul5, i32 16, i32 25)" [face_detect_sw.cpp:407]   --->   Operation 112 'partselect' 'tmp_13' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_32 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln407_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_13, i8 0)" [face_detect_sw.cpp:407]   --->   Operation 113 'bitconcatenate' 'sext_ln407_cast' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_32 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_14 = call i12 @_ssdm_op_PartSelect.i12.i32.i32.i32(i32 %phi_mul5, i32 16, i32 27)" [face_detect_sw.cpp:407]   --->   Operation 114 'partselect' 'tmp_14' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_32 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln407_2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %tmp_14, i6 0)" [face_detect_sw.cpp:407]   --->   Operation 115 'bitconcatenate' 'sext_ln407_2_cast' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_32 : Operation 116 [1/1] (1.52ns)   --->   "%add_ln407 = add i18 %sext_ln407_cast, %sext_ln407_2_cast" [face_detect_sw.cpp:407]   --->   Operation 116 'add' 'add_ln407' <Predicate = (!icmp_ln400)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i_0, i8 0)" [face_detect_sw.cpp:407]   --->   Operation 117 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_32 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln407 = zext i16 %tmp_s to i17" [face_detect_sw.cpp:407]   --->   Operation 118 'zext' 'zext_ln407' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_32 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %i_0, i6 0)" [face_detect_sw.cpp:407]   --->   Operation 119 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_32 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln407_1 = zext i14 %tmp_8 to i17" [face_detect_sw.cpp:407]   --->   Operation 120 'zext' 'zext_ln407_1' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_32 : Operation 121 [1/1] (1.48ns)   --->   "%add_ln407_1 = add i17 %zext_ln407, %zext_ln407_1" [face_detect_sw.cpp:407]   --->   Operation 121 'add' 'add_ln407_1' <Predicate = (!icmp_ln400)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 122 [1/1] (1.06ns)   --->   "br label %2" [face_detect_sw.cpp:403]   --->   Operation 122 'br' <Predicate = (!icmp_ln400)> <Delay = 1.06>
ST_32 : Operation 123 [1/1] (0.00ns)   --->   "ret void" [face_detect_sw.cpp:411]   --->   Operation 123 'ret' <Predicate = (icmp_ln400)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 4.18>
ST_33 : Operation 124 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ 0, %nearestNeighborL1_begin ], [ %j, %._crit_edge ]"   --->   Operation 124 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 125 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %nearestNeighborL1_begin ], [ %add_ln405, %._crit_edge ]" [face_detect_sw.cpp:405]   --->   Operation 125 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln403 = zext i9 %j_0 to i32" [face_detect_sw.cpp:403]   --->   Operation 126 'zext' 'zext_ln403' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 127 [1/1] (1.25ns)   --->   "%icmp_ln403 = icmp eq i9 %j_0, -192" [face_detect_sw.cpp:403]   --->   Operation 127 'icmp' 'icmp_ln403' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 128 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 128 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 129 [1/1] (1.40ns)   --->   "%j = add i9 %j_0, 1" [face_detect_sw.cpp:403]   --->   Operation 129 'add' 'j' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln403, label %nearestNeighborL1_end, label %3" [face_detect_sw.cpp:403]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str6) nounwind" [face_detect_sw.cpp:404]   --->   Operation 131 'specloopname' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_33 : Operation 132 [1/1] (1.54ns)   --->   "%icmp_ln405_1 = icmp slt i32 %zext_ln403, %dest_width_read" [face_detect_sw.cpp:405]   --->   Operation 132 'icmp' 'icmp_ln405_1' <Predicate = (!icmp_ln403)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 133 [1/1] (0.61ns)   --->   "%and_ln405 = and i1 %icmp_ln405_1, %icmp_ln405" [face_detect_sw.cpp:405]   --->   Operation 133 'and' 'and_ln405' <Predicate = (!icmp_ln403)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 134 [1/1] (1.78ns)   --->   "%add_ln405 = add i32 %phi_mul, %x_ratio" [face_detect_sw.cpp:405]   --->   Operation 134 'add' 'add_ln405' <Predicate = (!icmp_ln403)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %and_ln405, label %4, label %._crit_edge" [face_detect_sw.cpp:405]   --->   Operation 135 'br' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_33 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %phi_mul, i32 16, i32 31)" [face_detect_sw.cpp:407]   --->   Operation 136 'partselect' 'tmp_15' <Predicate = (!icmp_ln403 & and_ln405)> <Delay = 0.00>
ST_33 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln407 = sext i16 %tmp_15 to i18" [face_detect_sw.cpp:407]   --->   Operation 137 'sext' 'sext_ln407' <Predicate = (!icmp_ln403 & and_ln405)> <Delay = 0.00>
ST_33 : Operation 138 [1/1] (1.52ns)   --->   "%add_ln407_2 = add i18 %add_ln407, %sext_ln407" [face_detect_sw.cpp:407]   --->   Operation 138 'add' 'add_ln407_2' <Predicate = (!icmp_ln403 & and_ln405)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln407_1 = sext i18 %add_ln407_2 to i64" [face_detect_sw.cpp:407]   --->   Operation 139 'sext' 'sext_ln407_1' <Predicate = (!icmp_ln403 & and_ln405)> <Delay = 0.00>
ST_33 : Operation 140 [1/1] (0.00ns)   --->   "%Data_addr = getelementptr [76800 x i8]* %Data, i64 0, i64 %sext_ln407_1" [face_detect_sw.cpp:407]   --->   Operation 140 'getelementptr' 'Data_addr' <Predicate = (!icmp_ln403 & and_ln405)> <Delay = 0.00>
ST_33 : Operation 141 [2/2] (2.66ns)   --->   "%Data_load = load i8* %Data_addr, align 1" [face_detect_sw.cpp:407]   --->   Operation 141 'load' 'Data_load' <Predicate = (!icmp_ln403 & and_ln405)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_33 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln407_2 = zext i9 %j_0 to i17" [face_detect_sw.cpp:407]   --->   Operation 142 'zext' 'zext_ln407_2' <Predicate = (!icmp_ln403 & and_ln405)> <Delay = 0.00>
ST_33 : Operation 143 [1/1] (1.50ns)   --->   "%add_ln407_3 = add i17 %add_ln407_1, %zext_ln407_2" [face_detect_sw.cpp:407]   --->   Operation 143 'add' 'add_ln407_3' <Predicate = (!icmp_ln403 & and_ln405)> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 144 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str5, i32 %tmp)" [face_detect_sw.cpp:410]   --->   Operation 144 'specregionend' 'empty_12' <Predicate = (icmp_ln403)> <Delay = 0.00>
ST_33 : Operation 145 [1/1] (0.00ns)   --->   "br label %1" [face_detect_sw.cpp:400]   --->   Operation 145 'br' <Predicate = (icmp_ln403)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 5.32>
ST_34 : Operation 146 [1/2] (2.66ns)   --->   "%Data_load = load i8* %Data_addr, align 1" [face_detect_sw.cpp:407]   --->   Operation 146 'load' 'Data_load' <Predicate = (and_ln405)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_34 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln407_3 = zext i17 %add_ln407_3 to i64" [face_detect_sw.cpp:407]   --->   Operation 147 'zext' 'zext_ln407_3' <Predicate = (and_ln405)> <Delay = 0.00>
ST_34 : Operation 148 [1/1] (0.00ns)   --->   "%IMG1_data_addr = getelementptr [76800 x i8]* %IMG1_data, i64 0, i64 %zext_ln407_3" [face_detect_sw.cpp:407]   --->   Operation 148 'getelementptr' 'IMG1_data_addr' <Predicate = (and_ln405)> <Delay = 0.00>
ST_34 : Operation 149 [1/1] (2.66ns)   --->   "store i8 %Data_load, i8* %IMG1_data_addr, align 1" [face_detect_sw.cpp:407]   --->   Operation 149 'store' <Predicate = (and_ln405)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_34 : Operation 150 [1/1] (0.00ns)   --->   "br label %._crit_edge" [face_detect_sw.cpp:408]   --->   Operation 150 'br' <Predicate = (and_ln405)> <Delay = 0.00>
ST_34 : Operation 151 [1/1] (0.00ns)   --->   "br label %2" [face_detect_sw.cpp:403]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.58ns
The critical path consists of the following:
	wire read on port 'dest_width' (face_detect_sw.cpp:376) [5]  (0 ns)
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 2>: 2.58ns
The critical path consists of the following:
	wire read on port 'dest_height' (face_detect_sw.cpp:376) [6]  (0 ns)
	'sdiv' operation ('sdiv_ln396', face_detect_sw.cpp:396) [9]  (2.58 ns)

 <State 3>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 4>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 5>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 6>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 7>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 8>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 9>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 10>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 11>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 12>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 13>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 14>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 15>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 16>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 17>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 18>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 19>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 20>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 21>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 22>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 23>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 24>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 25>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 26>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 27>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 28>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 29>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 30>: 2.58ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)

 <State 31>: 4.37ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln395', face_detect_sw.cpp:395) [7]  (2.58 ns)
	'add' operation ('x_ratio', face_detect_sw.cpp:395) [8]  (1.78 ns)

 <State 32>: 1.78ns
The critical path consists of the following:
	'phi' operation ('phi_mul5', face_detect_sw.cpp:400) with incoming values : ('add_ln400', face_detect_sw.cpp:400) [14]  (0 ns)
	'add' operation ('add_ln400', face_detect_sw.cpp:400) [15]  (1.78 ns)

 <State 33>: 4.19ns
The critical path consists of the following:
	'phi' operation ('phi_mul', face_detect_sw.cpp:405) with incoming values : ('add_ln405', face_detect_sw.cpp:405) [38]  (0 ns)
	'add' operation ('add_ln407_2', face_detect_sw.cpp:407) [53]  (1.53 ns)
	'getelementptr' operation ('Data_addr', face_detect_sw.cpp:407) [55]  (0 ns)
	'load' operation ('Data_load', face_detect_sw.cpp:407) on array 'Data' [56]  (2.66 ns)

 <State 34>: 5.33ns
The critical path consists of the following:
	'load' operation ('Data_load', face_detect_sw.cpp:407) on array 'Data' [56]  (2.66 ns)
	'store' operation ('store_ln407', face_detect_sw.cpp:407) of variable 'Data_load', face_detect_sw.cpp:407 on array 'IMG1_data' [61]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
