strict digraph "" {
	node [label="\N"];
	"17:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd141bda9d0>",
		clk_sens=False,
		fillcolor=gold,
		label="17:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd141bdab50>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:AL" -> "18:BL"	[cond="[]",
		lineno=None];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd1416e76d0>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd1416e7750>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:CA" -> "24:IF"	[cond="[]",
		lineno=None];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7d10>",
		fillcolor=cadetblue,
		label="29:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_17:AL"	[def_var="['next_state']",
		label="Leaf_17:AL"];
	"29:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"23:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141bda290>",
		fillcolor=cadetblue,
		label="23:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd141bda290>]",
		style=filled,
		typ=BlockingSubstitution];
	"23:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7910>",
		fillcolor=cadetblue,
		label="25:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7910>]",
		style=filled,
		typ=BlockingSubstitution];
	"25:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd1416e7b50>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:IF" -> "29:BS"	[cond="['x']",
		label=x,
		lineno=28];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7b90>",
		fillcolor=cadetblue,
		label="31:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7b90>]",
		style=filled,
		typ=BlockingSubstitution];
	"28:IF" -> "31:BS"	[cond="['x']",
		label="!(x)",
		lineno=28];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7790>",
		fillcolor=cadetblue,
		label="27:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7790>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7f10>",
		fillcolor=cadetblue,
		label="32:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7f10>]",
		style=filled,
		typ=BlockingSubstitution];
	"32:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"19:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd141bda3d0>",
		fillcolor=linen,
		label="19:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"18:BL" -> "19:CS"	[cond="[]",
		lineno=None];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd1416e7e90>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:CA" -> "32:BS"	[cond="[]",
		lineno=None];
	"24:IF" -> "25:BS"	[cond="['x']",
		label="(~x)",
		lineno=24];
	"24:IF" -> "27:BS"	[cond="['x']",
		label="!((~x))",
		lineno=24];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd141bdafd0>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd141bda2d0>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:CA" -> "20:IF"	[cond="[]",
		lineno=None];
	"19:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "32:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"19:CS" -> "20:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd1416e7ad0>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"19:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=19];
	"21:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7550>",
		fillcolor=cadetblue,
		label="21:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fd1416e7550>]",
		style=filled,
		typ=BlockingSubstitution];
	"21:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"31:BS" -> "Leaf_17:AL"	[cond="[]",
		lineno=None];
	"20:IF" -> "23:BS"	[cond="['x']",
		label="!(x)",
		lineno=20];
	"20:IF" -> "21:BS"	[cond="['x']",
		label=x,
		lineno=20];
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
}
