==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 103.660 ; gain = 45.348
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 103.695 ; gain = 45.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'accumulateHW' into 'parseEvents' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 129.512 ; gain = 71.199
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:50: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 129.984 ; gain = 71.672
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:289) in function 'parseEvents' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calcOF' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:157).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'readRefBlockLoop1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:160) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:48) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.2' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:54) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.3' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:68) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.4' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:74) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.5' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:88) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.6' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:94) in function 'parseEvents' completely.
INFO: [XFORM 203-501] Unrolling loop 'readRefBlockLoop1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:160) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'readBlockInnerLoop0' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:172) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'calcOF_label0' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:175) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'readBlockInnerLoop1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:189) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'calcOF_label1' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:192) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'readBlockInnerLoop2' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:206) in function 'calcOF' completely.
INFO: [XFORM 203-501] Unrolling loop 'calcOF_label2' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:209) in function 'calcOF' completely.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice2.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice1.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'glPLSlice0.V'  in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:321:2) to (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:288:49) in function 'parseEvents'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'parseEvents' (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:247)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 161.223 ; gain = 102.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 173.887 ; gain = 115.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calcOF'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calcOF'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('glPLSlice1_V_2_load_6', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:202) on array 'glPLSlice1_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'glPLSlice1_V_2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:213) of variable 'p_Result_33_1_0_3', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:210 on array 'refBlock_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'refBlock_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.311 seconds; current allocated memory: 128.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 131.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:321) to 'calcOF' and 'load' operation ('glPLSlice0_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307) on array 'glPLSlice0_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:321) to 'calcOF' and 'load' operation ('glPLSlice0_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307) on array 'glPLSlice0_V_0'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:321) to 'calcOF' and 'load' operation ('glPLSlice0_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:46->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307) on array 'glPLSlice0_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 14.
WARNING: [SCHED 204-21] Estimated clock period (10.307ns) exceeds the target (target clock period: 10ns, clock uncertainty: 0.1ns, effective delay budget: 9.9ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('glPLSlice2_V_0_load', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307) on array 'glPLSlice2_V_0' (3.25 ns)
	'mux' operation ('tmpData.V', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:86->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307) (2.06 ns)
	'add' operation ('tmpTmpData.V', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:92->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307) (1.74 ns)
	'store' operation (abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:99->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307) of variable 'tmp_73', abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:96->abmofParseEvents_SmallBitWidth/src/abmof_hw_accel.cpp:307 on array 'glPLSlice2_V_0' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.495 seconds; current allocated memory: 133.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 135.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calcOF'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'parseEvents_mux_164_16_1_1' to 'parseEvents_mux_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_7ns_5ns_7ns_11_1_1' to 'parseEvents_mac_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_7ns_6ns_7ns_11_1_1' to 'parseEvents_mac_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mcud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mdEe': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_1bkb': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calcOF'.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 139.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'glPLActiveSliceIdx_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_0' to 'parseEvents_glPLSeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_1' to 'parseEvents_glPLSfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_2' to 'parseEvents_glPLSg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_3' to 'parseEvents_glPLShbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_4' to 'parseEvents_glPLSibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_5' to 'parseEvents_glPLSjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_6' to 'parseEvents_glPLSkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_7' to 'parseEvents_glPLSlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_8' to 'parseEvents_glPLSmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_9' to 'parseEvents_glPLSncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_10' to 'parseEvents_glPLSocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_11' to 'parseEvents_glPLSpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_12' to 'parseEvents_glPLSqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_13' to 'parseEvents_glPLSrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_14' to 'parseEvents_glPLSsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice0_V_15' to 'parseEvents_glPLStde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_0' to 'parseEvents_glPLSudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_1' to 'parseEvents_glPLSvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_2' to 'parseEvents_glPLSwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_3' to 'parseEvents_glPLSxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_4' to 'parseEvents_glPLSyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_5' to 'parseEvents_glPLSzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_6' to 'parseEvents_glPLSAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_7' to 'parseEvents_glPLSBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_8' to 'parseEvents_glPLSCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_9' to 'parseEvents_glPLSDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_10' to 'parseEvents_glPLSEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_11' to 'parseEvents_glPLSFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_12' to 'parseEvents_glPLSGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_13' to 'parseEvents_glPLSHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_14' to 'parseEvents_glPLSIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice1_V_15' to 'parseEvents_glPLSJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_0' to 'parseEvents_glPLSKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_1' to 'parseEvents_glPLSLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_2' to 'parseEvents_glPLSMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_3' to 'parseEvents_glPLSNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_4' to 'parseEvents_glPLSOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_5' to 'parseEvents_glPLSPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_6' to 'parseEvents_glPLSQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_7' to 'parseEvents_glPLSRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_8' to 'parseEvents_glPLSShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_9' to 'parseEvents_glPLSThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_10' to 'parseEvents_glPLSUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_11' to 'parseEvents_glPLSVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_12' to 'parseEvents_glPLSWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_13' to 'parseEvents_glPLSXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_14' to 'parseEvents_glPLSYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_glPLSlice2_V_15' to 'parseEvents_glPLSZio' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'refBlock_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'parseEvents_refBlock_V' to 'parseEvents_refBl0iy' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'targetBlocks_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'parseEvents_targetBlocks_V' to 'parseEvents_targe1iI' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'glCnt' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_6ns_7ns_7ns_11_1_1' to 'parseEvents_mac_m2iS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_m2iS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mcud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mux_1bkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 2.001 seconds; current allocated memory: 144.998 MB.
INFO: [RTMG 210-278] Implementing memory 'parseEvents_glPLSeOg_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'parseEvents_refBl0iy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 223.441 ; gain = 165.129
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 29.903 seconds; peak allocated memory: 144.998 MB.
