// Seed: 2678464017
program module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    output uwire id_0,
    output supply0 id_1,
    input wire id_2,
    output tri id_3,
    input tri1 id_4
);
  wor id_6, id_7 = -1;
  nor primCall (id_3, id_4, id_7, id_6, id_2);
  module_0 modCall_1 (id_7);
  wire id_8;
endmodule
module module_3 (
    output uwire id_0
);
  tri0 id_2;
  wire id_3;
  module_0 modCall_1 (id_3);
  always id_2 = id_2;
  always_ff $display(id_2 & 1);
endmodule
