{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526407154130 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526407154136 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 15 14:59:14 2018 " "Processing started: Tue May 15 14:59:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526407154136 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407154136 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControleBluetooth_FPGA -c ControleBluetooth_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407154136 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1526407154590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526407154630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526407154631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/descriptware/controlebluetooth_fpga/vhdl/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/descriptware/controlebluetooth_fpga/vhdl/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-FULL " "Found design unit 1: UART_TX-FULL" {  } { { "../vhdl/uart_tx.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163357 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../vhdl/uart_tx.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/descriptware/controlebluetooth_fpga/vhdl/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/descriptware/controlebluetooth_fpga/vhdl/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-FULL " "Found design unit 1: UART_RX-FULL" {  } { { "../vhdl/uart_rx.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163360 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../vhdl/uart_rx.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/descriptware/controlebluetooth_fpga/vhdl/uart_parity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/descriptware/controlebluetooth_fpga/vhdl/uart_parity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_PARITY-FULL " "Found design unit 1: UART_PARITY-FULL" {  } { { "../vhdl/uart_parity.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/uart_parity.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163363 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_PARITY " "Found entity 1: UART_PARITY" {  } { { "../vhdl/uart_parity.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/uart_parity.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/descriptware/controlebluetooth_fpga/vhdl/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/descriptware/controlebluetooth_fpga/vhdl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-FULL " "Found design unit 1: UART-FULL" {  } { { "../vhdl/uart.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/uart.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163366 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "../vhdl/uart.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/uart.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/descriptware/controlebluetooth_fpga/vhdl/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/descriptware/controlebluetooth_fpga/vhdl/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-FULL " "Found design unit 1: TIMER-FULL" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/timer.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163369 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "../vhdl/timer.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/timer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/descriptware/controlebluetooth_fpga/vhdl/masterctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/descriptware/controlebluetooth_fpga/vhdl/masterctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masterCTRL-rtl " "Found design unit 1: masterCTRL-rtl" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163372 ""} { "Info" "ISGN_ENTITY_NAME" "1 masterCTRL " "Found entity 1: masterCTRL" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/descriptware/controlebluetooth_fpga/vhdl/topo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/descriptware/controlebluetooth_fpga/vhdl/topo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topo-full " "Found design unit 1: topo-full" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163376 ""} { "Info" "ISGN_ENTITY_NAME" "1 topo " "Found entity 1: topo" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projetos/descriptware/controlebluetooth_fpga/vhdl/adc128s022.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projetos/descriptware/controlebluetooth_fpga/vhdl/adc128s022.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_serial_control-rtl " "Found design unit 1: adc_serial_control-rtl" {  } { { "../vhdl/ADC128S022.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163379 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_serial_control " "Found entity 1: adc_serial_control" {  } { { "../vhdl/ADC128S022.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407163379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topo " "Elaborating entity \"topo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526407163514 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_IN topo.vhd(61) " "VHDL Signal Declaration warning at topo.vhd(61): used implicit default value for signal \"DATA_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526407163516 "|topo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_SEND topo.vhd(62) " "VHDL Signal Declaration warning at topo.vhd(62): used implicit default value for signal \"DATA_SEND\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526407163516 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BUSY topo.vhd(63) " "Verilog HDL or VHDL warning at topo.vhd(63): object \"BUSY\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526407163516 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA_OUT topo.vhd(66) " "Verilog HDL or VHDL warning at topo.vhd(66): object \"DATA_OUT\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526407163516 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA_VLD topo.vhd(67) " "Verilog HDL or VHDL warning at topo.vhd(67): object \"DATA_VLD\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526407163516 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FRAME_ERROR topo.vhd(68) " "Verilog HDL or VHDL warning at topo.vhd(68): object \"FRAME_ERROR\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526407163516 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA_VALID_S topo.vhd(72) " "Verilog HDL or VHDL warning at topo.vhd(72): object \"DATA_VALID_S\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526407163516 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_CH_ADDRESS_S topo.vhd(73) " "Verilog HDL or VHDL warning at topo.vhd(73): object \"ADC_CH_ADDRESS_S\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526407163516 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_DATAOUT_S topo.vhd(74) " "Verilog HDL or VHDL warning at topo.vhd(74): object \"ADC_DATAOUT_S\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526407163517 "|topo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Busy_s topo.vhd(78) " "Verilog HDL or VHDL warning at topo.vhd(78): object \"Busy_s\" assigned a value but never read" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526407163517 "|topo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:uart_tx_i " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:uart_tx_i\"" {  } { { "../vhdl/topo.vhd" "uart_tx_i" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526407163546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:uart_rx_i " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:uart_rx_i\"" {  } { { "../vhdl/topo.vhd" "uart_rx_i" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526407163568 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_parity_check_en uart_rx.vhd(41) " "Verilog HDL or VHDL warning at uart_rx.vhd(41): object \"rx_parity_check_en\" assigned a value but never read" {  } { { "../vhdl/uart_rx.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/uart_rx.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526407163568 "|topo|UART_RX:uart_rx_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_serial_control adc_serial_control:adc128s022 " "Elaborating entity \"adc_serial_control\" for hierarchy \"adc_serial_control:adc128s022\"" {  } { { "../vhdl/topo.vhd" "adc128s022" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526407163589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masterCTRL masterCTRL:controlador " "Elaborating entity \"masterCTRL\" for hierarchy \"masterCTRL:controlador\"" {  } { { "../vhdl/topo.vhd" "controlador" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526407163609 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "erro_s masterCTRL.vhd(38) " "VHDL Signal Declaration warning at masterCTRL.vhd(38): used explicit default value for signal \"erro_s\" because signal was never assigned a value" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1526407163609 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state masterCTRL.vhd(42) " "VHDL Process Statement warning at masterCTRL.vhd(42): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526407163610 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out masterCTRL.vhd(113) " "VHDL Process Statement warning at masterCTRL.vhd(113): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526407163610 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy masterCTRL.vhd(113) " "VHDL Process Statement warning at masterCTRL.vhd(113): inferring latch(es) for signal or variable \"busy\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526407163610 "|topo|masterCTRL:controlador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ch_adc_conv masterCTRL.vhd(113) " "VHDL Process Statement warning at masterCTRL.vhd(113): inferring latch(es) for signal or variable \"ch_adc_conv\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 113 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526407163610 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch_adc_conv\[0\] masterCTRL.vhd(113) " "Inferred latch for \"ch_adc_conv\[0\]\" at masterCTRL.vhd(113)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163610 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch_adc_conv\[1\] masterCTRL.vhd(113) " "Inferred latch for \"ch_adc_conv\[1\]\" at masterCTRL.vhd(113)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163610 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ch_adc_conv\[2\] masterCTRL.vhd(113) " "Inferred latch for \"ch_adc_conv\[2\]\" at masterCTRL.vhd(113)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163610 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy masterCTRL.vhd(113) " "Inferred latch for \"busy\" at masterCTRL.vhd(113)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163610 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] masterCTRL.vhd(113) " "Inferred latch for \"data_out\[0\]\" at masterCTRL.vhd(113)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163610 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] masterCTRL.vhd(113) " "Inferred latch for \"data_out\[1\]\" at masterCTRL.vhd(113)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163610 "|topo|masterCTRL:controlador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.ErroTeste masterCTRL.vhd(42) " "Inferred latch for \"state.ErroTeste\" at masterCTRL.vhd(42)" {  } { { "../vhdl/masterCTRL.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/masterCTRL.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407163611 "|topo|masterCTRL:controlador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:tic_1segundo " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:tic_1segundo\"" {  } { { "../vhdl/topo.vhd" "tic_1segundo" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526407163625 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1526407163706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g924.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g924.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g924 " "Found entity 1: altsyncram_g924" {  } { { "db/altsyncram_g924.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/altsyncram_g924.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407165139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407165139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407165215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407165215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407165276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407165276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/mux_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407165512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407165512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407165626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407165626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rgi " "Found entity 1: cntr_rgi" {  } { { "db/cntr_rgi.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/cntr_rgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407165788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407165788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407165847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407165847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/cntr_bbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407165952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407165952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407166112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407166112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407166222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407166222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407166283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407166283 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526407166791 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1526407166905 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.15.14:59:30 Progress: Loading sld7e5398e7/alt_sld_fab_wrapper_hw.tcl " "2018.05.15.14:59:30 Progress: Loading sld7e5398e7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407170333 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407172155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407172281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407173199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407173350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407173501 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407173668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407173675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407173678 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1526407174380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7e5398e7/alt_sld_fab.v" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407174596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407174596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407174678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407174678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407174684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407174684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407174751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407174751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407174832 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407174832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407174832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/quartus/db/ip/sld7e5398e7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526407174903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407174903 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UART_TX:uart_tx_i\|tx_parity_bit " "Converted tri-state buffer \"UART_TX:uart_tx_i\|tx_parity_bit\" feeding internal logic into a wire" {  } { { "../vhdl/uart_tx.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/uart_tx.vhd" 40 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1526407176009 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1526407176009 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../vhdl/ADC128S022.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 18 -1 0 } } { "../vhdl/ADC128S022.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 19 -1 0 } } { "../vhdl/ADC128S022.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/ADC128S022.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1526407177181 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1526407177181 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[2\] VCC " "Pin \"LED_OUT\[2\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526407177210 "|topo|LED_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[3\] VCC " "Pin \"LED_OUT\[3\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526407177210 "|topo|LED_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[4\] VCC " "Pin \"LED_OUT\[4\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526407177210 "|topo|LED_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_OUT\[5\] VCC " "Pin \"LED_OUT\[5\]\" is stuck at VCC" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526407177210 "|topo|LED_OUT[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526407177210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526407177284 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1526407177661 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1526407177662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526407177898 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1526407178490 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1526407178490 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526407178601 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 85 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1526407180156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526407180181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526407180181 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MISO_IN " "No output dependent on input pin \"MISO_IN\"" {  } { { "../vhdl/topo.vhd" "" { Text "C:/Projetos/Descriptware/ControleBluetooth_FPGA/vhdl/topo.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526407180397 "|topo|MISO_IN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526407180397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1273 " "Implemented 1273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526407180397 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526407180397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1200 " "Implemented 1200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526407180397 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1526407180397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526407180397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526407180435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 15 14:59:40 2018 " "Processing ended: Tue May 15 14:59:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526407180435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526407180435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526407180435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526407180435 ""}
