Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 15 22:46:28 2024
| Host         : DESKTOP-2TI4DL6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: design_1_i/myOLEDrgb_0/inst/spi/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 90 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.638     -118.924                     16                 5637        0.039        0.000                      0                 5637        9.020        0.000                       0                  2205  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -7.638     -118.924                     16                 5529        0.039        0.000                      0                 5529        9.020        0.000                       0                  2205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              12.732        0.000                      0                  108        1.245        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           16  Failing Endpoints,  Worst Slack       -7.638ns,  Total Violation     -118.924ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.638ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.436ns  (logic 11.867ns (43.253%)  route 15.569ns (56.747%))
  Logic Levels:           43  (CARRY4=26 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=28, routed)          0.870     4.266    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344/O
                         net (fo=2, routed)           0.708     5.127    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.331     5.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347/O
                         net (fo=1, routed)           0.000     5.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.834 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000     5.834    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.073 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/O[2]
                         net (fo=2, routed)           0.806     6.880    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_5
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.331     7.211 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284/O
                         net (fo=2, routed)           0.833     8.044    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.632 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.726    10.148    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_6
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.480 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97/O
                         net (fo=2, routed)           0.690    11.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101/O
                         net (fo=1, routed)           0.000    11.497    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.898    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/O[0]
                         net (fo=20, routed)          0.985    13.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_7
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299    13.404 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.322    13.727    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.724    14.574    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.230 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    15.230    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.344 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.344    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.572 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.001    15.573    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.795 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[0]
                         net (fo=3, routed)           0.865    16.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.299    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.492 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.258    18.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X45Y99         LUT3 (Prop_lut3_I0_O)        0.124    18.874 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         0.963    19.837    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.961 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81/O
                         net (fo=1, routed)           0.845    20.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.191 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.191    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.430 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/O[2]
                         net (fo=2, routed)           0.509    21.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_5
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.241 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27/O
                         net (fo=2, routed)           0.161    22.401    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27_n_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.124    22.525 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7/O
                         net (fo=2, routed)           0.883    23.409    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.399 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/O[1]
                         net (fo=8, routed)           0.714    25.113    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_6
    SLICE_X41Y103        LUT3 (Prop_lut3_I2_O)        0.300    25.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.079    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.326    26.405 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.955 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.955    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[0]
                         net (fo=3, routed)           0.472    27.650    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_7
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.299    27.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99/O
                         net (fo=1, routed)           0.521    28.470    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.977 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.091    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          1.047    30.252    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X36Y105        LUT5 (Prop_lut5_I1_O)        0.124    30.376 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[8]_i_1/O
                         net (fo=1, routed)           0.000    30.376    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[8]_i_1_n_0
    SLICE_X36Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[8]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.079    22.738    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[8]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -30.376    
  -------------------------------------------------------------------
                         slack                                 -7.638    

Slack (VIOLATED) :        -7.621ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.419ns  (logic 11.867ns (43.280%)  route 15.552ns (56.720%))
  Logic Levels:           43  (CARRY4=26 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=28, routed)          0.870     4.266    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344/O
                         net (fo=2, routed)           0.708     5.127    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.331     5.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347/O
                         net (fo=1, routed)           0.000     5.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.834 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000     5.834    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.073 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/O[2]
                         net (fo=2, routed)           0.806     6.880    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_5
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.331     7.211 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284/O
                         net (fo=2, routed)           0.833     8.044    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.632 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.726    10.148    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_6
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.480 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97/O
                         net (fo=2, routed)           0.690    11.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101/O
                         net (fo=1, routed)           0.000    11.497    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.898    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/O[0]
                         net (fo=20, routed)          0.985    13.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_7
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299    13.404 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.322    13.727    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.724    14.574    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.230 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    15.230    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.344 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.344    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.572 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.001    15.573    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.795 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[0]
                         net (fo=3, routed)           0.865    16.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.299    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.492 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.258    18.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X45Y99         LUT3 (Prop_lut3_I0_O)        0.124    18.874 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         0.963    19.837    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.961 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81/O
                         net (fo=1, routed)           0.845    20.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.191 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.191    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.430 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/O[2]
                         net (fo=2, routed)           0.509    21.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_5
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.241 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27/O
                         net (fo=2, routed)           0.161    22.401    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27_n_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.124    22.525 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7/O
                         net (fo=2, routed)           0.883    23.409    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.399 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/O[1]
                         net (fo=8, routed)           0.714    25.113    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_6
    SLICE_X41Y103        LUT3 (Prop_lut3_I2_O)        0.300    25.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.079    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.326    26.405 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.955 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.955    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[0]
                         net (fo=3, routed)           0.472    27.650    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_7
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.299    27.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99/O
                         net (fo=1, routed)           0.521    28.470    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.977 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.091    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          1.030    30.235    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X36Y105        LUT5 (Prop_lut5_I1_O)        0.124    30.359 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[14]_i_1/O
                         net (fo=1, routed)           0.000    30.359    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[14]_i_1_n_0
    SLICE_X36Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.079    22.738    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[14]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -30.359    
  -------------------------------------------------------------------
                         slack                                 -7.621    

Slack (VIOLATED) :        -7.611ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.411ns  (logic 11.867ns (43.293%)  route 15.544ns (56.707%))
  Logic Levels:           43  (CARRY4=26 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=28, routed)          0.870     4.266    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344/O
                         net (fo=2, routed)           0.708     5.127    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.331     5.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347/O
                         net (fo=1, routed)           0.000     5.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.834 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000     5.834    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.073 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/O[2]
                         net (fo=2, routed)           0.806     6.880    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_5
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.331     7.211 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284/O
                         net (fo=2, routed)           0.833     8.044    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.632 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.726    10.148    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_6
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.480 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97/O
                         net (fo=2, routed)           0.690    11.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101/O
                         net (fo=1, routed)           0.000    11.497    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.898    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/O[0]
                         net (fo=20, routed)          0.985    13.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_7
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299    13.404 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.322    13.727    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.724    14.574    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.230 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    15.230    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.344 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.344    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.572 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.001    15.573    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.795 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[0]
                         net (fo=3, routed)           0.865    16.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.299    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.492 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.258    18.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X45Y99         LUT3 (Prop_lut3_I0_O)        0.124    18.874 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         0.963    19.837    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.961 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81/O
                         net (fo=1, routed)           0.845    20.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.191 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.191    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.430 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/O[2]
                         net (fo=2, routed)           0.509    21.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_5
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.241 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27/O
                         net (fo=2, routed)           0.161    22.401    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27_n_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.124    22.525 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7/O
                         net (fo=2, routed)           0.883    23.409    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.399 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/O[1]
                         net (fo=8, routed)           0.714    25.113    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_6
    SLICE_X41Y103        LUT3 (Prop_lut3_I2_O)        0.300    25.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.079    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.326    26.405 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.955 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.955    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[0]
                         net (fo=3, routed)           0.472    27.650    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_7
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.299    27.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99/O
                         net (fo=1, routed)           0.521    28.470    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.977 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.091    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          1.022    30.227    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X36Y105        LUT5 (Prop_lut5_I1_O)        0.124    30.351 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[13]_i_1/O
                         net (fo=1, routed)           0.000    30.351    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[13]_i_1_n_0
    SLICE_X36Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[13]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.081    22.740    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[13]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                         -30.351    
  -------------------------------------------------------------------
                         slack                                 -7.611    

Slack (VIOLATED) :        -7.581ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.377ns  (logic 11.867ns (43.347%)  route 15.510ns (56.653%))
  Logic Levels:           43  (CARRY4=26 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=28, routed)          0.870     4.266    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344/O
                         net (fo=2, routed)           0.708     5.127    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.331     5.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347/O
                         net (fo=1, routed)           0.000     5.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.834 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000     5.834    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.073 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/O[2]
                         net (fo=2, routed)           0.806     6.880    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_5
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.331     7.211 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284/O
                         net (fo=2, routed)           0.833     8.044    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.632 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.726    10.148    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_6
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.480 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97/O
                         net (fo=2, routed)           0.690    11.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101/O
                         net (fo=1, routed)           0.000    11.497    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.898    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/O[0]
                         net (fo=20, routed)          0.985    13.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_7
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299    13.404 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.322    13.727    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.724    14.574    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.230 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    15.230    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.344 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.344    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.572 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.001    15.573    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.795 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[0]
                         net (fo=3, routed)           0.865    16.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.299    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.492 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.258    18.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X45Y99         LUT3 (Prop_lut3_I0_O)        0.124    18.874 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         0.963    19.837    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.961 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81/O
                         net (fo=1, routed)           0.845    20.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.191 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.191    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.430 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/O[2]
                         net (fo=2, routed)           0.509    21.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_5
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.241 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27/O
                         net (fo=2, routed)           0.161    22.401    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27_n_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.124    22.525 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7/O
                         net (fo=2, routed)           0.883    23.409    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.399 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/O[1]
                         net (fo=8, routed)           0.714    25.113    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_6
    SLICE_X41Y103        LUT3 (Prop_lut3_I2_O)        0.300    25.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.079    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.326    26.405 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.955 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.955    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[0]
                         net (fo=3, routed)           0.472    27.650    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_7
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.299    27.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99/O
                         net (fo=1, routed)           0.521    28.470    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.977 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.091    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.988    30.193    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X36Y104        LUT5 (Prop_lut5_I1_O)        0.124    30.317 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[1]_i_1/O
                         net (fo=1, routed)           0.000    30.317    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[1]_i_1_n_0
    SLICE_X36Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X36Y104        FDRE (Setup_fdre_C_D)        0.077    22.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[1]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -30.317    
  -------------------------------------------------------------------
                         slack                                 -7.581    

Slack (VIOLATED) :        -7.574ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.374ns  (logic 11.867ns (43.352%)  route 15.507ns (56.648%))
  Logic Levels:           43  (CARRY4=26 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=28, routed)          0.870     4.266    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344/O
                         net (fo=2, routed)           0.708     5.127    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.331     5.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347/O
                         net (fo=1, routed)           0.000     5.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.834 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000     5.834    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.073 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/O[2]
                         net (fo=2, routed)           0.806     6.880    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_5
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.331     7.211 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284/O
                         net (fo=2, routed)           0.833     8.044    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.632 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.726    10.148    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_6
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.480 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97/O
                         net (fo=2, routed)           0.690    11.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101/O
                         net (fo=1, routed)           0.000    11.497    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.898    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/O[0]
                         net (fo=20, routed)          0.985    13.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_7
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299    13.404 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.322    13.727    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.724    14.574    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.230 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    15.230    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.344 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.344    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.572 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.001    15.573    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.795 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[0]
                         net (fo=3, routed)           0.865    16.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.299    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.492 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.258    18.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X45Y99         LUT3 (Prop_lut3_I0_O)        0.124    18.874 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         0.963    19.837    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.961 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81/O
                         net (fo=1, routed)           0.845    20.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.191 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.191    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.430 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/O[2]
                         net (fo=2, routed)           0.509    21.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_5
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.241 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27/O
                         net (fo=2, routed)           0.161    22.401    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27_n_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.124    22.525 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7/O
                         net (fo=2, routed)           0.883    23.409    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.399 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/O[1]
                         net (fo=8, routed)           0.714    25.113    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_6
    SLICE_X41Y103        LUT3 (Prop_lut3_I2_O)        0.300    25.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.079    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.326    26.405 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.955 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.955    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[0]
                         net (fo=3, routed)           0.472    27.650    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_7
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.299    27.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99/O
                         net (fo=1, routed)           0.521    28.470    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.977 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.091    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.985    30.190    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X36Y104        LUT5 (Prop_lut5_I1_O)        0.124    30.314 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_1/O
                         net (fo=1, routed)           0.000    30.314    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_1_n_0
    SLICE_X36Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y104        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X36Y104        FDRE (Setup_fdre_C_D)        0.081    22.740    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                         -30.314    
  -------------------------------------------------------------------
                         slack                                 -7.574    

Slack (VIOLATED) :        -7.471ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.219ns  (logic 11.867ns (43.599%)  route 15.352ns (56.401%))
  Logic Levels:           43  (CARRY4=26 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=28, routed)          0.870     4.266    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344/O
                         net (fo=2, routed)           0.708     5.127    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.331     5.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347/O
                         net (fo=1, routed)           0.000     5.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.834 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000     5.834    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.073 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/O[2]
                         net (fo=2, routed)           0.806     6.880    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_5
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.331     7.211 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284/O
                         net (fo=2, routed)           0.833     8.044    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.632 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.726    10.148    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_6
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.480 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97/O
                         net (fo=2, routed)           0.690    11.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101/O
                         net (fo=1, routed)           0.000    11.497    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.898    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/O[0]
                         net (fo=20, routed)          0.985    13.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_7
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299    13.404 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.322    13.727    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.724    14.574    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.230 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    15.230    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.344 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.344    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.572 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.001    15.573    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.795 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[0]
                         net (fo=3, routed)           0.865    16.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.299    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.492 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.258    18.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X45Y99         LUT3 (Prop_lut3_I0_O)        0.124    18.874 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         0.963    19.837    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.961 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81/O
                         net (fo=1, routed)           0.845    20.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.191 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.191    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.430 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/O[2]
                         net (fo=2, routed)           0.509    21.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_5
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.241 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27/O
                         net (fo=2, routed)           0.161    22.401    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27_n_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.124    22.525 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7/O
                         net (fo=2, routed)           0.883    23.409    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.399 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/O[1]
                         net (fo=8, routed)           0.714    25.113    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_6
    SLICE_X41Y103        LUT3 (Prop_lut3_I2_O)        0.300    25.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.079    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.326    26.405 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.955 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.955    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[0]
                         net (fo=3, routed)           0.472    27.650    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_7
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.299    27.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99/O
                         net (fo=1, routed)           0.521    28.470    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.977 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.091    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.830    30.035    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X37Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.159 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_1/O
                         net (fo=1, routed)           0.000    30.159    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[10]_i_1_n_0
    SLICE_X37Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X37Y106        FDRE (Setup_fdre_C_D)        0.029    22.688    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]
  -------------------------------------------------------------------
                         required time                         22.688    
                         arrival time                         -30.159    
  -------------------------------------------------------------------
                         slack                                 -7.471    

Slack (VIOLATED) :        -7.466ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.216ns  (logic 11.867ns (43.603%)  route 15.349ns (56.397%))
  Logic Levels:           43  (CARRY4=26 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=28, routed)          0.870     4.266    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344/O
                         net (fo=2, routed)           0.708     5.127    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.331     5.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347/O
                         net (fo=1, routed)           0.000     5.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.834 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000     5.834    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.073 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/O[2]
                         net (fo=2, routed)           0.806     6.880    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_5
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.331     7.211 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284/O
                         net (fo=2, routed)           0.833     8.044    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.632 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.726    10.148    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_6
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.480 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97/O
                         net (fo=2, routed)           0.690    11.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101/O
                         net (fo=1, routed)           0.000    11.497    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.898    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/O[0]
                         net (fo=20, routed)          0.985    13.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_7
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299    13.404 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.322    13.727    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.724    14.574    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.230 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    15.230    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.344 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.344    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.572 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.001    15.573    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.795 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[0]
                         net (fo=3, routed)           0.865    16.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.299    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.492 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.258    18.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X45Y99         LUT3 (Prop_lut3_I0_O)        0.124    18.874 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         0.963    19.837    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.961 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81/O
                         net (fo=1, routed)           0.845    20.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.191 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.191    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.430 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/O[2]
                         net (fo=2, routed)           0.509    21.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_5
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.241 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27/O
                         net (fo=2, routed)           0.161    22.401    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27_n_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.124    22.525 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7/O
                         net (fo=2, routed)           0.883    23.409    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.399 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/O[1]
                         net (fo=8, routed)           0.714    25.113    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_6
    SLICE_X41Y103        LUT3 (Prop_lut3_I2_O)        0.300    25.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.079    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.326    26.405 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.955 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.955    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[0]
                         net (fo=3, routed)           0.472    27.650    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_7
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.299    27.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99/O
                         net (fo=1, routed)           0.521    28.470    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.977 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.091    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.827    30.032    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X37Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.156 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[11]_i_1/O
                         net (fo=1, routed)           0.000    30.156    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[11]_i_1_n_0
    SLICE_X37Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X37Y106        FDRE (Setup_fdre_C_D)        0.031    22.690    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[11]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                         -30.156    
  -------------------------------------------------------------------
                         slack                                 -7.466    

Slack (VIOLATED) :        -7.402ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.202ns  (logic 11.867ns (43.626%)  route 15.335ns (56.374%))
  Logic Levels:           43  (CARRY4=26 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=28, routed)          0.870     4.266    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344/O
                         net (fo=2, routed)           0.708     5.127    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.331     5.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347/O
                         net (fo=1, routed)           0.000     5.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.834 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000     5.834    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.073 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/O[2]
                         net (fo=2, routed)           0.806     6.880    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_5
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.331     7.211 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284/O
                         net (fo=2, routed)           0.833     8.044    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.632 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.726    10.148    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_6
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.480 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97/O
                         net (fo=2, routed)           0.690    11.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101/O
                         net (fo=1, routed)           0.000    11.497    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.898    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/O[0]
                         net (fo=20, routed)          0.985    13.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_7
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299    13.404 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.322    13.727    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.724    14.574    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.230 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    15.230    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.344 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.344    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.572 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.001    15.573    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.795 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[0]
                         net (fo=3, routed)           0.865    16.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.299    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.492 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.258    18.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X45Y99         LUT3 (Prop_lut3_I0_O)        0.124    18.874 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         0.963    19.837    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.961 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81/O
                         net (fo=1, routed)           0.845    20.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.191 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.191    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.430 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/O[2]
                         net (fo=2, routed)           0.509    21.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_5
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.241 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27/O
                         net (fo=2, routed)           0.161    22.401    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27_n_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.124    22.525 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7/O
                         net (fo=2, routed)           0.883    23.409    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.399 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/O[1]
                         net (fo=8, routed)           0.714    25.113    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_6
    SLICE_X41Y103        LUT3 (Prop_lut3_I2_O)        0.300    25.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.079    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.326    26.405 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.955 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.955    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[0]
                         net (fo=3, routed)           0.472    27.650    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_7
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.299    27.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99/O
                         net (fo=1, routed)           0.521    28.470    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.977 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.091    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.813    30.018    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X36Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.142 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[4]_i_1/O
                         net (fo=1, routed)           0.000    30.142    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[4]_i_1_n_0
    SLICE_X36Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X36Y106        FDRE (Setup_fdre_C_D)        0.081    22.740    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[4]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                         -30.142    
  -------------------------------------------------------------------
                         slack                                 -7.402    

Slack (VIOLATED) :        -7.395ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.191ns  (logic 11.867ns (43.644%)  route 15.324ns (56.356%))
  Logic Levels:           43  (CARRY4=26 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=28, routed)          0.870     4.266    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344/O
                         net (fo=2, routed)           0.708     5.127    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.331     5.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347/O
                         net (fo=1, routed)           0.000     5.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.834 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000     5.834    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.073 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/O[2]
                         net (fo=2, routed)           0.806     6.880    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_5
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.331     7.211 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284/O
                         net (fo=2, routed)           0.833     8.044    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.632 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.726    10.148    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_6
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.480 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97/O
                         net (fo=2, routed)           0.690    11.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101/O
                         net (fo=1, routed)           0.000    11.497    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.898    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/O[0]
                         net (fo=20, routed)          0.985    13.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_7
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299    13.404 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.322    13.727    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.724    14.574    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.230 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    15.230    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.344 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.344    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.572 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.001    15.573    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.795 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[0]
                         net (fo=3, routed)           0.865    16.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.299    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.492 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.258    18.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X45Y99         LUT3 (Prop_lut3_I0_O)        0.124    18.874 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         0.963    19.837    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.961 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81/O
                         net (fo=1, routed)           0.845    20.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.191 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.191    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.430 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/O[2]
                         net (fo=2, routed)           0.509    21.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_5
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.241 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27/O
                         net (fo=2, routed)           0.161    22.401    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27_n_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.124    22.525 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7/O
                         net (fo=2, routed)           0.883    23.409    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.399 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/O[1]
                         net (fo=8, routed)           0.714    25.113    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_6
    SLICE_X41Y103        LUT3 (Prop_lut3_I2_O)        0.300    25.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.079    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.326    26.405 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.955 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.955    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[0]
                         net (fo=3, routed)           0.472    27.650    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_7
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.299    27.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99/O
                         net (fo=1, routed)           0.521    28.470    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.977 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.091    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.802    30.007    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X36Y106        LUT5 (Prop_lut5_I1_O)        0.124    30.131 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_1/O
                         net (fo=1, routed)           0.000    30.131    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_1_n_0
    SLICE_X36Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y106        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X36Y106        FDRE (Setup_fdre_C_D)        0.077    22.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -30.131    
  -------------------------------------------------------------------
                         slack                                 -7.395    

Slack (VIOLATED) :        -7.339ns  (required time - arrival time)
  Source:                 design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.135ns  (logic 11.867ns (43.733%)  route 15.268ns (56.267%))
  Logic Levels:           43  (CARRY4=26 LUT3=6 LUT4=4 LUT5=4 LUT6=3)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.646     2.940    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y85         FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width_reg[7]/Q
                         net (fo=28, routed)          0.870     4.266    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/pulse_width[7]
    SLICE_X42Y85         LUT3 (Prop_lut3_I2_O)        0.153     4.419 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344/O
                         net (fo=2, routed)           0.708     5.127    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_344_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.331     5.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347/O
                         net (fo=1, routed)           0.000     5.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_347_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.834 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319/CO[3]
                         net (fo=1, routed)           0.000     5.834    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_319_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.073 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296/O[2]
                         net (fo=2, routed)           0.806     6.880    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_296_n_5
    SLICE_X43Y87         LUT3 (Prop_lut3_I1_O)        0.331     7.211 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284/O
                         net (fo=2, routed)           0.833     8.044    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_284_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     8.632 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252/CO[3]
                         net (fo=1, routed)           0.000     8.632    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_252_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217/CO[3]
                         net (fo=1, routed)           0.000     8.746    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_217_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184/CO[3]
                         net (fo=1, routed)           0.000     8.860    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_184_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152/CO[3]
                         net (fo=1, routed)           0.000     8.974    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_152_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133/CO[3]
                         net (fo=1, routed)           0.000     9.088    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_133_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.422 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48/O[1]
                         net (fo=2, routed)           0.726    10.148    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_48_n_6
    SLICE_X47Y93         LUT3 (Prop_lut3_I0_O)        0.332    10.480 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97/O
                         net (fo=2, routed)           0.690    11.170    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_97_n_0
    SLICE_X47Y93         LUT4 (Prop_lut4_I3_O)        0.327    11.497 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101/O
                         net (fo=1, routed)           0.000    11.497    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_101_n_0
    SLICE_X47Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.898 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    11.898    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_48_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.121 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21/O[0]
                         net (fo=20, routed)          0.985    13.105    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_21_n_7
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.299    13.404 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379/O
                         net (fo=2, routed)           0.322    13.727    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_379_n_0
    SLICE_X42Y96         LUT5 (Prop_lut5_I0_O)        0.124    13.851 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334/O
                         net (fo=2, routed)           0.724    14.574    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_334_n_0
    SLICE_X39Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.698 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338/O
                         net (fo=1, routed)           0.000    14.698    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_338_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.230 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264/CO[3]
                         net (fo=1, routed)           0.000    15.230    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_264_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.344 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199/CO[3]
                         net (fo=1, routed)           0.000    15.344    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_199_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.458 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128/CO[3]
                         net (fo=1, routed)           0.000    15.458    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_128_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.572 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.001    15.573    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_70_n_0
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.795 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26/O[0]
                         net (fo=3, routed)           0.865    16.660    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_26_n_7
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.299    16.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68/O
                         net (fo=1, routed)           0.000    16.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_68_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.492 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25/CO[3]
                         net (fo=59, routed)          1.258    18.750    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_25_n_0
    SLICE_X45Y99         LUT3 (Prop_lut3_I0_O)        0.124    18.874 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36/O
                         net (fo=129, routed)         0.963    19.837    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_36_n_0
    SLICE_X43Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.961 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81/O
                         net (fo=1, routed)           0.845    20.806    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_81_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    21.191 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.191    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_43_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.430 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25/O[2]
                         net (fo=2, routed)           0.509    21.939    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_25_n_5
    SLICE_X45Y101        LUT5 (Prop_lut5_I4_O)        0.302    22.241 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27/O
                         net (fo=2, routed)           0.161    22.401    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_27_n_0
    SLICE_X45Y101        LUT5 (Prop_lut5_I1_O)        0.124    22.525 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7/O
                         net (fo=2, routed)           0.883    23.409    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[2]_i_7_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    23.959 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.959    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[2]_i_2_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.076 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.076    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[6]_i_2_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.399 f  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2/O[1]
                         net (fo=8, routed)           0.714    25.113    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[10]_i_2_n_6
    SLICE_X41Y103        LUT3 (Prop_lut3_I2_O)        0.300    25.413 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215/O
                         net (fo=2, routed)           0.666    26.079    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_215_n_0
    SLICE_X41Y103        LUT4 (Prop_lut4_I3_O)        0.326    26.405 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219/O
                         net (fo=1, routed)           0.000    26.405    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_219_n_0
    SLICE_X41Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.955 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137/CO[3]
                         net (fo=1, routed)           0.000    26.955    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_137_n_0
    SLICE_X41Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.178 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78/O[0]
                         net (fo=3, routed)           0.472    27.650    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_78_n_7
    SLICE_X36Y103        LUT6 (Prop_lut6_I0_O)        0.299    27.949 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99/O
                         net (fo=1, routed)           0.521    28.470    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[15]_i_99_n_0
    SLICE_X37Y103        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.977 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.977    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_48_n_0
    SLICE_X37Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.091 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.091    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_15_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.205 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3/CO[3]
                         net (fo=16, routed)          0.746    29.951    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[15]_i_3_n_0
    SLICE_X36Y105        LUT5 (Prop_lut5_I1_O)        0.124    30.075 r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[12]_i_1/O
                         net (fo=1, routed)           0.000    30.075    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance[12]_i_1_n_0
    SLICE_X36Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.653    22.832    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y105        FDRE                                         r  design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[12]/C
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X36Y105        FDRE (Setup_fdre_C_D)        0.077    22.736    design_1_i/myMAXSONAR_0/inst/myMAXSONAR_v1_0_S00_AXI_inst/new_distance_reg[12]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -30.075    
  -------------------------------------------------------------------
                         slack                                 -7.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.902%)  route 0.171ns (51.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.171     1.330    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.195%)  route 0.298ns (58.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.298     1.357    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/si_rs_bready
    SLICE_X32Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.402 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_i_1/O
                         net (fo=1, routed)           0.000     1.402    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake
    SLICE_X32Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                         clock pessimism             -0.035     1.242    
    SLICE_X32Y103        FDRE (Hold_fdre_C_D)         0.120     1.362    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg12_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.270ns (52.104%)  route 0.248ns (47.896%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.552     0.888    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y95         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg12_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg12_reg[24]/Q
                         net (fo=1, routed)           0.248     1.277    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg12[24]
    SLICE_X52Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.322 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[24]_i_7/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[24]_i_7_n_0
    SLICE_X52Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.387 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3_n_0
    SLICE_X52Y100        MUXF8 (Prop_muxf8_I1_O)      0.019     1.406 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.406    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X52Y100        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.907     1.273    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y100        FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg4_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.283ns (64.385%)  route 0.157ns (35.615%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.542     0.878    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y78         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg4_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg4_reg[17]/Q
                         net (fo=1, routed)           0.157     1.175    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg4[17]
    SLICE_X49Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.220 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[17]_i_5/O
                         net (fo=1, routed)           0.000     1.220    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[17]_i_5_n_0
    SLICE_X49Y79         MUXF7 (Prop_muxf7_I1_O)      0.074     1.294 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_2/O
                         net (fo=1, routed)           0.000     1.294    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_2_n_0
    SLICE_X49Y79         MUXF8 (Prop_muxf8_I0_O)      0.023     1.317 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X49Y79         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.813     1.179    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y79         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.105     1.249    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.327ns (73.502%)  route 0.118ns (26.498%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.544     0.880    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y80         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.148     1.028 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10_reg[20]/Q
                         net (fo=1, routed)           0.118     1.145    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg10[20]
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.098     1.243 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[20]_i_6/O
                         net (fo=1, routed)           0.000     1.243    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[20]_i_6_n_0
    SLICE_X49Y80         MUXF7 (Prop_muxf7_I0_O)      0.062     1.305 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3/O
                         net (fo=1, routed)           0.000     1.305    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3_n_0
    SLICE_X49Y80         MUXF8 (Prop_muxf8_I1_O)      0.019     1.324 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.324    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X49Y80         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.814     1.180    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y80         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.105     1.250    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.303ns (67.420%)  route 0.146ns (32.580%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.545     0.881    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y81         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.045 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=1, routed)           0.146     1.191    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0[22]
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.236 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[22]_i_4/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[22]_i_4_n_0
    SLICE_X49Y81         MUXF7 (Prop_muxf7_I0_O)      0.071     1.307 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_2/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_2_n_0
    SLICE_X49Y81         MUXF8 (Prop_muxf8_I0_O)      0.023     1.330 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.330    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X49Y81         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.815     1.181    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y81         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.105     1.251    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.118     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.075    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.280ns (62.546%)  route 0.168ns (37.454%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.545     0.881    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y78         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=1, routed)           0.168     1.189    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/slv_reg0[16]
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.045     1.234 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[16]_i_4/O
                         net (fo=1, routed)           0.000     1.234    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata[16]_i_4_n_0
    SLICE_X52Y78         MUXF7 (Prop_muxf7_I0_O)      0.071     1.305 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.305    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_2_n_0
    SLICE_X52Y78         MUXF8 (Prop_muxf8_I0_O)      0.023     1.328 r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X52Y78         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.808     1.174    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y78         FDRE                                         r  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.105     1.244    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.813%)  route 0.167ns (54.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.167     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y77    design_1_i/myDCMotor_0/inst/clk_div/clk_out_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y75    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y75    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y75    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y75    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y75    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y75    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y75    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X41Y80    design_1_i/myDCMotor_0/inst/myDCMotor_v1_0_S00_AXI_inst/slv_reg4_reg[16]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X42Y110   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X38Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y103   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.642ns (10.259%)  route 5.616ns (89.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.568     5.222    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.346 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         4.048     9.394    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X59Y69         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.526    22.705    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X59Y69         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[11]/C
                         clock pessimism              0.129    22.834    
                         clock uncertainty           -0.302    22.532    
    SLICE_X59Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.127    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[11]
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.642ns (10.259%)  route 5.616ns (89.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.568     5.222    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.346 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         4.048     9.394    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X59Y69         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.526    22.705    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X59Y69         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]/C
                         clock pessimism              0.129    22.834    
                         clock uncertainty           -0.302    22.532    
    SLICE_X59Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.127    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[25]
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.642ns (10.259%)  route 5.616ns (89.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.568     5.222    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.346 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         4.048     9.394    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X59Y69         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.526    22.705    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X59Y69         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]/C
                         clock pessimism              0.129    22.834    
                         clock uncertainty           -0.302    22.532    
    SLICE_X59Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.127    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[2]
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.732ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.642ns (10.259%)  route 5.616ns (89.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.568     5.222    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.346 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         4.048     9.394    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X59Y69         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.526    22.705    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X59Y69         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[31]/C
                         clock pessimism              0.129    22.834    
                         clock uncertainty           -0.302    22.532    
    SLICE_X59Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.127    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[31]
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 12.732    

Slack (MET) :             12.876ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.642ns (10.493%)  route 5.476ns (89.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.568     5.222    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.346 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         3.908     9.254    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X60Y68         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.530    22.709    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X60Y68         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X60Y68         FDCE (Recov_fdce_C_CLR)     -0.405    22.131    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[24]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 12.876    

Slack (MET) :             12.876ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.642ns (10.493%)  route 5.476ns (89.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.568     5.222    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.346 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         3.908     9.254    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X60Y68         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.530    22.709    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X60Y68         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[27]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X60Y68         FDCE (Recov_fdce_C_CLR)     -0.405    22.131    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[27]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 12.876    

Slack (MET) :             12.876ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.642ns (10.493%)  route 5.476ns (89.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.568     5.222    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.346 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         3.908     9.254    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X60Y68         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.530    22.709    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X60Y68         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[30]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X60Y68         FDCE (Recov_fdce_C_CLR)     -0.405    22.131    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[30]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 12.876    

Slack (MET) :             12.876ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.642ns (10.493%)  route 5.476ns (89.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.568     5.222    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.346 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         3.908     9.254    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X60Y68         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.530    22.709    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X60Y68         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[5]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X60Y68         FDCE (Recov_fdce_C_CLR)     -0.405    22.131    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[5]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 12.876    

Slack (MET) :             12.876ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.642ns (10.493%)  route 5.476ns (89.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.568     5.222    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.346 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         3.908     9.254    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X60Y68         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.530    22.709    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X60Y68         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[7]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X60Y68         FDCE (Recov_fdce_C_CLR)     -0.405    22.131    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[7]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 12.876    

Slack (MET) :             12.876ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 0.642ns (10.493%)  route 5.476ns (89.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 22.709 - 20.000 ) 
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.842     3.136    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.518     3.654 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          1.568     5.222    design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X52Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.346 f  design_1_i/myOLEDrgb_0/inst/myOLEDrgb_v1_0_S00_AXI_inst/MOSI_i_2/O
                         net (fo=629, routed)         3.908     9.254    design_1_i/myOLEDrgb_0/inst/controller/vccen_o_reg_0
    SLICE_X60Y68         FDCE                                         f  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        1.530    22.709    design_1_i/myOLEDrgb_0/inst/controller/s00_axi_aclk
    SLICE_X60Y68         FDCE                                         r  design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[9]/C
                         clock pessimism              0.129    22.838    
                         clock uncertainty           -0.302    22.536    
    SLICE_X60Y68         FDCE (Recov_fdce_C_CLR)     -0.405    22.131    design_1_i/myOLEDrgb_0/inst/controller/pixel_index_reg[9]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 12.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/oBUZ_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.209ns (15.472%)  route 1.142ns (84.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.896     2.033    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.078 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.245     2.324    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X56Y83         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/oBUZ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.840     1.206    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X56Y83         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/oBUZ_reg/C
                         clock pessimism             -0.035     1.171    
    SLICE_X56Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.079    design_1_i/myBuzzer_0/inst/Beep_inst/oBUZ_reg
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           2.324    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.209ns (14.175%)  route 1.265ns (85.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.896     2.033    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.078 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.369     2.447    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X60Y84         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.842     1.208    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X60Y84         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[27]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X60Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.081    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.367ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.209ns (14.175%)  route 1.265ns (85.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.896     2.033    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.078 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.369     2.447    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X60Y84         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.842     1.208    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X60Y84         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[28]/C
                         clock pessimism             -0.035     1.173    
    SLICE_X60Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.081    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.209ns (13.749%)  route 1.311ns (86.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.896     2.033    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.078 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.415     2.493    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X59Y84         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.841     1.207    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X59Y84         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[21]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.209ns (13.749%)  route 1.311ns (86.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.896     2.033    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.078 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.415     2.493    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X59Y84         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.841     1.207    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X59Y84         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[22]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.209ns (13.749%)  route 1.311ns (86.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.896     2.033    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.078 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.415     2.493    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X59Y84         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.841     1.207    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X59Y84         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[23]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.209ns (13.749%)  route 1.311ns (86.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.896     2.033    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.078 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.415     2.493    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X59Y84         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.841     1.207    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X59Y84         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[24]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.209ns (13.749%)  route 1.311ns (86.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.896     2.033    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.078 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.415     2.493    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X59Y84         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.841     1.207    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X59Y84         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[25]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.209ns (13.749%)  route 1.311ns (86.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.896     2.033    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.078 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.415     2.493    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X59Y84         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.841     1.207    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X59Y84         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[26]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.209ns (13.749%)  route 1.311ns (86.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.637     0.973    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X46Y107        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        FDRE (Prop_fdre_C_Q)         0.164     1.137 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.896     2.033    design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X55Y83         LUT1 (Prop_lut1_I0_O)        0.045     2.078 f  design_1_i/myBuzzer_0/inst/myBuzzer_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=138, routed)         0.415     2.493    design_1_i/myBuzzer_0/inst/Beep_inst/SR[0]
    SLICE_X59Y84         FDCE                                         f  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2205, routed)        0.841     1.207    design_1_i/myBuzzer_0/inst/Beep_inst/s00_axi_aclk
    SLICE_X59Y84         FDCE                                         r  design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[29]/C
                         clock pessimism             -0.035     1.172    
    SLICE_X59Y84         FDCE (Remov_fdce_C_CLR)     -0.092     1.080    design_1_i/myBuzzer_0/inst/Beep_inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.413    





