../src/SDRAM_VGA_Display_Test.v
../src/VGAData_Simulate_24Bit.v

../src/system_index/system_init_delay.v
../src/system_index/system_ctrl_pll.v
../src/system_index/sys_pll.v

+incdir+../src/Sdram_Control_2Port_512Kx4x32Bit
../src/Sdram_Control_2Port_512Kx4x32Bit/SDRAM_512Kx4x32Bit.v
../src/Sdram_Control_2Port_512Kx4x32Bit/Sdram_Control_2Port.v
../src/Sdram_Control_2Port_512Kx4x32Bit/command.v
../src/Sdram_Control_2Port_512Kx4x32Bit/control_interface.v
../src/Sdram_Control_2Port_512Kx4x32Bit/write_fifo.v
../src/Sdram_Control_2Port_512Kx4x32Bit/read_fifo.v

+incdir+../src/lcd_24bit_ip
../src/lcd_24bit_ip/lcd_driver.v
../src/lcd_24bit_ip/lcd_para.v



