Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 14:42:43 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file canny_edge_timing_summary_routed.rpt -rpx canny_edge_timing_summary_routed.rpx -warn_on_violation
| Design       : canny_edge
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 89 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.076        0.000                      0                 8266        0.096        0.000                      0                 8266        2.020        0.000                       0                  3342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        6.785        0.000                      0                   74        0.219        0.000                      0                   74        5.500        0.000                       0                    43  
ap_clk              0.076        0.000                      0                 8056        0.096        0.000                      0                 8056        2.020        0.000                       0                  3299  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        3.522        0.000                      0                    5        0.167        0.000                      0                    5  
AXI_LITE_clk  ap_clk              2.184        0.000                      0                  139        0.281        0.000                      0                  139  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.704ns (14.973%)  route 3.998ns (85.027%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.046     5.675    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X69Y29         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X69Y29         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[24]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X69Y29         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.704ns (14.973%)  route 3.998ns (85.027%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.046     5.675    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X69Y29         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X69Y29         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[28]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X69Y29         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.704ns (14.973%)  route 3.998ns (85.027%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.046     5.675    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X69Y29         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X69Y29         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[30]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X69Y29         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.785ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 0.704ns (14.973%)  route 3.998ns (85.027%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          1.046     5.675    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X69Y29         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X69Y29         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[31]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X69Y29         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  6.785    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 0.704ns (15.380%)  route 3.873ns (84.620%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.921     5.550    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X69Y27         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X69Y27         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X69Y27         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.704ns (15.439%)  route 3.856ns (84.561%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.904     5.533    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X69Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X69Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[17]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X69Y28         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.704ns (15.439%)  route 3.856ns (84.561%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.904     5.533    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X69Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X69Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[18]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X69Y28         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.704ns (15.439%)  route 3.856ns (84.561%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.904     5.533    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X69Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X69Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[19]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X69Y28         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.704ns (15.439%)  route 3.856ns (84.561%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.904     5.533    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X69Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X69Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[23]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X69Y28         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  6.927    

Slack (MET) :             7.054ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.704ns (15.881%)  route 3.729ns (84.119%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.839     2.268    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT3 (Prop_lut3_I1_O)        0.124     2.392 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          2.113     4.505    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X72Y27         LUT6 (Prop_lut6_I0_O)        0.124     4.629 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1/O
                         net (fo=27, routed)          0.777     5.406    canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0
    SLICE_X73Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X73Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[20]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X73Y28         FDRE (Setup_fdre_C_R)       -0.429    12.460    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  7.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.090%)  route 0.146ns (43.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.146     0.697    canny_edge_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X83Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.742 r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.742    canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y35         FDRE (Hold_fdre_C_D)         0.091     0.523    canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, routed)           0.169     0.720    canny_edge_CONTROL_BUS_s_axi_U/out[2]
    SLICE_X83Y35         LUT5 (Prop_lut5_I1_O)        0.045     0.765 r  canny_edge_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.765    canny_edge_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[1]_i_1_n_0
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y35         FDRE (Hold_fdre_C_D)         0.092     0.524    canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.196     0.747    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.792 r  canny_edge_CONTROL_BUS_s_axi_U/rstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.792    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]_i_1_n_0
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X76Y24         FDRE (Hold_fdre_C_D)         0.091     0.523    canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.646%)  route 0.231ns (55.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.231     0.782    canny_edge_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X83Y35         LUT4 (Prop_lut4_I1_O)        0.045     0.827 r  canny_edge_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[2]_i_1/O
                         net (fo=1, routed)           0.000     0.827    canny_edge_CONTROL_BUS_s_axi_U//FSM_onehot_wstate[2]_i_1_n_0
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y35         FDRE (Hold_fdre_C_D)         0.092     0.524    canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.247%)  route 0.409ns (68.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.232     0.783    canny_edge_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X83Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  canny_edge_CONTROL_BUS_s_axi_U/waddr[5]_i_1/O
                         net (fo=6, routed)           0.178     1.005    canny_edge_CONTROL_BUS_s_axi_U/waddr
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y34         FDRE (Hold_fdre_C_CE)       -0.016     0.416    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.247%)  route 0.409ns (68.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.232     0.783    canny_edge_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X83Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  canny_edge_CONTROL_BUS_s_axi_U/waddr[5]_i_1/O
                         net (fo=6, routed)           0.178     1.005    canny_edge_CONTROL_BUS_s_axi_U/waddr
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y34         FDRE (Hold_fdre_C_CE)       -0.016     0.416    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.247%)  route 0.409ns (68.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.232     0.783    canny_edge_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X83Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  canny_edge_CONTROL_BUS_s_axi_U/waddr[5]_i_1/O
                         net (fo=6, routed)           0.178     1.005    canny_edge_CONTROL_BUS_s_axi_U/waddr
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y34         FDRE (Hold_fdre_C_CE)       -0.016     0.416    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.247%)  route 0.409ns (68.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X83Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.232     0.783    canny_edge_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X83Y35         LUT2 (Prop_lut2_I1_O)        0.045     0.828 r  canny_edge_CONTROL_BUS_s_axi_U/waddr[5]_i_1/O
                         net (fo=6, routed)           0.178     1.005    canny_edge_CONTROL_BUS_s_axi_U/waddr
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X82Y34         FDRE (Hold_fdre_C_CE)       -0.016     0.416    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.242%)  route 0.409ns (68.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=5, routed)           0.185     0.736    canny_edge_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X76Y24         LUT5 (Prop_lut5_I1_O)        0.045     0.781 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[7]_i_1/O
                         net (fo=5, routed)           0.224     1.005    canny_edge_CONTROL_BUS_s_axi_U/rdata[7]_i_1_n_0
    SLICE_X75Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X75Y25         FDRE (Hold_fdre_C_R)        -0.018     0.414    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.985%)  route 0.396ns (68.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y24         FDSE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y24         FDSE (Prop_fdse_C_Q)         0.141     0.551 f  canny_edge_CONTROL_BUS_s_axi_U/rstate_reg[1]/Q
                         net (fo=5, routed)           0.245     0.796    canny_edge_CONTROL_BUS_s_axi_U/rstate[1]
    SLICE_X76Y24         LUT3 (Prop_lut3_I2_O)        0.045     0.841 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=34, routed)          0.151     0.992    canny_edge_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X75Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X75Y24         FDRE (Hold_fdre_C_CE)       -0.039     0.393    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.599    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X75Y25  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X72Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X72Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X71Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X71Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X70Y26  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X69Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X75Y25  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X72Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X72Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X71Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X71Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X70Y26  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X69Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X83Y35  canny_edge_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X75Y25  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X75Y25  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X72Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X72Y27  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 1.679ns (29.797%)  route 3.956ns (70.203%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.511     6.608    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X61Y26         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X61Y26         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X61Y26         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[0]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 1.679ns (29.797%)  route 3.956ns (70.203%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.511     6.608    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X61Y26         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X61Y26         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[4]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X61Y26         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[4]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.679ns (29.862%)  route 3.944ns (70.138%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.499     6.596    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X59Y28         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X59Y28         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[10]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[10]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.679ns (29.862%)  route 3.944ns (70.138%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.499     6.596    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X59Y28         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X59Y28         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[3]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[3]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.679ns (29.862%)  route 3.944ns (70.138%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.499     6.596    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X59Y28         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X59Y28         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[6]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[6]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.679ns (29.862%)  route 3.944ns (70.138%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.499     6.596    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X59Y28         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X59Y28         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[7]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X59Y28         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[7]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.679ns (29.873%)  route 3.941ns (70.127%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.497     6.593    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X59Y29         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X59Y29         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[9]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X59Y29         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[9]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.679ns (30.556%)  route 3.816ns (69.444%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.371     6.468    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X61Y27         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X61Y27         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[1]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X61Y27         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[1]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.679ns (30.556%)  route 3.816ns (69.444%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.371     6.468    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X61Y27         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X61Y27         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[2]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X61Y27         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[2]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 hysteresis_U0/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            hysteresis_U0/linebuff_val_1_addr_reg_913_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.679ns (30.556%)  route 3.816ns (69.444%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     0.973    hysteresis_U0/ap_clk
    SLICE_X59Y24         FDRE                                         r  hysteresis_U0/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  hysteresis_U0/ap_CS_fsm_reg[2]/Q
                         net (fo=142, routed)         0.973     2.402    hysteresis_U0/ap_CS_fsm_pp0_stage0
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.124     2.526 r  hysteresis_U0/t_V_2_reg_253[31]_i_4/O
                         net (fo=34, routed)          0.546     3.072    hysteresis_U0/t_V_2_reg_253[31]_i_4_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124     3.196 r  hysteresis_U0/tmp_30_reg_902[0]_i_78/O
                         net (fo=1, routed)           0.626     3.822    hysteresis_U0/tmp_30_reg_902[0]_i_78_n_0
    SLICE_X56Y23         LUT5 (Prop_lut5_I0_O)        0.124     3.946 r  hysteresis_U0/tmp_30_reg_902[0]_i_57/O
                         net (fo=1, routed)           0.528     4.473    hysteresis_U0/tmp_30_reg_902[0]_i_57_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.858 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.009     4.867    hysteresis_U0/tmp_30_reg_902_reg[0]_i_32_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.981 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.981    hysteresis_U0/tmp_30_reg_902_reg[0]_i_11_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.095 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.095    hysteresis_U0/tmp_30_reg_902_reg[0]_i_2_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.209 r  hysteresis_U0/tmp_30_reg_902_reg[0]_i_1/CO[3]
                         net (fo=3, routed)           0.763     5.973    hysteresis_U0/tmp_30_fu_359_p2
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.097 r  hysteresis_U0/linebuff_val_1_addr_reg_913[10]_i_1/O
                         net (fo=11, routed)          0.371     6.468    hysteresis_U0/linebuff_val_1_addr_reg_9130
    SLICE_X61Y27         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    hysteresis_U0/ap_clk
    SLICE_X61Y27         FDRE                                         r  hysteresis_U0/linebuff_val_1_addr_reg_913_reg[5]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X61Y27         FDRE (Setup_fdre_C_CE)      -0.205     6.684    hysteresis_U0/linebuff_val_1_addr_reg_913_reg[5]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -6.468    
  -------------------------------------------------------------------
                         slack                                  0.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Duplicate_U0/i_V_reg_230_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Duplicate_U0/t_V_reg_156_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    Duplicate_U0/ap_clk
    SLICE_X67Y11         FDRE                                         r  Duplicate_U0/i_V_reg_230_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y11         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Duplicate_U0/i_V_reg_230_reg[5]/Q
                         net (fo=1, routed)           0.052     0.603    Duplicate_U0/i_V_reg_230[5]
    SLICE_X66Y11         FDRE                                         r  Duplicate_U0/t_V_reg_156_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    Duplicate_U0/ap_clk
    SLICE_X66Y11         FDRE                                         r  Duplicate_U0/t_V_reg_156_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X66Y11         FDRE (Hold_fdre_C_D)         0.076     0.508    Duplicate_U0/t_V_reg_156_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    Sobel_1_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X83Y14         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664_reg[2]/Q
                         net (fo=1, routed)           0.056     0.607    Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664[2]
    SLICE_X83Y14         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    Sobel_1_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X83Y14         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y14         FDRE (Hold_fdre_C_D)         0.075     0.507    Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Sobel_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    Sobel_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X39Y9          FDRE                                         r  Sobel_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Sobel_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670_reg[1]/Q
                         net (fo=1, routed)           0.056     0.607    Sobel_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670[1]
    SLICE_X39Y9          FDRE                                         r  Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    Sobel_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X39Y9          FDRE                                         r  Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y9          FDRE (Hold_fdre_C_D)         0.075     0.507    Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    src_blur_data_stream_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X87Y15         FDRE                                         r  src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][0]/Q
                         net (fo=2, routed)           0.056     0.607    src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0]_0[0]
    SLICE_X87Y15         FDRE                                         r  src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    src_blur_data_stream_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X87Y15         FDRE                                         r  src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X87Y15         FDRE (Hold_fdre_C_D)         0.075     0.507    src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 GaussianBlur_U0/grp_Filter2D_1_fu_84/right_border_buf_0_13_fu_304_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            GaussianBlur_U0/grp_Filter2D_1_fu_84/right_border_buf_0_9_fu_288_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    GaussianBlur_U0/grp_Filter2D_1_fu_84/ap_clk
    SLICE_X105Y17        FDRE                                         r  GaussianBlur_U0/grp_Filter2D_1_fu_84/right_border_buf_0_13_fu_304_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y17        FDRE (Prop_fdre_C_Q)         0.141     0.551 r  GaussianBlur_U0/grp_Filter2D_1_fu_84/right_border_buf_0_13_fu_304_reg[7]/Q
                         net (fo=2, routed)           0.056     0.607    GaussianBlur_U0/grp_Filter2D_1_fu_84/right_border_buf_0_13_fu_304[7]
    SLICE_X105Y17        FDRE                                         r  GaussianBlur_U0/grp_Filter2D_1_fu_84/right_border_buf_0_9_fu_288_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    GaussianBlur_U0/grp_Filter2D_1_fu_84/ap_clk
    SLICE_X105Y17        FDRE                                         r  GaussianBlur_U0/grp_Filter2D_1_fu_84/right_border_buf_0_9_fu_288_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X105Y17        FDRE (Hold_fdre_C_D)         0.071     0.503    GaussianBlur_U0/grp_Filter2D_1_fu_84/right_border_buf_0_9_fu_288_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    Sobel_1_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X83Y14         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664_reg[3]/Q
                         net (fo=1, routed)           0.056     0.607    Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664[3]
    SLICE_X83Y14         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    Sobel_1_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X83Y14         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X83Y14         FDRE (Hold_fdre_C_D)         0.071     0.503    Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    Sobel_1_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X85Y13         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y13         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670_reg[0]/Q
                         net (fo=1, routed)           0.056     0.607    Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670[0]
    SLICE_X85Y13         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    Sobel_1_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X85Y13         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X85Y13         FDRE (Hold_fdre_C_D)         0.071     0.503    Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    Sobel_1_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X84Y15         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664_reg[6]/Q
                         net (fo=1, routed)           0.058     0.609    Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_65_reg_1664[6]
    SLICE_X84Y15         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    Sobel_1_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X84Y15         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X84Y15         FDRE (Hold_fdre_C_D)         0.071     0.503    Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_65_reg_1664_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    Sobel_1_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X80Y13         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670_reg[5]/Q
                         net (fo=1, routed)           0.058     0.609    Sobel_1_U0/grp_Filter2D_fu_96/src_kernel_win_0_va_66_reg_1670[5]
    SLICE_X80Y13         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    Sobel_1_U0/grp_Filter2D_fu_96/ap_clk
    SLICE_X80Y13         FDRE                                         r  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X80Y13         FDRE (Hold_fdre_C_D)         0.071     0.503    Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter5_src_kernel_win_0_va_66_reg_1670_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    src_blur_data_stream_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X87Y15         FDRE                                         r  src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][6]/Q
                         net (fo=2, routed)           0.067     0.618    src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0]_0[6]
    SLICE_X87Y15         FDRE                                         r  src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    src_blur_data_stream_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X87Y15         FDRE                                         r  src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X87Y15         FDRE (Hold_fdre_C_D)         0.078     0.510    src_blur_data_stream_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.395         6.000       2.605      DSP48_X4Y11   GaussianBlur_U0/grp_Filter2D_1_fu_84/canny_edge_am_addtde_U36/canny_edge_am_addtde_DSP48_12_U/m_reg_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X5Y4   GaussianBlur_U0/grp_Filter2D_1_fu_84/k_buf_0_val_5_U/Filter2D_1_k_buf_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X5Y3   GaussianBlur_U0/grp_Filter2D_1_fu_84/k_buf_0_val_6_U/Filter2D_1_k_buf_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X5Y5   GaussianBlur_U0/grp_Filter2D_1_fu_84/k_buf_0_val_7_U/Filter2D_1_k_buf_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X5Y6   GaussianBlur_U0/grp_Filter2D_1_fu_84/k_buf_0_val_8_U/Filter2D_1_k_buf_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X5Y7   GaussianBlur_U0/grp_Filter2D_1_fu_84/k_buf_0_val_9_U/Filter2D_1_k_buf_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X3Y2   Sobel_U0/grp_Filter2D_fu_96/k_buf_0_val_3_U/Filter2D_1_k_buf_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y2   Sobel_U0/grp_Filter2D_fu_96/k_buf_0_val_4_U/Filter2D_1_k_buf_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X2Y3   Sobel_U0/grp_Filter2D_fu_96/k_buf_0_val_5_U/Filter2D_1_k_buf_cud_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X4Y4   Sobel_1_U0/grp_Filter2D_fu_96/k_buf_0_val_3_U/Filter2D_1_k_buf_cud_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y7   Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y7   Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y11  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y11  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][0]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][0]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][1]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][1]_srl9/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][2]_srl9/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][2]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y7   Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X50Y7   Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y11  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y11  Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][0]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][0]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][1]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][1]_srl9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][2]_srl9/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X86Y25  col_packets_cast_loc_U/U_fifo_w9_d8_A_ram/SRL_SIG_reg[8][2]_srl9/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.522ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.423ns  (logic 1.096ns (45.233%)  route 1.327ns (54.767%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     6.973    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X77Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg[0]/Q
                         net (fo=3, routed)           0.510     7.939    canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[0]
    SLICE_X76Y25         LUT5 (Prop_lut5_I4_O)        0.124     8.063 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[0]_i_5/O
                         net (fo=1, routed)           0.000     8.063    canny_edge_CONTROL_BUS_s_axi_U/rdata[0]_i_5_n_0
    SLICE_X76Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     8.280 r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]_i_2/O
                         net (fo=1, routed)           0.817     9.097    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]_i_2_n_0
    SLICE_X75Y25         LUT6 (Prop_lut6_I0_O)        0.299     9.396 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     9.396    canny_edge_CONTROL_BUS_s_axi_U/rdata[0]_i_1_n_0
    SLICE_X75Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X75Y25         FDRE (Setup_fdre_C_D)        0.029    12.918    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  3.522    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.312ns  (logic 1.153ns (49.877%)  route 1.159ns (50.123%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     6.973    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X77Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y25         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg[1]/Q
                         net (fo=3, routed)           0.805     8.234    canny_edge_CONTROL_BUS_s_axi_U/int_isr_reg_n_0_[1]
    SLICE_X76Y26         LUT5 (Prop_lut5_I4_O)        0.153     8.387 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[1]_i_4/O
                         net (fo=1, routed)           0.354     8.741    canny_edge_CONTROL_BUS_s_axi_U/rdata[1]_i_4_n_0
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.327     9.068 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[1]_i_3/O
                         net (fo=1, routed)           0.000     9.068    canny_edge_CONTROL_BUS_s_axi_U/rdata[1]_i_3_n_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     9.285 r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.285    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]_i_1_n_0
    SLICE_X76Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X76Y26         FDRE (Setup_fdre_C_D)        0.064    12.953    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.953    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        1.890ns  (logic 0.580ns (30.684%)  route 1.310ns (69.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     6.973    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X76Y16         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y16         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  canny_edge_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           1.310     8.739    canny_edge_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X75Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.863    canny_edge_CONTROL_BUS_s_axi_U/rdata[2]_i_1_n_0
    SLICE_X75Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X75Y24         FDRE (Setup_fdre_C_D)        0.029    12.918    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        1.145ns  (logic 0.580ns (50.671%)  route 0.565ns (49.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     6.973    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X79Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y26         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.565     7.994    canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart
    SLICE_X75Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.118 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     8.118    canny_edge_CONTROL_BUS_s_axi_U/rdata[7]_i_2_n_0
    SLICE_X75Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X75Y26         FDRE (Setup_fdre_C_D)        0.029    12.918    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        0.987ns  (logic 0.580ns (58.754%)  route 0.407ns (41.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.973     6.973    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X75Y23         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y23         FDRE (Prop_fdre_C_Q)         0.456     7.429 r  canny_edge_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.407     7.836    canny_edge_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X75Y24         LUT6 (Prop_lut6_I4_O)        0.124     7.960 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     7.960    canny_edge_CONTROL_BUS_s_axi_U/rdata[3]_i_1_n_0
    SLICE_X75Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.924    12.924    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X75Y24         FDRE (Setup_fdre_C_D)        0.031    12.920    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  4.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.248ns (75.443%)  route 0.081ns (24.557%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X77Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[1]/Q
                         net (fo=3, routed)           0.081     0.632    canny_edge_CONTROL_BUS_s_axi_U/p_0_in
    SLICE_X76Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.677 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[1]_i_2/O
                         net (fo=1, routed)           0.000     0.677    canny_edge_CONTROL_BUS_s_axi_U/rdata[1]_i_2_n_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I0_O)      0.062     0.739 r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.739    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]_i_1_n_0
    SLICE_X76Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X76Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X76Y26         FDRE (Hold_fdre_C_D)         0.105     0.572    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X75Y23         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.139     0.690    canny_edge_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X75Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.735 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.735    canny_edge_CONTROL_BUS_s_axi_U/rdata[3]_i_1_n_0
    SLICE_X75Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X75Y24         FDRE (Hold_fdre_C_D)         0.092     0.559    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.132%)  route 0.209ns (52.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X79Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/Q
                         net (fo=3, routed)           0.209     0.760    canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart
    SLICE_X75Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.805 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, routed)           0.000     0.805    canny_edge_CONTROL_BUS_s_axi_U/rdata[7]_i_2_n_0
    SLICE_X75Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[7]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X75Y26         FDRE (Hold_fdre_C_D)         0.091     0.558    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.918%)  route 0.269ns (59.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X77Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[0]/Q
                         net (fo=3, routed)           0.269     0.820    canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg_n_0_[0]
    SLICE_X75Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.865 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.865    canny_edge_CONTROL_BUS_s_axi_U/rdata[0]_i_1_n_0
    SLICE_X75Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y25         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X75Y25         FDRE (Hold_fdre_C_D)         0.091     0.558    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.186ns (28.087%)  route 0.476ns (71.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X76Y16         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y16         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           0.476     1.027    canny_edge_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X75Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.072 r  canny_edge_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.072    canny_edge_CONTROL_BUS_s_axi_U/rdata[2]_i_1_n_0
    SLICE_X75Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X75Y24         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X75Y24         FDRE (Hold_fdre_C_D)         0.091     0.558    canny_edge_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.514    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.766ns (21.718%)  route 2.761ns (78.282%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.738     2.229    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X82Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.353 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3/O
                         net (fo=2, routed)           0.681     3.034    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3_n_0
    SLICE_X82Y34         LUT5 (Prop_lut5_I3_O)        0.124     3.158 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1/O
                         net (fo=32, routed)          1.342     4.500    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1_n_0
    SLICE_X71Y30         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X71Y30         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[24]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X71Y30         FDRE (Setup_fdre_C_CE)      -0.205     6.684    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.766ns (21.718%)  route 2.761ns (78.282%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.738     2.229    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X82Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.353 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3/O
                         net (fo=2, routed)           0.681     3.034    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3_n_0
    SLICE_X82Y34         LUT5 (Prop_lut5_I3_O)        0.124     3.158 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1/O
                         net (fo=32, routed)          1.342     4.500    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1_n_0
    SLICE_X71Y30         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X71Y30         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[25]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X71Y30         FDRE (Setup_fdre_C_CE)      -0.205     6.684    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.766ns (21.718%)  route 2.761ns (78.282%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.738     2.229    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X82Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.353 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3/O
                         net (fo=2, routed)           0.681     3.034    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3_n_0
    SLICE_X82Y34         LUT5 (Prop_lut5_I3_O)        0.124     3.158 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1/O
                         net (fo=32, routed)          1.342     4.500    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1_n_0
    SLICE_X71Y30         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X71Y30         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[30]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X71Y30         FDRE (Setup_fdre_C_CE)      -0.205     6.684    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.766ns (21.718%)  route 2.761ns (78.282%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.738     2.229    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X82Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.353 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3/O
                         net (fo=2, routed)           0.681     3.034    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3_n_0
    SLICE_X82Y34         LUT5 (Prop_lut5_I3_O)        0.124     3.158 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1/O
                         net (fo=32, routed)          1.342     4.500    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1_n_0
    SLICE_X71Y30         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X71Y30         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[31]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X71Y30         FDRE (Setup_fdre_C_CE)      -0.205     6.684    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[31]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.766ns (22.267%)  route 2.674ns (77.733%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.738     2.229    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X82Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.353 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3/O
                         net (fo=2, routed)           0.681     3.034    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3_n_0
    SLICE_X82Y34         LUT5 (Prop_lut5_I3_O)        0.124     3.158 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1/O
                         net (fo=32, routed)          1.255     4.413    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1_n_0
    SLICE_X71Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X71Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[4]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X71Y26         FDRE (Setup_fdre_C_CE)      -0.205     6.684    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.440ns  (logic 0.766ns (22.267%)  route 2.674ns (77.733%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[1]/Q
                         net (fo=3, routed)           0.738     2.229    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X82Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.353 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3/O
                         net (fo=2, routed)           0.681     3.034    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_3_n_0
    SLICE_X82Y34         LUT5 (Prop_lut5_I3_O)        0.124     3.158 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1/O
                         net (fo=32, routed)          1.255     4.413    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1[31]_i_1_n_0
    SLICE_X71Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X71Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[5]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X71Y26         FDRE (Setup_fdre_C_CE)      -0.205     6.684    canny_edge_CONTROL_BUS_s_axi_U/int_threshold1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.766ns (23.058%)  route 2.556ns (76.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=3, routed)           0.677     2.168    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X83Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.292 r  canny_edge_CONTROL_BUS_s_axi_U/int_rows_V[31]_i_3/O
                         net (fo=2, routed)           0.461     2.753    canny_edge_CONTROL_BUS_s_axi_U/int_rows_V[31]_i_3_n_0
    SLICE_X84Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.877 r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V[31]_i_1/O
                         net (fo=32, routed)          1.418     4.295    canny_edge_CONTROL_BUS_s_axi_U/int_cols_V[31]_i_1_n_0
    SLICE_X66Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X66Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[20]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X66Y28         FDRE (Setup_fdre_C_CE)      -0.169     6.720    canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[20]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.766ns (23.058%)  route 2.556ns (76.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=3, routed)           0.677     2.168    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X83Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.292 r  canny_edge_CONTROL_BUS_s_axi_U/int_rows_V[31]_i_3/O
                         net (fo=2, routed)           0.461     2.753    canny_edge_CONTROL_BUS_s_axi_U/int_rows_V[31]_i_3_n_0
    SLICE_X84Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.877 r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V[31]_i_1/O
                         net (fo=32, routed)          1.418     4.295    canny_edge_CONTROL_BUS_s_axi_U/int_cols_V[31]_i_1_n_0
    SLICE_X66Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X66Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[21]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X66Y28         FDRE (Setup_fdre_C_CE)      -0.169     6.720    canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[21]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.766ns (23.058%)  route 2.556ns (76.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=3, routed)           0.677     2.168    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X83Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.292 r  canny_edge_CONTROL_BUS_s_axi_U/int_rows_V[31]_i_3/O
                         net (fo=2, routed)           0.461     2.753    canny_edge_CONTROL_BUS_s_axi_U/int_rows_V[31]_i_3_n_0
    SLICE_X84Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.877 r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V[31]_i_1/O
                         net (fo=32, routed)          1.418     4.295    canny_edge_CONTROL_BUS_s_axi_U/int_cols_V[31]_i_1_n_0
    SLICE_X66Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X66Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[24]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X66Y28         FDRE (Setup_fdre_C_CE)      -0.169     6.720    canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[24]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.322ns  (logic 0.766ns (23.058%)  route 2.556ns (76.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.973     0.973    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X82Y34         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y34         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[0]/Q
                         net (fo=3, routed)           0.677     2.168    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X83Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.292 r  canny_edge_CONTROL_BUS_s_axi_U/int_rows_V[31]_i_3/O
                         net (fo=2, routed)           0.461     2.753    canny_edge_CONTROL_BUS_s_axi_U/int_rows_V[31]_i_3_n_0
    SLICE_X84Y34         LUT4 (Prop_lut4_I3_O)        0.124     2.877 r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V[31]_i_1/O
                         net (fo=32, routed)          1.418     4.295    canny_edge_CONTROL_BUS_s_axi_U/int_cols_V[31]_i_1_n_0
    SLICE_X66Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.924     6.924    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X66Y28         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[25]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X66Y28         FDRE (Setup_fdre_C_CE)      -0.169     6.720    canny_edge_CONTROL_BUS_s_axi_U/int_cols_V_reg[25]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.295    
  -------------------------------------------------------------------
                         slack                                  2.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.222%)  route 0.244ns (56.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=12, routed)          0.244     0.795    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X79Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.840 r  canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.840    canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X79Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X79Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X79Y26         FDRE (Hold_fdre_C_D)         0.092     0.559    canny_edge_CONTROL_BUS_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.862%)  route 0.248ns (57.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=12, routed)          0.248     0.799    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X77Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.844 r  canny_edge_CONTROL_BUS_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     0.844    canny_edge_CONTROL_BUS_s_axi_U/int_ier[1]_i_1_n_0
    SLICE_X77Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X77Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[1]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X77Y26         FDRE (Hold_fdre_C_D)         0.092     0.559    canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.500%)  route 0.310ns (62.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[2]/Q
                         net (fo=12, routed)          0.310     0.861    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X77Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.906 r  canny_edge_CONTROL_BUS_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     0.906    canny_edge_CONTROL_BUS_s_axi_U/int_gie_i_1_n_0
    SLICE_X77Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X77Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_gie_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X77Y26         FDRE (Hold_fdre_C_D)         0.091     0.558    canny_edge_CONTROL_BUS_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.773%)  route 0.334ns (64.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=12, routed)          0.334     0.885    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X77Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.930 r  canny_edge_CONTROL_BUS_s_axi_U/int_ier[0]_i_1/O
                         net (fo=1, routed)           0.000     0.930    canny_edge_CONTROL_BUS_s_axi_U/int_ier[0]_i_1_n_0
    SLICE_X77Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X77Y26         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[0]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X77Y26         FDRE (Hold_fdre_C_D)         0.092     0.559    canny_edge_CONTROL_BUS_s_axi_U/int_ier_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/isr_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.183ns (33.855%)  route 0.358ns (66.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[2]/Q
                         net (fo=12, routed)          0.358     0.909    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X80Y27         LUT4 (Prop_lut4_I0_O)        0.042     0.951 r  canny_edge_CONTROL_BUS_s_axi_U/isr_mask_i_1/O
                         net (fo=1, routed)           0.000     0.951    canny_edge_CONTROL_BUS_s_axi_U/isr_toggle
    SLICE_X80Y27         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/isr_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X80Y27         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/isr_mask_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X80Y27         FDRE (Hold_fdre_C_D)         0.107     0.574    canny_edge_CONTROL_BUS_s_axi_U/isr_mask_reg
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/ap_start_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.220%)  route 0.358ns (65.780%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[2]/Q
                         net (fo=12, routed)          0.358     0.909    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X80Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.954 r  canny_edge_CONTROL_BUS_s_axi_U/ap_start_mask_i_2/O
                         net (fo=1, routed)           0.000     0.954    canny_edge_CONTROL_BUS_s_axi_U/ap_start_set
    SLICE_X80Y27         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/ap_start_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X80Y27         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/ap_start_mask_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X80Y27         FDRE (Hold_fdre_C_D)         0.091     0.558    canny_edge_CONTROL_BUS_s_axi_U/ap_start_mask_reg
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.431%)  route 0.339ns (64.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=12, routed)          0.199     0.750    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X82Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.795 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2[31]_i_1/O
                         net (fo=32, routed)          0.140     0.935    canny_edge_CONTROL_BUS_s_axi_U/int_threshold2[31]_i_1_n_0
    SLICE_X80Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X80Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[10]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X80Y35         FDRE (Hold_fdre_C_CE)       -0.039     0.428    canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.431%)  route 0.339ns (64.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=12, routed)          0.199     0.750    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X82Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.795 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2[31]_i_1/O
                         net (fo=32, routed)          0.140     0.935    canny_edge_CONTROL_BUS_s_axi_U/int_threshold2[31]_i_1_n_0
    SLICE_X80Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X80Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[11]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X80Y35         FDRE (Hold_fdre_C_CE)       -0.039     0.428    canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.431%)  route 0.339ns (64.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=12, routed)          0.199     0.750    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X82Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.795 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2[31]_i_1/O
                         net (fo=32, routed)          0.140     0.935    canny_edge_CONTROL_BUS_s_axi_U/int_threshold2[31]_i_1_n_0
    SLICE_X80Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X80Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[20]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X80Y35         FDRE (Hold_fdre_C_CE)       -0.039     0.428    canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.431%)  route 0.339ns (64.569%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=42, unset)           0.410     0.410    canny_edge_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X79Y33         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  canny_edge_CONTROL_BUS_s_axi_U/waddr_reg[3]/Q
                         net (fo=12, routed)          0.199     0.750    canny_edge_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X82Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.795 r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2[31]_i_1/O
                         net (fo=32, routed)          0.140     0.935    canny_edge_CONTROL_BUS_s_axi_U/int_threshold2[31]_i_1_n_0
    SLICE_X80Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3298, unset)         0.432     0.432    canny_edge_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X80Y35         FDRE                                         r  canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[21]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X80Y35         FDRE (Hold_fdre_C_CE)       -0.039     0.428    canny_edge_CONTROL_BUS_s_axi_U/int_threshold2_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.428    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.507    





