Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Apr 17 18:36:12 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_in1 (HIGH)

 There are 291 register/latch pins with no clock driven by root clock pin: pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3822 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.157        0.000                      0                  544        0.105        0.000                      0                  544        2.865        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_reg_design_1_clk_wiz_0_0     {0.000 20.000}       40.000          25.000          
  clk_vga_design_1_clk_wiz_0_0     {0.000 3.365}        6.731           148.571         
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_reg_design_1_clk_wiz_0_0          32.048        0.000                      0                  246        0.105        0.000                      0                  246       19.500        0.000                       0                    96  
  clk_vga_design_1_clk_wiz_0_0           1.157        0.000                      0                  298        0.179        0.000                      0                  298        2.865        0.000                       0                   126  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_reg_design_1_clk_wiz_0_0
  To Clock:  clk_reg_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 2.826ns (37.305%)  route 4.749ns (62.695%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 37.146 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.741    -2.280    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.174 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.324     1.498    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X73Y141        LUT4 (Prop_lut4_I1_O)        0.124     1.622 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.784     2.406    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I0_O)        0.124     2.530 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.954     3.484    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X78Y139        LUT6 (Prop_lut6_I5_O)        0.124     3.608 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.687     5.295    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.578    37.146    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[18]/C
                         clock pessimism              0.505    37.651    
                         clock uncertainty           -0.103    37.548    
    SLICE_X72Y142        FDRE (Setup_fdre_C_CE)      -0.205    37.343    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[18]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 2.826ns (37.305%)  route 4.749ns (62.695%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 37.146 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.741    -2.280    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.174 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.324     1.498    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X73Y141        LUT4 (Prop_lut4_I1_O)        0.124     1.622 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.784     2.406    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I0_O)        0.124     2.530 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.954     3.484    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X78Y139        LUT6 (Prop_lut6_I5_O)        0.124     3.608 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.687     5.295    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.578    37.146    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
                         clock pessimism              0.505    37.651    
                         clock uncertainty           -0.103    37.548    
    SLICE_X72Y142        FDRE (Setup_fdre_C_CE)      -0.205    37.343    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 2.826ns (37.305%)  route 4.749ns (62.695%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 37.146 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.741    -2.280    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.174 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.324     1.498    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X73Y141        LUT4 (Prop_lut4_I1_O)        0.124     1.622 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.784     2.406    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I0_O)        0.124     2.530 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.954     3.484    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X78Y139        LUT6 (Prop_lut6_I5_O)        0.124     3.608 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.687     5.295    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.578    37.146    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/C
                         clock pessimism              0.505    37.651    
                         clock uncertainty           -0.103    37.548    
    SLICE_X72Y142        FDRE (Setup_fdre_C_CE)      -0.205    37.343    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 2.826ns (37.305%)  route 4.749ns (62.695%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 37.146 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.741    -2.280    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.174 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.324     1.498    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X73Y141        LUT4 (Prop_lut4_I1_O)        0.124     1.622 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.784     2.406    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I0_O)        0.124     2.530 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.954     3.484    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X78Y139        LUT6 (Prop_lut6_I5_O)        0.124     3.608 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.687     5.295    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.578    37.146    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]/C
                         clock pessimism              0.505    37.651    
                         clock uncertainty           -0.103    37.548    
    SLICE_X72Y142        FDRE (Setup_fdre_C_CE)      -0.205    37.343    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 2.826ns (37.305%)  route 4.749ns (62.695%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 37.146 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.741    -2.280    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.174 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.324     1.498    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X73Y141        LUT4 (Prop_lut4_I1_O)        0.124     1.622 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.784     2.406    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I0_O)        0.124     2.530 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.954     3.484    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X78Y139        LUT6 (Prop_lut6_I5_O)        0.124     3.608 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.687     5.295    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.578    37.146    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.505    37.651    
                         clock uncertainty           -0.103    37.548    
    SLICE_X72Y142        FDRE (Setup_fdre_C_CE)      -0.205    37.343    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 2.826ns (37.305%)  route 4.749ns (62.695%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 37.146 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.741    -2.280    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.174 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.324     1.498    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X73Y141        LUT4 (Prop_lut4_I1_O)        0.124     1.622 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.784     2.406    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I0_O)        0.124     2.530 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.954     3.484    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X78Y139        LUT6 (Prop_lut6_I5_O)        0.124     3.608 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.687     5.295    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.578    37.146    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]/C
                         clock pessimism              0.505    37.651    
                         clock uncertainty           -0.103    37.548    
    SLICE_X72Y142        FDRE (Setup_fdre_C_CE)      -0.205    37.343    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 2.826ns (37.305%)  route 4.749ns (62.695%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 37.146 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.741    -2.280    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.174 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.324     1.498    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X73Y141        LUT4 (Prop_lut4_I1_O)        0.124     1.622 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.784     2.406    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I0_O)        0.124     2.530 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.954     3.484    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X78Y139        LUT6 (Prop_lut6_I5_O)        0.124     3.608 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.687     5.295    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.578    37.146    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]/C
                         clock pessimism              0.505    37.651    
                         clock uncertainty           -0.103    37.548    
    SLICE_X72Y142        FDRE (Setup_fdre_C_CE)      -0.205    37.343    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.048ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.575ns  (logic 2.826ns (37.305%)  route 4.749ns (62.695%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 37.146 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.741    -2.280    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.174 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.324     1.498    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X73Y141        LUT4 (Prop_lut4_I1_O)        0.124     1.622 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.784     2.406    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I0_O)        0.124     2.530 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.954     3.484    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X78Y139        LUT6 (Prop_lut6_I5_O)        0.124     3.608 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.687     5.295    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.578    37.146    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]/C
                         clock pessimism              0.505    37.651    
                         clock uncertainty           -0.103    37.548    
    SLICE_X72Y142        FDRE (Setup_fdre_C_CE)      -0.205    37.343    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[8]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                 32.048    

Slack (MET) :             32.238ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.826ns (38.261%)  route 4.560ns (61.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 37.146 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.741    -2.280    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.174 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.324     1.498    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X73Y141        LUT4 (Prop_lut4_I1_O)        0.124     1.622 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.784     2.406    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I0_O)        0.124     2.530 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.954     3.484    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X78Y139        LUT6 (Prop_lut6_I5_O)        0.124     3.608 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.498     5.106    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X73Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.578    37.146    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X73Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]/C
                         clock pessimism              0.505    37.651    
                         clock uncertainty           -0.103    37.548    
    SLICE_X73Y142        FDRE (Setup_fdre_C_CE)      -0.205    37.343    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[10]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 32.238    

Slack (MET) :             32.238ns  (required time - arrival time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@40.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 2.826ns (38.261%)  route 4.560ns (61.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 37.146 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.280ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.741    -2.280    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     0.174 f  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/DOADO[8]
                         net (fo=2, routed)           1.324     1.498    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/DOADO[8]
    SLICE_X73Y141        LUT4 (Prop_lut4_I1_O)        0.124     1.622 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4/O
                         net (fo=3, routed)           0.784     2.406    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/config_finished_INST_0_i_4_n_0
    SLICE_X73Y141        LUT5 (Prop_lut5_I0_O)        0.124     2.530 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.954     3.484    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/p_1_in[0]
    SLICE_X78Y139        LUT6 (Prop_lut6_I5_O)        0.124     3.608 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.498     5.106    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr0
    SLICE_X73Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    33.838 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    35.477    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    35.568 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          1.578    37.146    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X73Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[17]/C
                         clock pessimism              0.505    37.651    
                         clock uncertainty           -0.103    37.548    
    SLICE_X73Y142        FDRE (Setup_fdre_C_CE)      -0.205    37.343    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         37.343    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 32.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.447%)  route 0.208ns (59.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.587    -0.827    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X72Y139        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/Q
                         net (fo=1, routed)           0.208    -0.478    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[6]
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.766    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.583    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.301%)  route 0.209ns (59.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X72Y140        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[2]/Q
                         net (fo=1, routed)           0.209    -0.476    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[2]
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.766    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.583    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.264%)  route 0.209ns (59.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X72Y140        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[5]/Q
                         net (fo=1, routed)           0.209    -0.476    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[5]
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.766    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.583    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X73Y140        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.211    -0.474    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[0]
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.766    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.583    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.922%)  route 0.212ns (60.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.587    -0.827    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X72Y139        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.686 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.212    -0.474    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[3]
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.766    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.583    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.923%)  route 0.212ns (60.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X72Y140        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[1]/Q
                         net (fo=1, routed)           0.212    -0.473    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[1]
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.766    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.583    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.782%)  route 0.213ns (60.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X72Y140        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[7]/Q
                         net (fo=1, routed)           0.213    -0.471    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[7]
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.766    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.583    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.141%)  route 0.260ns (64.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    SLICE_X73Y140        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.260    -0.425    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address[4]
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.903    -1.207    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/clk
    RAMB18_X2Y56         RAMB18E1                                     r  design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.441    -0.766    
    RAMB18_X2Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.583    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[19]/Q
                         net (fo=1, routed)           0.112    -0.573    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[19]
    SLICE_X73Y143        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.860    -1.250    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X73Y143        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]/C
                         clock pessimism              0.441    -0.809    
    SLICE_X73Y143        FDRE (Hold_fdre_C_D)         0.070    -0.739    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_reg_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_reg_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_reg_design_1_clk_wiz_0_0 rise@0.000ns - clk_reg_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.588    -0.826    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X72Y142        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y142        FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[22]/Q
                         net (fo=1, routed)           0.115    -0.570    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg_n_0_[22]
    SLICE_X73Y143        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_reg_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_reg_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=94, routed)          0.860    -1.250    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/clk
    SLICE_X73Y143        FDRE                                         r  design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.441    -0.809    
    SLICE_X73Y143        FDRE (Hold_fdre_C_D)         0.070    -0.739    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_reg_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y56     design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X77Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X76Y141    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X77Y140    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X77Y140    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X77Y140    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X77Y140    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X77Y141    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y139    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y139    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y139    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y139    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y139    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y139    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y139    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y139    design_1_i/ov5640_controller_0/U0/Inst_ov5640_registers/address_reg_rep[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X76Y141    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y139    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X76Y141    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X76Y141    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X77Y140    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X77Y140    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X77Y140    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X77Y140    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X77Y140    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X77Y140    design_1_i/ov5640_controller_0/U0/Inst_i2c_sender/busy_sr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 1.608ns (30.359%)  route 3.689ns (69.641%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 3.810 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.622    -2.399    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=27, routed)          0.896    -1.048    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.124    -0.924 r  design_1_i/vga_0/U0/bg_red[3]_i_69/O
                         net (fo=1, routed)           0.000    -0.924    design_1_i/vga_0/U0/bg_red[3]_i_69_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.374 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_16/CO[3]
                         net (fo=6, routed)           1.137     0.764    design_1_i/vga_0/U0/ltOp
    SLICE_X61Y90         LUT4 (Prop_lut4_I2_O)        0.152     0.916 r  design_1_i/vga_0/U0/bg_red[3]_i_6/O
                         net (fo=9, routed)           0.878     1.793    design_1_i/vga_0/U0/bg_red[3]_i_6_n_0
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.326     2.119 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.778     2.897    design_1_i/vga_0/U0/bg_red0
    SLICE_X62Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.511     3.810    design_1_i/vga_0/U0/pix_clk
    SLICE_X62Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[2]/C
                         clock pessimism              0.489     4.299    
                         clock uncertainty           -0.076     4.223    
    SLICE_X62Y94         FDRE (Setup_fdre_C_CE)      -0.169     4.054    design_1_i/vga_0/U0/bg_green_reg[2]
  -------------------------------------------------------------------
                         required time                          4.054    
                         arrival time                          -2.897    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.608ns (30.626%)  route 3.642ns (69.374%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 3.809 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.622    -2.399    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=27, routed)          0.896    -1.048    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.124    -0.924 r  design_1_i/vga_0/U0/bg_red[3]_i_69/O
                         net (fo=1, routed)           0.000    -0.924    design_1_i/vga_0/U0/bg_red[3]_i_69_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.374 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_16/CO[3]
                         net (fo=6, routed)           1.137     0.764    design_1_i/vga_0/U0/ltOp
    SLICE_X61Y90         LUT4 (Prop_lut4_I2_O)        0.152     0.916 r  design_1_i/vga_0/U0/bg_red[3]_i_6/O
                         net (fo=9, routed)           0.878     1.793    design_1_i/vga_0/U0/bg_red[3]_i_6_n_0
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.326     2.119 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.732     2.851    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y92         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.510     3.809    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y92         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/C
                         clock pessimism              0.489     4.298    
                         clock uncertainty           -0.076     4.222    
    SLICE_X63Y92         FDRE (Setup_fdre_C_CE)      -0.205     4.017    design_1_i/vga_0/U0/bg_green_reg[1]
  -------------------------------------------------------------------
                         required time                          4.017    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.608ns (30.645%)  route 3.639ns (69.355%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 3.810 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.622    -2.399    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=27, routed)          0.896    -1.048    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.124    -0.924 r  design_1_i/vga_0/U0/bg_red[3]_i_69/O
                         net (fo=1, routed)           0.000    -0.924    design_1_i/vga_0/U0/bg_red[3]_i_69_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.374 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_16/CO[3]
                         net (fo=6, routed)           1.137     0.764    design_1_i/vga_0/U0/ltOp
    SLICE_X61Y90         LUT4 (Prop_lut4_I2_O)        0.152     0.916 r  design_1_i/vga_0/U0/bg_red[3]_i_6/O
                         net (fo=9, routed)           0.878     1.793    design_1_i/vga_0/U0/bg_red[3]_i_6_n_0
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.326     2.119 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.729     2.848    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y93         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.511     3.810    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y93         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[1]/C
                         clock pessimism              0.489     4.299    
                         clock uncertainty           -0.076     4.223    
    SLICE_X63Y93         FDRE (Setup_fdre_C_CE)      -0.205     4.018    design_1_i/vga_0/U0/bg_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.608ns (30.645%)  route 3.639ns (69.355%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 3.810 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.622    -2.399    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=27, routed)          0.896    -1.048    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.124    -0.924 r  design_1_i/vga_0/U0/bg_red[3]_i_69/O
                         net (fo=1, routed)           0.000    -0.924    design_1_i/vga_0/U0/bg_red[3]_i_69_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.374 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_16/CO[3]
                         net (fo=6, routed)           1.137     0.764    design_1_i/vga_0/U0/ltOp
    SLICE_X61Y90         LUT4 (Prop_lut4_I2_O)        0.152     0.916 r  design_1_i/vga_0/U0/bg_red[3]_i_6/O
                         net (fo=9, routed)           0.878     1.793    design_1_i/vga_0/U0/bg_red[3]_i_6_n_0
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.326     2.119 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.729     2.848    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y93         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.511     3.810    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y93         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[2]/C
                         clock pessimism              0.489     4.299    
                         clock uncertainty           -0.076     4.223    
    SLICE_X63Y93         FDRE (Setup_fdre_C_CE)      -0.205     4.018    design_1_i/vga_0/U0/bg_red_reg[2]
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.608ns (30.645%)  route 3.639ns (69.355%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 3.810 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.622    -2.399    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=27, routed)          0.896    -1.048    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.124    -0.924 r  design_1_i/vga_0/U0/bg_red[3]_i_69/O
                         net (fo=1, routed)           0.000    -0.924    design_1_i/vga_0/U0/bg_red[3]_i_69_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.374 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_16/CO[3]
                         net (fo=6, routed)           1.137     0.764    design_1_i/vga_0/U0/ltOp
    SLICE_X61Y90         LUT4 (Prop_lut4_I2_O)        0.152     0.916 r  design_1_i/vga_0/U0/bg_red[3]_i_6/O
                         net (fo=9, routed)           0.878     1.793    design_1_i/vga_0/U0/bg_red[3]_i_6_n_0
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.326     2.119 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.729     2.848    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y93         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.511     3.810    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y93         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[3]/C
                         clock pessimism              0.489     4.299    
                         clock uncertainty           -0.076     4.223    
    SLICE_X63Y93         FDRE (Setup_fdre_C_CE)      -0.205     4.018    design_1_i/vga_0/U0/bg_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.848    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.608ns (31.484%)  route 3.499ns (68.516%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 3.810 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.622    -2.399    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=27, routed)          0.896    -1.048    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.124    -0.924 r  design_1_i/vga_0/U0/bg_red[3]_i_69/O
                         net (fo=1, routed)           0.000    -0.924    design_1_i/vga_0/U0/bg_red[3]_i_69_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.374 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_16/CO[3]
                         net (fo=6, routed)           1.137     0.764    design_1_i/vga_0/U0/ltOp
    SLICE_X61Y90         LUT4 (Prop_lut4_I2_O)        0.152     0.916 r  design_1_i/vga_0/U0/bg_red[3]_i_6/O
                         net (fo=9, routed)           0.878     1.793    design_1_i/vga_0/U0/bg_red[3]_i_6_n_0
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.326     2.119 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.589     2.708    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.511     3.810    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[0]/C
                         clock pessimism              0.489     4.299    
                         clock uncertainty           -0.076     4.223    
    SLICE_X63Y94         FDRE (Setup_fdre_C_CE)      -0.205     4.018    design_1_i/vga_0/U0/bg_green_reg[0]
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.608ns (31.484%)  route 3.499ns (68.516%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 3.810 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.622    -2.399    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=27, routed)          0.896    -1.048    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.124    -0.924 r  design_1_i/vga_0/U0/bg_red[3]_i_69/O
                         net (fo=1, routed)           0.000    -0.924    design_1_i/vga_0/U0/bg_red[3]_i_69_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.374 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_16/CO[3]
                         net (fo=6, routed)           1.137     0.764    design_1_i/vga_0/U0/ltOp
    SLICE_X61Y90         LUT4 (Prop_lut4_I2_O)        0.152     0.916 r  design_1_i/vga_0/U0/bg_red[3]_i_6/O
                         net (fo=9, routed)           0.878     1.793    design_1_i/vga_0/U0/bg_red[3]_i_6_n_0
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.326     2.119 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.589     2.708    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.511     3.810    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[3]/C
                         clock pessimism              0.489     4.299    
                         clock uncertainty           -0.076     4.223    
    SLICE_X63Y94         FDRE (Setup_fdre_C_CE)      -0.205     4.018    design_1_i/vga_0/U0/bg_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_red_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.608ns (31.484%)  route 3.499ns (68.516%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.920ns = ( 3.810 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.622    -2.399    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=27, routed)          0.896    -1.048    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.124    -0.924 r  design_1_i/vga_0/U0/bg_red[3]_i_69/O
                         net (fo=1, routed)           0.000    -0.924    design_1_i/vga_0/U0/bg_red[3]_i_69_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.374 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_16/CO[3]
                         net (fo=6, routed)           1.137     0.764    design_1_i/vga_0/U0/ltOp
    SLICE_X61Y90         LUT4 (Prop_lut4_I2_O)        0.152     0.916 r  design_1_i/vga_0/U0/bg_red[3]_i_6/O
                         net (fo=9, routed)           0.878     1.793    design_1_i/vga_0/U0/bg_red[3]_i_6_n_0
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.326     2.119 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.589     2.708    design_1_i/vga_0/U0/bg_red0
    SLICE_X63Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.511     3.810    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_red_reg[0]/C
                         clock pessimism              0.489     4.299    
                         clock uncertainty           -0.076     4.223    
    SLICE_X63Y94         FDRE (Setup_fdre_C_CE)      -0.205     4.018    design_1_i/vga_0/U0/bg_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.018    
                         arrival time                          -2.708    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.090ns  (logic 1.608ns (31.591%)  route 3.482ns (68.409%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 3.807 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.622    -2.399    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=27, routed)          0.896    -1.048    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.124    -0.924 r  design_1_i/vga_0/U0/bg_red[3]_i_69/O
                         net (fo=1, routed)           0.000    -0.924    design_1_i/vga_0/U0/bg_red[3]_i_69_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.374 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_16/CO[3]
                         net (fo=6, routed)           1.137     0.764    design_1_i/vga_0/U0/ltOp
    SLICE_X61Y90         LUT4 (Prop_lut4_I2_O)        0.152     0.916 r  design_1_i/vga_0/U0/bg_red[3]_i_6/O
                         net (fo=9, routed)           0.878     1.793    design_1_i/vga_0/U0/bg_red[3]_i_6_n_0
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.326     2.119 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.571     2.691    design_1_i/vga_0/U0/bg_red0
    SLICE_X61Y92         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.508     3.807    design_1_i/vga_0/U0/pix_clk
    SLICE_X61Y92         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[1]/C
                         clock pessimism              0.489     4.296    
                         clock uncertainty           -0.076     4.220    
    SLICE_X61Y92         FDRE (Setup_fdre_C_CE)      -0.205     4.015    design_1_i/vga_0/U0/bg_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          4.015    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 design_1_i/vga_0/U0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_blue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_vga_design_1_clk_wiz_0_0 rise@6.731ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 1.608ns (32.752%)  route 3.302ns (67.248%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 3.808 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.622    -2.399    design_1_i/vga_0/U0/pix_clk
    SLICE_X55Y88         FDRE                                         r  design_1_i/vga_0/U0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  design_1_i/vga_0/U0/h_cnt_reg[6]/Q
                         net (fo=27, routed)          0.896    -1.048    design_1_i/vga_0/U0/h_cnt_reg[6]
    SLICE_X59Y89         LUT2 (Prop_lut2_I0_O)        0.124    -0.924 r  design_1_i/vga_0/U0/bg_red[3]_i_69/O
                         net (fo=1, routed)           0.000    -0.924    design_1_i/vga_0/U0/bg_red[3]_i_69_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.374 r  design_1_i/vga_0/U0/bg_red_reg[3]_i_16/CO[3]
                         net (fo=6, routed)           1.137     0.764    design_1_i/vga_0/U0/ltOp
    SLICE_X61Y90         LUT4 (Prop_lut4_I2_O)        0.152     0.916 r  design_1_i/vga_0/U0/bg_red[3]_i_6/O
                         net (fo=9, routed)           0.878     1.793    design_1_i/vga_0/U0/bg_red[3]_i_6_n_0
    SLICE_X61Y94         LUT4 (Prop_lut4_I2_O)        0.326     2.119 r  design_1_i/vga_0/U0/bg_red[3]_i_2/O
                         net (fo=12, routed)          0.391     2.510    design_1_i/vga_0/U0/bg_red0
    SLICE_X61Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      6.731     6.731 r  
    E3                   IBUF                         0.000     6.731 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           1.162     7.893    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     0.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     2.208    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.299 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         1.509     3.808    design_1_i/vga_0/U0/pix_clk
    SLICE_X61Y94         FDRE                                         r  design_1_i/vga_0/U0/bg_blue_reg[0]/C
                         clock pessimism              0.489     4.297    
                         clock uncertainty           -0.076     4.221    
    SLICE_X61Y94         FDRE (Setup_fdre_C_CE)      -0.205     4.016    design_1_i/vga_0/U0/bg_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          4.016    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                  1.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_red_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/vga_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.569    -0.845    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y97         FDRE                                         r  design_1_i/vga_0/U0/bg_red_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  design_1_i/vga_0/U0/bg_red_d_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.594    design_1_i/vga_0/U0/bg_red_d[2]
    SLICE_X63Y97         FDRE                                         r  design_1_i/vga_0/U0/vga_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.840    -1.271    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y97         FDRE                                         r  design_1_i/vga_0/U0/vga_red_reg[2]/C
                         clock pessimism              0.426    -0.845    
    SLICE_X63Y97         FDRE (Hold_fdre_C_D)         0.072    -0.773    design_1_i/vga_0/U0/vga_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_red_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/vga_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.568    -0.846    design_1_i/vga_0/U0/pix_clk
    SLICE_X68Y93         FDRE                                         r  design_1_i/vga_0/U0/bg_red_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  design_1_i/vga_0/U0/bg_red_d_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.591    design_1_i/vga_0/U0/bg_red_d[1]
    SLICE_X68Y93         FDRE                                         r  design_1_i/vga_0/U0/vga_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.840    -1.271    design_1_i/vga_0/U0/pix_clk
    SLICE_X68Y93         FDRE                                         r  design_1_i/vga_0/U0/vga_red_reg[1]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X68Y93         FDRE (Hold_fdre_C_D)         0.070    -0.776    design_1_i/vga_0/U0/vga_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/v_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/vga_V_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.849    design_1_i/vga_0/U0/pix_clk
    SLICE_X54Y98         FDRE                                         r  design_1_i/vga_0/U0/v_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  design_1_i/vga_0/U0/v_sync_d_reg/Q
                         net (fo=1, routed)           0.107    -0.578    design_1_i/vga_0/U0/v_sync_d
    SLICE_X52Y98         FDRE                                         r  design_1_i/vga_0/U0/vga_V_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.835    -1.276    design_1_i/vga_0/U0/pix_clk
    SLICE_X52Y98         FDRE                                         r  design_1_i/vga_0/U0/vga_V_sync_reg/C
                         clock pessimism              0.443    -0.833    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.070    -0.763    design_1_i/vga_0/U0/vga_V_sync_reg
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.563    -0.851    design_1_i/vga_0/U0/pix_clk
    SLICE_X57Y89         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  design_1_i/vga_0/U0/val_tmp_reg[3]/Q
                         net (fo=3, routed)           0.092    -0.618    design_1_i/vga_0/U0/val_tmp_reg[3]
    SLICE_X56Y89         LUT4 (Prop_lut4_I0_O)        0.045    -0.573 r  design_1_i/vga_0/U0/i__carry_i_5__3/O
                         net (fo=1, routed)           0.000    -0.573    design_1_i/vga_0/U0/i__carry_i_5__3_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.509 r  design_1_i/vga_0/U0/_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.000    -0.509    design_1_i/vga_0/U0/fr_address[3]
    SLICE_X56Y89         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -1.278    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y89         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[3]/C
                         clock pessimism              0.440    -0.838    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.134    -0.704    design_1_i/vga_0/U0/fr_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.850    design_1_i/vga_0/U0/pix_clk
    SLICE_X57Y91         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/vga_0/U0/val_tmp_reg[11]/Q
                         net (fo=3, routed)           0.092    -0.617    design_1_i/vga_0/U0/val_tmp_reg[11]
    SLICE_X56Y91         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/vga_0/U0/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000    -0.572    design_1_i/vga_0/U0/i__carry__1_i_5_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.508 r  design_1_i/vga_0/U0/_inferred__4/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.508    design_1_i/vga_0/U0/fr_address[11]
    SLICE_X56Y91         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.834    -1.277    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y91         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[11]/C
                         clock pessimism              0.440    -0.837    
    SLICE_X56Y91         FDRE (Hold_fdre_C_D)         0.134    -0.703    design_1_i/vga_0/U0/fr_address_reg[11]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.850    design_1_i/vga_0/U0/pix_clk
    SLICE_X57Y92         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/vga_0/U0/val_tmp_reg[15]/Q
                         net (fo=3, routed)           0.092    -0.617    design_1_i/vga_0/U0/val_tmp_reg[15]
    SLICE_X56Y92         LUT4 (Prop_lut4_I0_O)        0.045    -0.572 r  design_1_i/vga_0/U0/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    -0.572    design_1_i/vga_0/U0/i__carry__2_i_5_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.508 r  design_1_i/vga_0/U0/_inferred__4/i__carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.508    design_1_i/vga_0/U0/fr_address[15]
    SLICE_X56Y92         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.834    -1.277    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y92         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[15]/C
                         clock pessimism              0.440    -0.837    
    SLICE_X56Y92         FDRE (Hold_fdre_C_D)         0.134    -0.703    design_1_i/vga_0/U0/fr_address_reg[15]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/bg_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/bg_green_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.699%)  route 0.161ns (53.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.567    -0.847    design_1_i/vga_0/U0/pix_clk
    SLICE_X63Y92         FDRE                                         r  design_1_i/vga_0/U0/bg_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  design_1_i/vga_0/U0/bg_green_reg[1]/Q
                         net (fo=1, routed)           0.161    -0.545    design_1_i/vga_0/U0/bg_green_reg_n_0_[1]
    SLICE_X66Y92         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.839    -1.272    design_1_i/vga_0/U0/pix_clk
    SLICE_X66Y92         FDRE                                         r  design_1_i/vga_0/U0/bg_green_d_reg[1]/C
                         clock pessimism              0.463    -0.809    
    SLICE_X66Y92         FDRE (Hold_fdre_C_D)         0.059    -0.750    design_1_i/vga_0/U0/bg_green_d_reg[1]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.250ns (71.001%)  route 0.102ns (28.999%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.564    -0.850    design_1_i/vga_0/U0/pix_clk
    SLICE_X57Y90         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  design_1_i/vga_0/U0/val_tmp_reg[7]/Q
                         net (fo=4, routed)           0.102    -0.607    design_1_i/vga_0/U0/val_tmp_reg[7]
    SLICE_X56Y90         LUT4 (Prop_lut4_I0_O)        0.045    -0.562 r  design_1_i/vga_0/U0/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.562    design_1_i/vga_0/U0/i__carry__0_i_5_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.498 r  design_1_i/vga_0/U0/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.498    design_1_i/vga_0/U0/fr_address[7]
    SLICE_X56Y90         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.834    -1.277    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y90         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[7]/C
                         clock pessimism              0.440    -0.837    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.134    -0.703    design_1_i/vga_0/U0/fr_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.256ns (72.274%)  route 0.098ns (27.726%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.563    -0.851    design_1_i/vga_0/U0/pix_clk
    SLICE_X57Y89         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  design_1_i/vga_0/U0/val_tmp_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.612    design_1_i/vga_0/U0/val_tmp_reg[0]
    SLICE_X56Y89         LUT2 (Prop_lut2_I0_O)        0.045    -0.567 r  design_1_i/vga_0/U0/i__carry_i_8/O
                         net (fo=1, routed)           0.000    -0.567    design_1_i/vga_0/U0/i__carry_i_8_n_0
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.497 r  design_1_i/vga_0/U0/_inferred__4/i__carry/O[0]
                         net (fo=1, routed)           0.000    -0.497    design_1_i/vga_0/U0/fr_address[0]
    SLICE_X56Y89         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.833    -1.278    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y89         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[0]/C
                         clock pessimism              0.440    -0.838    
    SLICE_X56Y89         FDRE (Hold_fdre_C_D)         0.134    -0.704    design_1_i/vga_0/U0/fr_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/vga_0/U0/val_tmp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            design_1_i/vga_0/U0/fr_address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.565    -0.849    design_1_i/vga_0/U0/pix_clk
    SLICE_X57Y93         FDRE                                         r  design_1_i/vga_0/U0/val_tmp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  design_1_i/vga_0/U0/val_tmp_reg[16]/Q
                         net (fo=3, routed)           0.099    -0.609    design_1_i/vga_0/U0/val_tmp_reg[16]
    SLICE_X56Y93         LUT4 (Prop_lut4_I0_O)        0.045    -0.564 r  design_1_i/vga_0/U0/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    -0.564    design_1_i/vga_0/U0/i__carry__3_i_5_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.494 r  design_1_i/vga_0/U0/_inferred__4/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    -0.494    design_1_i/vga_0/U0/fr_address[16]
    SLICE_X56Y93         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_in1_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=124, routed)         0.835    -1.276    design_1_i/vga_0/U0/pix_clk
    SLICE_X56Y93         FDRE                                         r  design_1_i/vga_0/U0/fr_address_reg[16]/C
                         clock pessimism              0.440    -0.836    
    SLICE_X56Y93         FDRE (Hold_fdre_C_D)         0.134    -0.702    design_1_i/vga_0/U0/fr_address_reg[16]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.731       4.576      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.731       5.482      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X55Y87     design_1_i/vga_0/U0/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X55Y89     design_1_i/vga_0/U0/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X55Y89     design_1_i/vga_0/U0/h_cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X55Y87     design_1_i/vga_0/U0/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X55Y87     design_1_i/vga_0/U0/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X55Y87     design_1_i/vga_0/U0/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X55Y88     design_1_i/vga_0/U0/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.731       5.731      SLICE_X55Y88     design_1_i/vga_0/U0/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.731       206.629    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y87     design_1_i/vga_0/U0/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y87     design_1_i/vga_0/U0/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y87     design_1_i/vga_0/U0/h_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X55Y87     design_1_i/vga_0/U0/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y89     design_1_i/vga_0/U0/val_tmp_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y89     design_1_i/vga_0/U0/val_tmp_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y89     design_1_i/vga_0/U0/val_tmp_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y89     design_1_i/vga_0/U0/val_tmp_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X52Y91     design_1_i/vga_0/U0/val_zoom_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X52Y91     design_1_i/vga_0/U0/val_zoom_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y95     design_1_i/vga_0/U0/v_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y97     design_1_i/vga_0/U0/v_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y97     design_1_i/vga_0/U0/v_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y95     design_1_i/vga_0/U0/v_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y95     design_1_i/vga_0/U0/v_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y95     design_1_i/vga_0/U0/v_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y96     design_1_i/vga_0/U0/v_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y96     design_1_i/vga_0/U0/v_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y96     design_1_i/vga_0/U0/v_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X57Y96     design_1_i/vga_0/U0/v_cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



