library IEEE; 
use IEEE.STD_LOGIC_1164.ALL; 	

entity sumador_FFD is 
	port ( in_a : in STD_LOGIC ; 
			 in_b : in STD_LOGIC ; 
			 in_cin : in STD_LOGIC ; 
			 clk  : in STD_LOGIC ; 
			 o_f 	: out STD_LOGIC ; 
			 o_cout : out STD_LOGIC
			); 
end sumador_FFD; 

architecture Behavioral of sumador_FFD is 

component FF_D 
		port (D,CLOCK : in std_logic; 
				Q 		  : out std_logic
				); 
		end component; 
		
		signal a,b,cin,cout,f : std_logic; 
begin 

f <= a xor b xor cin; 
cout <= (a and b) or (cin and (a xor b) ) ; 

D1 : FF_D port map (in_a, clk, a) ; 
D2 : FF_D port map (in_b, clk, b) ; 
D3 : FF_D port map (in_cin, clk, cin) ; 
D4 : FF_D port map (cout, clk, o_cout);
D5 : FF_D port map (f, clk, o_f);

end Behavioral; 