\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Computer Architecture}{3}{chapter.1}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Threshold Warning System Design}{3}{section.1.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {a}Analogue System}{3}{subsubsection.1.1.0.1}\protected@file@percent }
\newlabel{a}{{1.1.0.a}{3}{Analogue System}{subsubsection.1.1.0.1}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {1.1}{\ignorespaces Adder circuit}}{4}{figure.1.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.2}{\ignorespaces Log amplifier}}{4}{figure.1.2}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.3}{\ignorespaces Antilog amplifier}}{4}{figure.1.3}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.4}{\ignorespaces Inverting summing amplifier}}{5}{figure.1.4}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.5}{\ignorespaces Inverting amplifier}}{5}{figure.1.5}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.6}{\ignorespaces Full circuit}}{5}{figure.1.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {b}Digital System}{5}{subsubsection.1.1.0.2}\protected@file@percent }
\newlabel{b}{{1.1.0.b}{5}{Digital System}{subsubsection.1.1.0.2}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Calculating the factorial of an integer input}{6}{section.1.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {a}Accumulator Architecture}{6}{subsubsection.1.2.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {b}Stack Architecture}{7}{subsubsection.1.2.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {c}Register Architecture}{8}{subsubsection.1.2.0.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.3}Pipeline Performance Analysis}{8}{section.1.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {a}Intel Pentium Mobile vs. Intel Xeon}{9}{subsubsection.1.3.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {b}Branch Instructions and ALU Operations Ratio}{9}{subsubsection.1.3.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.4}Pipeline Data Hazards}{10}{section.1.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {a}No Feed-forward Paths}{10}{subsubsection.1.4.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {b}Feed-forward Path}{11}{subsubsection.1.4.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.5}Pipeline Instruction Decode Stage Algorithm}{11}{section.1.5}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.6}Branch Delay Slot \& Taken Branch Penalty}{13}{section.1.6}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.7}CPU Cache Hierarchy}{13}{section.1.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {a}Cacheline Size}{13}{subsubsection.1.7.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {b}Addressing: Virtual or Physical Addressing}{14}{subsubsection.1.7.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {c}Indexing: Direct-mapped, N-way Set-associative, Fully-associative}{14}{subsubsection.1.7.0.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {d}Inclusivity: Inclusive, Exclusive, Non-inclusive-non-exclusive}{15}{subsubsection.1.7.0.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {e}Unification: Unified Cache, Instruction \& Data Caches (Split cache), Separate TLB}{15}{subsubsection.1.7.0.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {f}Sharing: Shared, Private Caches}{16}{subsubsection.1.7.0.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {g}Write Policy: Write-back, Write-through}{16}{subsubsection.1.7.0.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {h}Write misses: Write-allocate, Write-around}{16}{subsubsection.1.7.0.8}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.8}Buffers \& Caches}{17}{section.1.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {a}Adding a victim buffer to a direct-mapped cache}{17}{subsubsection.1.8.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {b}Adding a write buffer to a write-back cache}{17}{subsubsection.1.8.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {c}Adding a Write-merge/Write-Combine/Write-Collapse/Write-Coalesce support within the write buffer}{17}{subsubsection.1.8.0.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.9}Reducing cache misses}{17}{section.1.9}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.10}Flynn's taxonomy}{18}{section.1.10}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {a}Super-scalar architecture}{18}{subsubsection.1.10.0.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {b}Vector architectures}{18}{subsubsection.1.10.0.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {c}SIMD architecture extensions}{18}{subsubsection.1.10.0.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{\numberline {d}GPUs}{18}{subsubsection.1.10.0.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {1.10.1}VLIW and EPIC}{18}{subsection.1.10.1}\protected@file@percent }
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Compiler Construction}{20}{chapter.2}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Questions}{20}{section.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Compiler Exercise}{23}{section.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.1}Production rules for floating point numbers}{23}{subsection.2.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.2}Production rules for expressions}{23}{subsection.2.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.3}$T$, $N$, $S$}{24}{subsection.2.2.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.4}Lexer \& Parser}{24}{subsection.2.2.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.5}Testing}{24}{subsection.2.2.5}\protected@file@percent }
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Computer Networking}{25}{chapter.3}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\gdef \@abspage@last{26}
