<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>zynq_dna_usr_data</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_APB_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_APB_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_APB_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_APB_CLK.ASSOCIATED_BUSIF"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_APB</spirit:name>
      <spirit:displayName>APB</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_pslverr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_paddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_pready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_penable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_pwrite</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_prdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_pwdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>APB_psel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zynq_dna_usr_data_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6d459f14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zynq_dna_usr_data_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6d459f14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f34334ca</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a630f0e3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>APB_paddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_psel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_penable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_pwrite</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_pwdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_pready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_prdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_pslverr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>APB_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_APB_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C Apb Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_APB_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/zynq_dna_usr_data_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_6d459f14</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/zynq_dna_usr_data_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/zynq_dna_usr_data_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f34334ca</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Reading device DNA and UsrAccess (time tag)</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zynq_dna_usr_data_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_APB_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C Apb Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_APB_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Zynq DNA and UsrAccess</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-06-01T10:42:04Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f68126c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f88f48c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ba39aa_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2bb12b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3530e355_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9381444_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39819921_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a690f24_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8a886f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63dd0f93_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6390252f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565d28a2_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562ea008_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f083b5b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3028ce90_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9ca06e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562be6e2_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df15bf2_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c1b628_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48226c0e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6352ee_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21deadc6_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d13924e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd88abf_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c271acb_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a55fda4_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a768679_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687a7fe7_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85671dd_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5715daf0_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1136c6e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e879712_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4746b6e2_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b681a99_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11038774_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be5796a_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9e9d74_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e21fa3_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e2b77_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262d8da0_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b470d22_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46585ffa_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0d9f2d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ec8e54_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c543e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5458c529_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f444c01_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7311b965_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2859e209_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fde8b0_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c14102_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af5bcf6_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6a7db6_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f95140f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18555b6b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108223c8_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1263e675_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64fd9cdd_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1721790d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b75fe6_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cd4f2d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1299060b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@116c1ee3_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a02062a_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732a7edf_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68358e72_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141c6953_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b061775_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4046c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b660088_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44426233_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed8ab8f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5864e90e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3401bf6d_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbf8187_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56217f3f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f31fdf_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520f00d5_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28718df9_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aef3020_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c62ab5f_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67322d0c_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34dda30a_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3145297e_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20816d50_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6ae5cf_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b04f19b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d87d752_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479713a4_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592c5cbb_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256dfbdd_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58afad78_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138c8b6b_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144e5d71_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c46ed9_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53664bdd_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eae551a_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1344fc_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5355fce0_ARCHIVE_LOCATION">/home/zhang/Projects/ThinpadNG_Zynq7/ip_repo/zynq_dna_usr_data</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4c05e078"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d7709962"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9eefe9b6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="0fe425c0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="5bee58a5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
