Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sat Sep  9 10:14:00 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Receptor_timing_summary_routed.rpt -pb Receptor_timing_summary_routed.pb -rpx Receptor_timing_summary_routed.rpx -warn_on_violation
| Design       : Receptor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   10          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u0/unseg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/s_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/s_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/s_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/s_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.621        0.000                      0                   48        0.139        0.000                      0                   48        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.621        0.000                      0                   48        0.139        0.000                      0                   48        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.828ns (24.553%)  route 2.544ns (75.447%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    u1/CLK
    SLICE_X4Y18          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  u1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.223     6.824    u1/state_reg[0]
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.948 r  u1/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.837     7.786    u1/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  u1/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=2, routed)           0.484     8.394    u1/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.124     8.518 r  u1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.518    u1/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    u1/CLK
    SLICE_X4Y18          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.029    15.139    u1/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.673ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.822ns (24.418%)  route 2.544ns (75.582%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.624     5.145    u1/CLK
    SLICE_X4Y18          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  u1/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=13, routed)          1.223     6.824    u1/state_reg[0]
    SLICE_X2Y19          LUT4 (Prop_lut4_I0_O)        0.124     6.948 r  u1/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.837     7.786    u1/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  u1/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=2, routed)           0.484     8.394    u1/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.118     8.512 r  u1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.512    u1/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    u1/CLK
    SLICE_X4Y18          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y18          FDCE (Setup_fdce_C_D)        0.075    15.185    u1/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  6.673    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.704ns (23.568%)  route 2.283ns (76.432%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  u1/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.858     6.462    u1/s_reg_reg_n_0_[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I2_O)        0.124     6.586 r  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           1.046     7.632    u1/code_out_reg_i_2_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     7.756 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     8.135    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.908    u1/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.704ns (23.568%)  route 2.283ns (76.432%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  u1/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.858     6.462    u1/s_reg_reg_n_0_[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I2_O)        0.124     6.586 r  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           1.046     7.632    u1/code_out_reg_i_2_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     7.756 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     8.135    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.908    u1/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.704ns (23.568%)  route 2.283ns (76.432%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  u1/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.858     6.462    u1/s_reg_reg_n_0_[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I2_O)        0.124     6.586 r  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           1.046     7.632    u1/code_out_reg_i_2_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     7.756 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     8.135    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.908    u1/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.704ns (23.568%)  route 2.283ns (76.432%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  u1/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.858     6.462    u1/s_reg_reg_n_0_[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I2_O)        0.124     6.586 r  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           1.046     7.632    u1/code_out_reg_i_2_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     7.756 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     8.135    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[3]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.908    u1/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.704ns (24.605%)  route 2.157ns (75.395%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u1/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.858     6.462    u1/s_reg_reg_n_0_[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I2_O)        0.124     6.586 f  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.651     7.237    u1/code_out_reg_i_2_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  u1/s_q[7]_i_1/O
                         net (fo=15, routed)          0.648     8.009    u2/E[0]
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[1]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    u2/s_q_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.704ns (24.605%)  route 2.157ns (75.395%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u1/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.858     6.462    u1/s_reg_reg_n_0_[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I2_O)        0.124     6.586 f  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.651     7.237    u1/code_out_reg_i_2_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  u1/s_q[7]_i_1/O
                         net (fo=15, routed)          0.648     8.009    u2/E[0]
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    u2/s_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.704ns (24.605%)  route 2.157ns (75.395%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u1/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.858     6.462    u1/s_reg_reg_n_0_[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I2_O)        0.124     6.586 f  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.651     7.237    u1/code_out_reg_i_2_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  u1/s_q[7]_i_1/O
                         net (fo=15, routed)          0.648     8.009    u2/E[0]
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    u2/s_q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[5]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.704ns (24.592%)  route 2.159ns (75.408%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u1/s_reg_reg[2]/Q
                         net (fo=3, routed)           0.858     6.462    u1/s_reg_reg_n_0_[2]
    SLICE_X3Y18          LUT3 (Prop_lut3_I2_O)        0.124     6.586 f  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.651     7.237    u1/code_out_reg_i_2_n_0
    SLICE_X2Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.361 r  u1/s_q[7]_i_1/O
                         net (fo=15, routed)          0.650     8.011    u2/E[0]
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.513    14.854    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]_lopt_replica/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.888    u2/s_q_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  6.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u0/CLK
    SLICE_X3Y17          FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u0/cuenta_reg[0]/Q
                         net (fo=7, routed)           0.087     1.700    u0/cuenta[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.745 r  u0/cuenta[5]_i_1/O
                         net (fo=1, routed)           0.000     1.745    u0/cuenta_0[5]
    SLICE_X2Y17          FDCE                                         r  u0/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u0/CLK
    SLICE_X2Y17          FDCE                                         r  u0/cuenta_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.606    u0/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u0/CLK
    SLICE_X3Y17          FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u0/cuenta_reg[0]/Q
                         net (fo=7, routed)           0.089     1.702    u0/cuenta[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.747 r  u0/cuenta[4]_i_1/O
                         net (fo=1, routed)           0.000     1.747    u0/cuenta_0[4]
    SLICE_X2Y17          FDCE                                         r  u0/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u0/CLK
    SLICE_X2Y17          FDCE                                         r  u0/cuenta_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     1.605    u0/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/unseg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u0/CLK
    SLICE_X3Y17          FDCE                                         r  u0/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u0/cuenta_reg[2]/Q
                         net (fo=7, routed)           0.109     1.723    u0/cuenta[2]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  u0/unseg/O
                         net (fo=1, routed)           0.000     1.768    u0/unseg_n_0
    SLICE_X2Y17          FDCE                                         r  u0/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u0/CLK
    SLICE_X2Y17          FDCE                                         r  u0/unseg_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.606    u0/unseg_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u2/s_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u2/CLK
    SLICE_X1Y17          FDCE                                         r  u2/s_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/s_q_reg[3]/Q
                         net (fo=2, routed)           0.110     1.723    u2/Q[3]
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.066     1.551    u2/s_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u2/s_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u2/s_q_reg[2]/Q
                         net (fo=2, routed)           0.123     1.735    u2/Q[2]
    SLICE_X1Y17          FDCE                                         r  u2/s_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u2/CLK
    SLICE_X1Y17          FDCE                                         r  u2/s_q_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.066     1.552    u2/s_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u2/s_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/s_q_reg[5]/Q
                         net (fo=2, routed)           0.115     1.728    u2/Q[5]
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.066     1.538    u2/s_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u2/s_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[7]/Q
                         net (fo=2, routed)           0.125     1.740    u2/Q[7]
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.070     1.544    u2/s_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.684%)  route 0.104ns (33.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u0/CLK
    SLICE_X2Y17          FDCE                                         r  u0/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  u0/cuenta_reg[5]/Q
                         net (fo=6, routed)           0.104     1.741    u0/cuenta[5]
    SLICE_X3Y17          LUT6 (Prop_lut6_I4_O)        0.045     1.786 r  u0/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    u0/cuenta[0]_i_1_n_0
    SLICE_X3Y17          FDCE                                         r  u0/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u0/CLK
    SLICE_X3Y17          FDCE                                         r  u0/cuenta_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.092     1.577    u0/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u2/s_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u2/CLK
    SLICE_X1Y17          FDCE                                         r  u2/s_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/s_q_reg[3]/Q
                         net (fo=2, routed)           0.170     1.783    u2/Q[3]
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]_lopt_replica/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.070     1.555    u2/s_q_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u1/s_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.128     1.599 r  u1/s_reg_reg[1]/Q
                         net (fo=4, routed)           0.098     1.697    u1/s_reg_reg_n_0_[1]
    SLICE_X3Y18          LUT6 (Prop_lut6_I2_O)        0.099     1.796 r  u1/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.796    u1/s_reg[2]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.092     1.563    u1/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    u0/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    u0/cuenta_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    u0/cuenta_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    u0/cuenta_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    u0/cuenta_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    u0/cuenta_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    u0/unseg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    u1/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    u1/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    u0/cuenta_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    u0/cuenta_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    u0/cuenta_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    u0/cuenta_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/code_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 1.450ns (24.231%)  route 4.535ns (75.769%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.535     5.985    u1/LineRD_in_IBUF
    SLICE_X2Y18          LDCE                                         r  u1/code_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/code_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 0.218ns (9.580%)  route 2.061ns (90.420%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           2.061     2.279    u1/LineRD_in_IBUF
    SLICE_X2Y18          LDCE                                         r  u1/code_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/s_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 3.986ns (62.572%)  route 2.384ns (37.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u2/s_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.384     7.988    lopt
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.518 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.518    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 3.957ns (64.017%)  route 2.224ns (35.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.152    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  u2/s_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.224     7.832    lopt_6
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.333 r  DatoOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.333    DatoOut[7]
    V14                                                               r  DatoOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 3.962ns (64.991%)  route 2.134ns (35.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.152    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  u2/s_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.134     7.743    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.249 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.249    DatoOut[6]
    U14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 3.970ns (65.314%)  route 2.109ns (34.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.152    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  u2/s_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.109     7.717    lopt_4
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.231 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.231    DatoOut[5]
    U15                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.961ns (65.535%)  route 2.083ns (34.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.629     5.150    u2/CLK
    SLICE_X1Y17          FDCE                                         r  u2/s_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  u2/s_q_reg[0]/Q
                         net (fo=1, routed)           2.083     7.689    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.194 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.194    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.769ns  (logic 3.957ns (68.585%)  route 1.812ns (31.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u2/s_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.812     7.417    lopt_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.918 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.918    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.664ns  (logic 3.965ns (69.999%)  route 1.699ns (30.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.629     5.150    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  u2/s_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.699     7.305    lopt_3
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.814 r  DatoOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.814    DatoOut[4]
    W18                                                               r  DatoOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.641ns  (logic 3.965ns (70.294%)  route 1.676ns (29.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.629     5.150    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  u2/s_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.676     7.282    lopt_2
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.791 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.791    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/s_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.351ns (79.585%)  route 0.347ns (20.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/s_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.960    lopt_2
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.170 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.170    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.351ns (79.553%)  route 0.347ns (20.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/s_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.960    lopt_3
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.170 r  DatoOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.170    DatoOut[4]
    W18                                                               r  DatoOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.343ns (77.342%)  route 0.393ns (22.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u2/s_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.393     2.006    lopt_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.208 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.208    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.347ns (72.381%)  route 0.514ns (27.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u2/CLK
    SLICE_X1Y17          FDCE                                         r  u2/s_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/s_q_reg[0]/Q
                         net (fo=1, routed)           0.514     2.127    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.333 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.333    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.357ns (72.889%)  route 0.505ns (27.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.505     2.120    lopt_4
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.335 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.335    DatoOut[5]
    U15                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.348ns (71.618%)  route 0.534ns (28.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.534     2.149    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.357 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.357    DatoOut[6]
    U14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.343ns (70.056%)  route 0.574ns (29.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.574     2.189    lopt_6
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.391 r  DatoOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.391    DatoOut[7]
    V14                                                               r  DatoOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.372ns (69.108%)  route 0.613ns (30.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u2/s_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.613     2.225    lopt
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.456 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.456    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 1.698ns (24.794%)  route 5.151ns (75.206%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.667     6.117    u1/LineRD_in_IBUF
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  u1/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=2, routed)           0.484     6.725    u1/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.849 r  u1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.849    u1/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507     4.848    u1/CLK
    SLICE_X4Y18          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.692ns (24.728%)  route 5.151ns (75.272%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.667     6.117    u1/LineRD_in_IBUF
    SLICE_X4Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.241 r  u1/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=2, routed)           0.484     6.725    u1/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I2_O)        0.118     6.843 r  u1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.843    u1/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X4Y18          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507     4.848    u1/CLK
    SLICE_X4Y18          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.674ns  (logic 1.574ns (23.586%)  route 5.100ns (76.414%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.762     6.212    u1/LineRD_in_IBUF
    SLICE_X4Y18          LUT5 (Prop_lut5_I0_O)        0.124     6.336 r  u1/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.338     6.674    u1/s_reg[3]_i_2_n_0
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[3]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.429ns  (logic 1.574ns (24.487%)  route 4.854ns (75.513%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.475     5.926    u1/LineRD_in_IBUF
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     6.429    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.429ns  (logic 1.574ns (24.487%)  route 4.854ns (75.513%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.475     5.926    u1/LineRD_in_IBUF
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     6.429    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.429ns  (logic 1.574ns (24.487%)  route 4.854ns (75.513%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.475     5.926    u1/LineRD_in_IBUF
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     6.429    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.429ns  (logic 1.574ns (24.487%)  route 4.854ns (75.513%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.475     5.926    u1/LineRD_in_IBUF
    SLICE_X2Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.050 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.379     6.429    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[3]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.184ns  (logic 1.574ns (25.457%)  route 4.610ns (74.543%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.610     6.060    u1/LineRD_in_IBUF
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.184 r  u1/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.184    u1/s_reg[2]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[2]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.180ns  (logic 1.574ns (25.473%)  route 4.606ns (74.527%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.606     6.056    u1/LineRD_in_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.124     6.180 r  u1/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.180    u1/s_reg[0]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.174ns  (logic 1.568ns (25.401%)  route 4.606ns (74.599%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.606     6.056    u1/LineRD_in_IBUF
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.118     6.174 r  u1/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.174    u1/s_reg[1]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/code_out_reg/G
                            (positive level-sensitive latch)
  Destination:            u2/s_q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.416ns  (logic 0.244ns (58.661%)  route 0.172ns (41.339%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          LDCE                         0.000     0.000 r  u1/code_out_reg/G
    SLICE_X2Y18          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  u1/code_out_reg/Q
                         net (fo=2, routed)           0.172     0.416    u2/D[0]
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 u1/code_out_reg/G
                            (positive level-sensitive latch)
  Destination:            u2/s_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.473ns  (logic 0.244ns (51.555%)  route 0.229ns (48.445%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          LDCE                         0.000     0.000 r  u1/code_out_reg/G
    SLICE_X2Y18          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  u1/code_out_reg/Q
                         net (fo=2, routed)           0.229     0.473    u2/D[0]
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[5]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.255ns (27.856%)  route 0.659ns (72.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.677    u1/reset_IBUF
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.722 f  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=31, routed)          0.192     0.914    u2/s_q_reg[7]_0
    SLICE_X1Y15          FDCE                                         f  u2/s_q_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.255ns (27.724%)  route 0.664ns (72.276%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.677    u1/reset_IBUF
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.722 f  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=31, routed)          0.196     0.918    u2/s_q_reg[7]_0
    SLICE_X0Y15          FDCE                                         f  u2/s_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[6]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.255ns (27.724%)  route 0.664ns (72.276%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.677    u1/reset_IBUF
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.722 f  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=31, routed)          0.196     0.918    u2/s_q_reg[7]_0
    SLICE_X0Y15          FDCE                                         f  u2/s_q_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.255ns (27.724%)  route 0.664ns (72.276%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.677    u1/reset_IBUF
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.722 f  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=31, routed)          0.196     0.918    u2/s_q_reg[7]_0
    SLICE_X0Y15          FDCE                                         f  u2/s_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.255ns (27.724%)  route 0.664ns (72.276%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.677    u1/reset_IBUF
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.722 f  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=31, routed)          0.196     0.918    u2/s_q_reg[7]_0
    SLICE_X0Y15          FDCE                                         f  u2/s_q_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.255ns (25.963%)  route 0.726ns (74.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.677    u1/reset_IBUF
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.722 f  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=31, routed)          0.258     0.980    u2/s_q_reg[7]_0
    SLICE_X1Y17          FDCE                                         f  u2/s_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u2/CLK
    SLICE_X1Y17          FDCE                                         r  u2/s_q_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.255ns (25.963%)  route 0.726ns (74.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.677    u1/reset_IBUF
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.722 f  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=31, routed)          0.258     0.980    u2/s_q_reg[7]_0
    SLICE_X1Y17          FDCE                                         f  u2/s_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u2/CLK
    SLICE_X1Y17          FDCE                                         r  u2/s_q_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.255ns (25.963%)  route 0.726ns (74.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.467     0.677    u1/reset_IBUF
    SLICE_X0Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.722 f  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=31, routed)          0.258     0.980    u2/s_q_reg[7]_0
    SLICE_X1Y17          FDCE                                         f  u2/s_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u2/CLK
    SLICE_X1Y17          FDCE                                         r  u2/s_q_reg[3]/C





