// Seed: 3150046155
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_0  = 32'd15,
    parameter id_16 = 32'd70
) (
    input tri _id_0,
    input tri id_1,
    input tri0 id_2,
    output logic id_3,
    input uwire id_4,
    output uwire id_5,
    input wire id_6,
    input supply1 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input supply0 id_10
);
  logic [(  -1 'b0 ) : 1  &  1] id_12;
  assign id_3 = -1;
  wire [-1 'b0 : -1] id_13;
  assign id_3 = -1 == id_1;
  logic [1 'd0 : -1] id_14;
  ;
  initial begin : LABEL_0
    if (1)
      assume (id_6)
      else;
    else begin : LABEL_1
      fork
        id_3 <= -1 << id_1;
        $signed(60);
        ;
        id_15(1);
      join : SymbolIdentifier
    end
  end
  logic [id_0 : 1] _id_16;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  wire id_17;
  wire id_18;
  ;
  wire [id_0 : id_16  &  -1  &  -1] id_19;
endmodule
