{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574099859539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574099859539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:57:39 2019 " "Processing started: Mon Nov 18 14:57:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574099859539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574099859539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CTL2000 -c CTL2000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CTL2000 -c CTL2000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574099859539 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574099860195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg16/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg16/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-behavioral " "Found design unit 1: REG16-behavioral" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860961 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099860961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg8/reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg8/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-behavioral " "Found design unit 1: REG8-behavioral" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860961 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099860961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg0/reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg0/reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG0-behavioral " "Found design unit 1: REG0-behavioral" {  } { { "DATAPATH/REG0/REG0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG0/REG0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860961 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG0 " "Found entity 1: REG0" {  } { { "DATAPATH/REG0/REG0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG0/REG0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099860961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/prgdata/prgdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/prgdata/prgdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prgdata-SYN " "Found design unit 1: prgdata-SYN" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860976 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRGDATA " "Found entity 1: PRGDATA" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099860976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860976 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099860976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux5e/mux5e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux5e/mux5e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX5E-dataflow " "Found design unit 1: MUX5E-dataflow" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860976 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX5E " "Found entity 1: MUX5E" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099860976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux2e/mux2e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux2e/mux2e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2E-dataflow " "Found design unit 1: MUX2E-dataflow" {  } { { "DATAPATH/MUX2E/MUX2E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX2E/MUX2E.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860992 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2E " "Found entity 1: MUX2E" {  } { { "DATAPATH/MUX2E/MUX2E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX2E/MUX2E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099860992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/memdata/memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/memdata/memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860992 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMDATA " "Found entity 1: MEMDATA" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099860992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/comp/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/comp/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP-behavior " "Found design unit 1: COMP-behavior" {  } { { "DATAPATH/COMP/COMP.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/COMP/COMP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860992 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "DATAPATH/COMP/COMP.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/COMP/COMP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099860992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099860992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861008 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099861008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/add1/add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/add1/add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD1-dataflow " "Found design unit 1: ADD1-dataflow" {  } { { "DATAPATH/ADD1/ADD1.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ADD1/ADD1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861008 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "DATAPATH/ADD1/ADD1.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ADD1/ADD1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099861008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu/cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu/cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavioral " "Found design unit 1: CU-behavioral" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861008 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099861008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/gg210.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/gg210.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GG210-behavioral " "Found design unit 1: GG210-behavioral" {  } { { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861023 ""} { "Info" "ISGN_ENTITY_NAME" "1 GG210 " "Found entity 1: GG210" {  } { { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099861023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl2000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctl2000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTL2000-behavioral " "Found design unit 1: CTL2000-behavioral" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861023 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTL2000 " "Found entity 1: CTL2000" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099861023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CTL2000 " "Elaborating entity \"CTL2000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574099861132 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rin_ld CTL2000.vhd(87) " "VHDL Signal Declaration warning at CTL2000.vhd(87): used explicit default value for signal \"rin_ld\" because signal was never assigned a value" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 87 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rout_ld CTL2000.vhd(88) " "VHDL Signal Declaration warning at CTL2000.vhd(88): used explicit default value for signal \"rout_ld\" because signal was never assigned a value" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 88 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:control " "Elaborating entity \"CU\" for hierarchy \"CU:control\"" {  } { { "CTL2000.vhd" "control" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861132 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R1_clr CU.vhd(19) " "VHDL Signal Declaration warning at CU.vhd(19): used implicit default value for signal \"R1_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R2_clr CU.vhd(20) " "VHDL Signal Declaration warning at CU.vhd(20): used implicit default value for signal \"R2_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R3_clr CU.vhd(21) " "VHDL Signal Declaration warning at CU.vhd(21): used implicit default value for signal \"R3_clr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(116) " "VHDL Process Statement warning at CU.vhd(116): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(119) " "VHDL Process Statement warning at CU.vhd(119): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(120) " "VHDL Process Statement warning at CU.vhd(120): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(122) " "VHDL Process Statement warning at CU.vhd(122): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(124) " "VHDL Process Statement warning at CU.vhd(124): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(128) " "VHDL Process Statement warning at CU.vhd(128): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(129) " "VHDL Process Statement warning at CU.vhd(129): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(131) " "VHDL Process Statement warning at CU.vhd(131): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(133) " "VHDL Process Statement warning at CU.vhd(133): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(136) " "VHDL Process Statement warning at CU.vhd(136): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(139) " "VHDL Process Statement warning at CU.vhd(139): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(140) " "VHDL Process Statement warning at CU.vhd(140): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(143) " "VHDL Process Statement warning at CU.vhd(143): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861132 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(144) " "VHDL Process Statement warning at CU.vhd(144): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(146) " "VHDL Process Statement warning at CU.vhd(146): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(148) " "VHDL Process Statement warning at CU.vhd(148): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(153) " "VHDL Process Statement warning at CU.vhd(153): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(154) " "VHDL Process Statement warning at CU.vhd(154): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(161) " "VHDL Process Statement warning at CU.vhd(161): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(168) " "VHDL Process Statement warning at CU.vhd(168): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(177) " "VHDL Process Statement warning at CU.vhd(177): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(178) " "VHDL Process Statement warning at CU.vhd(178): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(185) " "VHDL Process Statement warning at CU.vhd(185): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(192) " "VHDL Process Statement warning at CU.vhd(192): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(201) " "VHDL Process Statement warning at CU.vhd(201): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(202) " "VHDL Process Statement warning at CU.vhd(202): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(209) " "VHDL Process Statement warning at CU.vhd(209): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(216) " "VHDL Process Statement warning at CU.vhd(216): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(225) " "VHDL Process Statement warning at CU.vhd(225): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(226) " "VHDL Process Statement warning at CU.vhd(226): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(233) " "VHDL Process Statement warning at CU.vhd(233): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(240) " "VHDL Process Statement warning at CU.vhd(240): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(249) " "VHDL Process Statement warning at CU.vhd(249): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(250) " "VHDL Process Statement warning at CU.vhd(250): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(257) " "VHDL Process Statement warning at CU.vhd(257): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(264) " "VHDL Process Statement warning at CU.vhd(264): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(273) " "VHDL Process Statement warning at CU.vhd(273): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(274) " "VHDL Process Statement warning at CU.vhd(274): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(281) " "VHDL Process Statement warning at CU.vhd(281): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(288) " "VHDL Process Statement warning at CU.vhd(288): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(297) " "VHDL Process Statement warning at CU.vhd(297): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(301) " "VHDL Process Statement warning at CU.vhd(301): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(302) " "VHDL Process Statement warning at CU.vhd(302): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(307) " "VHDL Process Statement warning at CU.vhd(307): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(308) " "VHDL Process Statement warning at CU.vhd(308): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(313) " "VHDL Process Statement warning at CU.vhd(313): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(314) " "VHDL Process Statement warning at CU.vhd(314): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_clr CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"pc_clr\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_clr CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"IR_clr\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux_pc CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"sel_mux_pc\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_ld CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"pc_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_ld CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"IR_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_adr CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"mem_adr\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wren CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"wren\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux5 CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"sel_mux5\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1_ld CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"R1_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2_ld CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"R2_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3_ld CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"R3_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_5e2 CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"sel_5e2\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_5e1 CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"sel_5e1\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_sel CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"alu_sel\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2_in1 CU.vhd(105) " "VHDL Process Statement warning at CU.vhd(105): inferring latch(es) for signal or variable \"mux2_in1\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[0\] CU.vhd(105) " "Inferred latch for \"mux2_in1\[0\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[1\] CU.vhd(105) " "Inferred latch for \"mux2_in1\[1\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[2\] CU.vhd(105) " "Inferred latch for \"mux2_in1\[2\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[3\] CU.vhd(105) " "Inferred latch for \"mux2_in1\[3\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861148 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[4\] CU.vhd(105) " "Inferred latch for \"mux2_in1\[4\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[5\] CU.vhd(105) " "Inferred latch for \"mux2_in1\[5\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[6\] CU.vhd(105) " "Inferred latch for \"mux2_in1\[6\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[7\] CU.vhd(105) " "Inferred latch for \"mux2_in1\[7\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[8\] CU.vhd(105) " "Inferred latch for \"mux2_in1\[8\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[9\] CU.vhd(105) " "Inferred latch for \"mux2_in1\[9\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[0\] CU.vhd(105) " "Inferred latch for \"alu_sel\[0\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[1\] CU.vhd(105) " "Inferred latch for \"alu_sel\[1\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[2\] CU.vhd(105) " "Inferred latch for \"alu_sel\[2\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[3\] CU.vhd(105) " "Inferred latch for \"alu_sel\[3\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[0\] CU.vhd(105) " "Inferred latch for \"sel_5e1\[0\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[1\] CU.vhd(105) " "Inferred latch for \"sel_5e1\[1\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[2\] CU.vhd(105) " "Inferred latch for \"sel_5e1\[2\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[0\] CU.vhd(105) " "Inferred latch for \"sel_5e2\[0\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[1\] CU.vhd(105) " "Inferred latch for \"sel_5e2\[1\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[2\] CU.vhd(105) " "Inferred latch for \"sel_5e2\[2\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3_ld CU.vhd(105) " "Inferred latch for \"R3_ld\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2_ld CU.vhd(105) " "Inferred latch for \"R2_ld\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1_ld CU.vhd(105) " "Inferred latch for \"R1_ld\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[0\] CU.vhd(105) " "Inferred latch for \"sel_mux5\[0\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[1\] CU.vhd(105) " "Inferred latch for \"sel_mux5\[1\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[2\] CU.vhd(105) " "Inferred latch for \"sel_mux5\[2\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren CU.vhd(105) " "Inferred latch for \"wren\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[0\] CU.vhd(105) " "Inferred latch for \"mem_adr\[0\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[1\] CU.vhd(105) " "Inferred latch for \"mem_adr\[1\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[2\] CU.vhd(105) " "Inferred latch for \"mem_adr\[2\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[3\] CU.vhd(105) " "Inferred latch for \"mem_adr\[3\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[4\] CU.vhd(105) " "Inferred latch for \"mem_adr\[4\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[5\] CU.vhd(105) " "Inferred latch for \"mem_adr\[5\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[6\] CU.vhd(105) " "Inferred latch for \"mem_adr\[6\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[7\] CU.vhd(105) " "Inferred latch for \"mem_adr\[7\]\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_ld CU.vhd(105) " "Inferred latch for \"IR_ld\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_ld CU.vhd(105) " "Inferred latch for \"pc_ld\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux_pc CU.vhd(105) " "Inferred latch for \"sel_mux_pc\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_clr CU.vhd(105) " "Inferred latch for \"IR_clr\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_clr CU.vhd(105) " "Inferred latch for \"pc_clr\" at CU.vhd(105)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861164 "|CTL2000|CU:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GG210 GG210:datapath " "Elaborating entity \"GG210\" for hierarchy \"GG210:datapath\"" {  } { { "CTL2000.vhd" "datapath" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861257 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out GG210.vhd(189) " "VHDL Process Statement warning at GG210.vhd(189): signal \"alu_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861273 "|CTL2000|GG210:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC GG210:datapath\|PC:pcounter " "Elaborating entity \"PC\" for hierarchy \"GG210:datapath\|PC:pcounter\"" {  } { { "DATAPATH/GG210.vhd" "pcounter" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861273 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_ld PC.vhd(22) " "VHDL Process Statement warning at PC.vhd(22): signal \"pc_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861336 "|CTL2000|GG210:datapath|PC:pcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRGDATA GG210:datapath\|PRGDATA:pmem " "Elaborating entity \"PRGDATA\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\"" {  } { { "DATAPATH/GG210.vhd" "pmem" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "altsyncram_component" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PRGDATA.mif " "Parameter \"init_file\" = \"PRGDATA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861445 ""}  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574099861445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g181 " "Found entity 1: altsyncram_g181" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099861539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g181 GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated " "Elaborating entity \"altsyncram_g181\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD1 GG210:datapath\|ADD1:ad1 " "Elaborating entity \"ADD1\" for hierarchy \"GG210:datapath\|ADD1:ad1\"" {  } { { "DATAPATH/GG210.vhd" "ad1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0 GG210:datapath\|REG0:R0 " "Elaborating entity \"REG0\" for hierarchy \"GG210:datapath\|REG0:R0\"" {  } { { "DATAPATH/GG210.vhd" "R0" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 GG210:datapath\|REG8:R1 " "Elaborating entity \"REG8\" for hierarchy \"GG210:datapath\|REG8:R1\"" {  } { { "DATAPATH/GG210.vhd" "R1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861617 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load REG8.vhd(22) " "VHDL Process Statement warning at REG8.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861633 "|CTL2000|GG210:datapath|REG8:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2E GG210:datapath\|MUX2E:mux2 " "Elaborating entity \"MUX2E\" for hierarchy \"GG210:datapath\|MUX2E:mux2\"" {  } { { "DATAPATH/GG210.vhd" "mux2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16 GG210:datapath\|REG16:IR " "Elaborating entity \"REG16\" for hierarchy \"GG210:datapath\|REG16:IR\"" {  } { { "DATAPATH/GG210.vhd" "IR" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861664 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load REG16.vhd(22) " "VHDL Process Statement warning at REG16.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861695 "|CTL2000|GG210:datapath|REG16:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMDATA GG210:datapath\|MEMDATA:mem " "Elaborating entity \"MEMDATA\" for hierarchy \"GG210:datapath\|MEMDATA:mem\"" {  } { { "DATAPATH/GG210.vhd" "mem" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "altsyncram_component" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861742 ""}  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574099861742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574099861835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574099861835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5E GG210:datapath\|MUX5E:mux5 " "Elaborating entity \"MUX5E\" for hierarchy \"GG210:datapath\|MUX5E:mux5\"" {  } { { "DATAPATH/GG210.vhd" "mux5" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU GG210:datapath\|ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"GG210:datapath\|ALU:ula\"" {  } { { "DATAPATH/GG210.vhd" "ula" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(34) " "VHDL Process Statement warning at ALU.vhd(34): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574099861929 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574099861929 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(20) " "Inferred latch for \"result\[0\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861929 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(20) " "Inferred latch for \"result\[1\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861929 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(20) " "Inferred latch for \"result\[2\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861929 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(20) " "Inferred latch for \"result\[3\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861929 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(20) " "Inferred latch for \"result\[4\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861929 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(20) " "Inferred latch for \"result\[5\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861929 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(20) " "Inferred latch for \"result\[6\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861929 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(20) " "Inferred latch for \"result\[7\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574099861929 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP GG210:datapath\|COMP:compa " "Elaborating entity \"COMP\" for hierarchy \"GG210:datapath\|COMP:compa\"" {  } { { "DATAPATH/GG210.vhd" "compa" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574099861929 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CU:control\|alu_sel\[0\] " "LATCH primitive \"CU:control\|alu_sel\[0\]\" is permanently disabled" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CU:control\|alu_sel\[1\] " "LATCH primitive \"CU:control\|alu_sel\[1\]\" is permanently disabled" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CU:control\|alu_sel\[2\] " "LATCH primitive \"CU:control\|alu_sel\[2\]\" is permanently disabled" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CU:control\|sel_5e2\[1\] " "LATCH primitive \"CU:control\|sel_5e2\[1\]\" is permanently disabled" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "CU:control\|sel_5e2\[2\] " "LATCH primitive \"CU:control\|sel_5e2\[2\]\" is permanently disabled" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 105 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "GG210:datapath\|ALU:ula\|result\[0\] " "LATCH primitive \"GG210:datapath\|ALU:ula\|result\[0\]\" is permanently enabled" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "GG210:datapath\|ALU:ula\|result\[1\] " "LATCH primitive \"GG210:datapath\|ALU:ula\|result\[1\]\" is permanently enabled" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "GG210:datapath\|ALU:ula\|result\[2\] " "LATCH primitive \"GG210:datapath\|ALU:ula\|result\[2\]\" is permanently enabled" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "GG210:datapath\|ALU:ula\|result\[3\] " "LATCH primitive \"GG210:datapath\|ALU:ula\|result\[3\]\" is permanently enabled" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "GG210:datapath\|ALU:ula\|result\[4\] " "LATCH primitive \"GG210:datapath\|ALU:ula\|result\[4\]\" is permanently enabled" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "GG210:datapath\|ALU:ula\|result\[5\] " "LATCH primitive \"GG210:datapath\|ALU:ula\|result\[5\]\" is permanently enabled" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "GG210:datapath\|ALU:ula\|result\[6\] " "LATCH primitive \"GG210:datapath\|ALU:ula\|result\[6\]\" is permanently enabled" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "GG210:datapath\|ALU:ula\|result\[7\] " "LATCH primitive \"GG210:datapath\|ALU:ula\|result\[7\]\" is permanently enabled" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[0\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[1\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[2\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[3\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[4\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[5\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[6\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[7\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[8\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[9\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[10\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[11\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[12\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[13\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[14\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[15\] " "Synthesized away node \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 171 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862195 "|CTL2000|GG210:datapath|PRGDATA:pmem|altsyncram:altsyncram_component|altsyncram_g181:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1574099862195 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1574099862195 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[7\] " "Synthesized away node \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_gra1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 181 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862242 "|CTL2000|GG210:datapath|MEMDATA:mem|altsyncram:altsyncram_component|altsyncram_gra1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1574099862242 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1574099862242 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "teste\[0\] GND " "Pin \"teste\[0\]\" is stuck at GND" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574099862726 "|CTL2000|teste[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinout\[0\] GND " "Pin \"pinout\[0\]\" is stuck at GND" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574099862726 "|CTL2000|pinout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinout\[1\] GND " "Pin \"pinout\[1\]\" is stuck at GND" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574099862726 "|CTL2000|pinout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinout\[2\] GND " "Pin \"pinout\[2\]\" is stuck at GND" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574099862726 "|CTL2000|pinout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinout\[3\] GND " "Pin \"pinout\[3\]\" is stuck at GND" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574099862726 "|CTL2000|pinout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinout\[4\] GND " "Pin \"pinout\[4\]\" is stuck at GND" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574099862726 "|CTL2000|pinout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinout\[5\] GND " "Pin \"pinout\[5\]\" is stuck at GND" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574099862726 "|CTL2000|pinout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinout\[6\] GND " "Pin \"pinout\[6\]\" is stuck at GND" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574099862726 "|CTL2000|pinout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pinout\[7\] GND " "Pin \"pinout\[7\]\" is stuck at GND" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574099862726 "|CTL2000|pinout[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574099862726 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1574099862773 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_gra1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } } { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 181 0 0 } } { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 107 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099862773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574099863101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099863101 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pinin\[0\] " "No output dependent on input pin \"pinin\[0\]\"" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099863241 "|CTL2000|pinin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pinin\[1\] " "No output dependent on input pin \"pinin\[1\]\"" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099863241 "|CTL2000|pinin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pinin\[2\] " "No output dependent on input pin \"pinin\[2\]\"" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099863241 "|CTL2000|pinin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pinin\[3\] " "No output dependent on input pin \"pinin\[3\]\"" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099863241 "|CTL2000|pinin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pinin\[4\] " "No output dependent on input pin \"pinin\[4\]\"" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099863241 "|CTL2000|pinin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pinin\[5\] " "No output dependent on input pin \"pinin\[5\]\"" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099863241 "|CTL2000|pinin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pinin\[6\] " "No output dependent on input pin \"pinin\[6\]\"" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099863241 "|CTL2000|pinin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pinin\[7\] " "No output dependent on input pin \"pinin\[7\]\"" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099863241 "|CTL2000|pinin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574099863241 "|CTL2000|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574099863241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574099863241 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574099863241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574099863241 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1574099863241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574099863241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574099863335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:57:43 2019 " "Processing ended: Mon Nov 18 14:57:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574099863335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574099863335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574099863335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574099863335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574099870127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574099870127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 14:57:49 2019 " "Processing started: Mon Nov 18 14:57:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574099870127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574099870127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp CTL2000 -c CTL2000 --netlist_type=sgate " "Command: quartus_rpp CTL2000 -c CTL2000 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574099870127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4424 " "Peak virtual memory: 4424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574099870365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 14:57:50 2019 " "Processing ended: Mon Nov 18 14:57:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574099870365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574099870365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574099870365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1574099870365 ""}
