Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Sat Oct 26 20:18:38 2019
| Host         : caplab07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sseg/mfp_seven_seg/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8699 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.494        0.000                      0                19492        0.027        0.000                      0                19492        3.000        0.000                       0                  8707  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.494        0.000                      0                18599        0.110        0.000                      0                18599        8.750        0.000                       0                  8461  
  clk_out2_clk_wiz_0          4.246        0.000                      0                  671        0.111        0.000                      0                  671        5.417        0.000                       0                   242  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.496        0.000                      0                18599        0.110        0.000                      0                18599        8.750        0.000                       0                  8461  
  clk_out2_clk_wiz_0_1        4.247        0.000                      0                  671        0.111        0.000                      0                  671        5.417        0.000                       0                   242  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          3.987        0.000                      0                   33        0.071        0.000                      0                   33  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.494        0.000                      0                18599        0.027        0.000                      0                18599  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          3.987        0.000                      0                   33        0.071        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          0.866        0.000                      0                   41        0.221        0.000                      0                   41  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          0.868        0.000                      0                   41        0.223        0.000                      0                   41  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          4.246        0.000                      0                  671        0.034        0.000                      0                  671  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.494        0.000                      0                18599        0.027        0.000                      0                18599  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        3.989        0.000                      0                   33        0.073        0.000                      0                   33  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.989        0.000                      0                   33        0.073        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        0.866        0.000                      0                   41        0.221        0.000                      0                   41  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        4.246        0.000                      0                  671        0.034        0.000                      0                  671  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        0.868        0.000                      0                   41        0.223        0.000                      0                   41  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         11.914        0.000                      0                  123        0.990        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         11.914        0.000                      0                  123        0.907        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       11.914        0.000                      0                  123        0.907        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       11.915        0.000                      0                  123        0.990        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.885        0.000                      0                   80        1.062        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.887        0.000                      0                   80        1.063        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.885        0.000                      0                   80        1.062        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.887        0.000                      0                   80        1.063        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.830ns  (logic 4.116ns (21.859%)  route 14.714ns (78.141%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.787    17.071    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124    17.195 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.884    18.079    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 4.116ns (21.900%)  route 14.679ns (78.100%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.570    16.853    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.977 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           1.067    18.044    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 4.116ns (21.900%)  route 14.679ns (78.100%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.570    16.853    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.977 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           1.067    18.044    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.658ns  (logic 4.116ns (22.061%)  route 14.542ns (77.939%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.787    17.071    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124    17.195 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.712    17.907    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -17.907    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.158%)  route 14.459ns (77.842%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.637    16.921    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.045 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.780    17.825    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.825    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.553ns  (logic 4.421ns (23.829%)  route 14.132ns (76.171%))
  Logic Levels:           26  (LUT2=5 LUT3=1 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.172    13.512    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.636 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.664    14.299    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y24         LUT4 (Prop_lut4_I0_O)        0.150    14.449 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.660    15.109    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.319    15.428 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.848    16.276    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.332    16.608 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__105/O
                         net (fo=5, routed)           1.194    17.803    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.542    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.553ns  (logic 4.421ns (23.829%)  route 14.132ns (76.171%))
  Logic Levels:           26  (LUT2=5 LUT3=1 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.172    13.512    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.636 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.664    14.299    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y24         LUT4 (Prop_lut4_I0_O)        0.150    14.449 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.660    15.109    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.319    15.428 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.848    16.276    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.332    16.608 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__105/O
                         net (fo=5, routed)           1.194    17.803    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.542    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.159%)  route 14.459ns (77.841%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.803    17.087    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.211 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.614    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.159%)  route 14.459ns (77.841%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.803    17.087    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.211 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.614    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.496ns  (logic 4.116ns (22.254%)  route 14.380ns (77.746%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.637    16.921    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.045 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.700    17.745    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                  0.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.047%)  route 0.279ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.632    -0.532    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X42Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/Q
                         net (fo=1, routed)           0.279    -0.089    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[29]
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/C
                         clock pessimism              0.501    -0.274    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.075    -0.199    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.625    -0.539    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.342    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_10
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.076    -0.463    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.627    -0.537    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.537    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.076    -0.461    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.235%)  route 0.187ns (55.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y47         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=2, routed)           0.187    -0.194    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[28]
    SLICE_X66Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.841    -0.832    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.009    -0.319    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.598    -0.566    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X75Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/Q
                         net (fo=1, routed)           0.080    -0.345    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[35]
    SLICE_X74Y50         LUT3 (Prop_lut3_I0_O)        0.049    -0.296 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[35]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.296    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[35]
    SLICE_X74Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.871    -0.802    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X74Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X74Y50         FDRE (Hold_fdre_C_D)         0.131    -0.422    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.777%)  route 0.406ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X80Y42         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/Q
                         net (fo=17, routed)          0.406     0.060    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[2]
    RAMB36_X3Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.504    -0.253    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.070    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.942%)  route 0.315ns (69.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y14         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.315    -0.078    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[7]
    SLICE_X56Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.501    -0.274    
    SLICE_X56Y15         FDRE (Hold_fdre_C_D)         0.063    -0.211    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.790%)  route 0.294ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/Q
                         net (fo=1, routed)           0.294    -0.074    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[24]
    SLICE_X56Y12         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.901    -0.772    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y12         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.501    -0.272    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.063    -0.209    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.120%)  route 0.278ns (59.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.624    -0.540    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.293    mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q_reg[3]_2[1]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q[2]_i_1__42/O
                         net (fo=2, routed)           0.172    -0.076    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]_0[1]
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.894    -0.779    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.066    -0.213    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.172%)  route 0.244ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y47         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=2, routed)           0.244    -0.120    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[22]
    SLICE_X69Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.841    -0.832    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X69Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.070    -0.258    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y20     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y24     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 3.619ns (40.430%)  route 5.332ns (59.570%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.415     6.551    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT4 (Prop_lut4_I2_O)        0.321     6.872 r  rojobot/inst/BOTCPU/DataOut[1]_i_2/O
                         net (fo=1, routed)           1.055     7.927    rojobot/inst/BOTCPU/DataOut[1]_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.332     8.259 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     8.259    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.078    12.476    
    SLICE_X61Y8          FDRE (Setup_fdre_C_D)        0.029    12.505    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 3.292ns (37.733%)  route 5.432ns (62.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.570     7.706    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X59Y8          LUT4 (Prop_lut4_I1_O)        0.326     8.032 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     8.032    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.078    12.476    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.031    12.507    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.408ns (39.890%)  route 5.135ns (60.110%))
  Logic Levels:           4  (LUT4=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.709     3.470    rojobot/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.618 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     4.438    rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.794 r  rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.951     6.745    rojobot/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X60Y8          LUT4 (Prop_lut4_I2_O)        0.326     7.071 r  rojobot/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.656     7.727    rojobot/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.851 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     7.851    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.078    12.476    
    SLICE_X61Y8          FDRE (Setup_fdre_C_D)        0.031    12.507    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.706%)  route 0.143ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X67Y6          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.143    -0.246    rojobot/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X66Y5          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X66Y5          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.250    -0.514    
    SLICE_X66Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.370    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X67Y6          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.120    -0.269    rojobot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X66Y5          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X66Y5          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.250    -0.514    
    SLICE_X66Y5          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.393    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y1      rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y2      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y2      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X63Y5      rojobot/inst/BOTCPU/data_path_loop[5].arith_logical_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X61Y5      rojobot/inst/BOTCPU/data_path_loop[5].low_hwbuild.shift_rotate_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[5].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X63Y5      rojobot/inst/BOTCPU/data_path_loop[6].arith_logical_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y5      rojobot/inst/BOTCPU/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y5      rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.830ns  (logic 4.116ns (21.859%)  route 14.714ns (78.141%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.787    17.071    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124    17.195 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.884    18.079    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.081    19.107    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 4.116ns (21.900%)  route 14.679ns (78.100%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.570    16.853    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.977 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           1.067    18.044    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.081    19.111    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 4.116ns (21.900%)  route 14.679ns (78.100%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.570    16.853    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.977 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           1.067    18.044    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.081    19.111    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.579    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.658ns  (logic 4.116ns (22.061%)  route 14.542ns (77.939%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.787    17.071    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124    17.195 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.712    17.907    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.081    19.107    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -17.907    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.158%)  route 14.459ns (77.842%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.637    16.921    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.045 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.780    17.825    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -17.825    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.553ns  (logic 4.421ns (23.829%)  route 14.132ns (76.171%))
  Logic Levels:           26  (LUT2=5 LUT3=1 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.172    13.512    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.636 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.664    14.299    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y24         LUT4 (Prop_lut4_I0_O)        0.150    14.449 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.660    15.109    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.319    15.428 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.848    16.276    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.332    16.608 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__105/O
                         net (fo=5, routed)           1.194    17.803    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.081    19.109    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.543    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.553ns  (logic 4.421ns (23.829%)  route 14.132ns (76.171%))
  Logic Levels:           26  (LUT2=5 LUT3=1 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.172    13.512    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.636 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.664    14.299    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y24         LUT4 (Prop_lut4_I0_O)        0.150    14.449 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.660    15.109    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.319    15.428 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.848    16.276    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.332    16.608 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__105/O
                         net (fo=5, routed)           1.194    17.803    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.081    19.109    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.543    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.159%)  route 14.459ns (77.841%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.803    17.087    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.211 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.614    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.081    19.107    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.159%)  route 14.459ns (77.841%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.803    17.087    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.211 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.614    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.081    19.107    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.496ns  (logic 4.116ns (22.254%)  route 14.380ns (77.746%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.637    16.921    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.045 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.700    17.745    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                  0.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.047%)  route 0.279ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.632    -0.532    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X42Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/Q
                         net (fo=1, routed)           0.279    -0.089    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[29]
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/C
                         clock pessimism              0.501    -0.274    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.075    -0.199    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.625    -0.539    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.342    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_10
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.236    -0.539    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.076    -0.463    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.627    -0.537    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.537    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.076    -0.461    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.235%)  route 0.187ns (55.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y47         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=2, routed)           0.187    -0.194    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[28]
    SLICE_X66Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.841    -0.832    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.009    -0.319    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.598    -0.566    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X75Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/Q
                         net (fo=1, routed)           0.080    -0.345    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[35]
    SLICE_X74Y50         LUT3 (Prop_lut3_I0_O)        0.049    -0.296 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[35]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.296    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[35]
    SLICE_X74Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.871    -0.802    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X74Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X74Y50         FDRE (Hold_fdre_C_D)         0.131    -0.422    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.777%)  route 0.406ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X80Y42         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/Q
                         net (fo=17, routed)          0.406     0.060    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[2]
    RAMB36_X3Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.504    -0.253    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.070    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.070    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.942%)  route 0.315ns (69.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y14         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.315    -0.078    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[7]
    SLICE_X56Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.501    -0.274    
    SLICE_X56Y15         FDRE (Hold_fdre_C_D)         0.063    -0.211    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.790%)  route 0.294ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/Q
                         net (fo=1, routed)           0.294    -0.074    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[24]
    SLICE_X56Y12         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.901    -0.772    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y12         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.501    -0.272    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.063    -0.209    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.120%)  route 0.278ns (59.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.624    -0.540    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.293    mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q_reg[3]_2[1]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q[2]_i_1__42/O
                         net (fo=2, routed)           0.172    -0.076    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]_0[1]
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.894    -0.779    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.279    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.066    -0.213    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.172%)  route 0.244ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y47         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=2, routed)           0.244    -0.120    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[22]
    SLICE_X69Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.841    -0.832    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X69Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.504    -0.328    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.070    -0.258    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y20     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y24     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y24     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 3.619ns (40.430%)  route 5.332ns (59.570%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.415     6.551    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT4 (Prop_lut4_I2_O)        0.321     6.872 r  rojobot/inst/BOTCPU/DataOut[1]_i_2/O
                         net (fo=1, routed)           1.055     7.927    rojobot/inst/BOTCPU/DataOut[1]_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.332     8.259 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     8.259    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.076    12.477    
    SLICE_X61Y8          FDRE (Setup_fdre_C_D)        0.029    12.506    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  4.247    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.076    12.479    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.071    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.076    12.479    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.071    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.076    12.479    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.071    rojobot/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.076    12.479    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.071    rojobot/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.076    12.479    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.071    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.076    12.479    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.071    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.076    12.479    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.071    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 3.292ns (37.733%)  route 5.432ns (62.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.570     7.706    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X59Y8          LUT4 (Prop_lut4_I1_O)        0.326     8.032 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     8.032    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.076    12.477    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.031    12.508    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.408ns (39.890%)  route 5.135ns (60.110%))
  Logic Levels:           4  (LUT4=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.709     3.470    rojobot/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.618 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     4.438    rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.794 r  rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.951     6.745    rojobot/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X60Y8          LUT4 (Prop_lut4_I2_O)        0.326     7.071 r  rojobot/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.656     7.727    rojobot/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.851 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     7.851    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.076    12.477    
    SLICE_X61Y8          FDRE (Setup_fdre_C_D)        0.031    12.508    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         12.508    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.657    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.272    -0.492    
    SLICE_X66Y4          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.292    rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.706%)  route 0.143ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X67Y6          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.143    -0.246    rojobot/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X66Y5          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X66Y5          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.250    -0.514    
    SLICE_X66Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.370    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X67Y6          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.120    -0.269    rojobot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X66Y5          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X66Y5          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.250    -0.514    
    SLICE_X66Y5          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.393    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y1      rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y2      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X2Y2      world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X63Y5      rojobot/inst/BOTCPU/data_path_loop[5].arith_logical_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X61Y5      rojobot/inst/BOTCPU/data_path_loop[5].low_hwbuild.shift_rotate_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[5].small_spm.spm_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X63Y5      rojobot/inst/BOTCPU/data_path_loop[6].arith_logical_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y5      rojobot/inst/BOTCPU/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y5      rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X62Y5      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y3      rojobot/inst/BOTCPU/lower_reg_banks/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.329%)  route 1.710ns (74.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 12.598 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.804    12.598    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y8          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456    13.054 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.710    14.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X63Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.887 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    14.887    mfp_sys_n_1
    SLICE_X63Y12         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.672    18.651    clk_out1
    SLICE_X63Y12         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.047    
                         clock uncertainty           -0.203    18.843    
    SLICE_X63Y12         FDRE (Setup_fdre_C_D)        0.031    18.874    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.288ns  (logic 0.642ns (28.053%)  route 1.646ns (71.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 12.597 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.803    12.597    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.518    13.115 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.646    14.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.885 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    14.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.203    18.844    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.081    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.284ns  (logic 0.779ns (34.108%)  route 1.505ns (65.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.478    13.073 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.505    14.578    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.301    14.879 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.879    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.203    18.842    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.077    18.919    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.209ns  (logic 0.580ns (26.261%)  route 1.629ns (73.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=1, routed)           1.629    14.679    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X59Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.803 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    14.803    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][2]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.672    18.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.047    
                         clock uncertainty           -0.203    18.843    
    SLICE_X59Y10         FDCE (Setup_fdce_C_D)        0.031    18.874    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.189ns  (logic 0.715ns (32.656%)  route 1.474ns (67.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.419    13.014 r  rojobot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           1.474    14.488    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.296    14.784 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000    14.784    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][14]
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.203    18.842    
    SLICE_X59Y11         FDCE (Setup_fdce_C_D)        0.029    18.871    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         18.871    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.236ns  (logic 0.580ns (25.940%)  route 1.656ns (74.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=1, routed)           1.656    14.707    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.831 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[30]_i_1/O
                         net (fo=1, routed)           0.000    14.831    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][30]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.203    18.844    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.079    18.923    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         18.923    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.178ns  (logic 0.580ns (26.625%)  route 1.598ns (73.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.598    14.649    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X61Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    14.773    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X61Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.203    18.842    
    SLICE_X61Y11         FDCE (Setup_fdce_C_D)        0.032    18.874    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.172ns  (logic 0.718ns (33.061%)  route 1.454ns (66.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.419    13.014 r  rojobot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=1, routed)           1.454    14.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.299    14.766 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    14.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][18]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.203    18.845    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.031    18.876    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.198ns  (logic 0.580ns (26.387%)  route 1.618ns (73.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 12.597 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.803    12.597    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.456    13.053 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           1.618    14.671    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X66Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.795 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    14.795    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X66Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.203    18.844    
    SLICE_X66Y12         FDCE (Setup_fdce_C_D)        0.081    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.795    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.145ns  (logic 0.773ns (36.034%)  route 1.372ns (63.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.478    13.073 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           1.372    14.445    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.295    14.740 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000    14.740    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.203    18.845    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.032    18.877    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         18.877    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  4.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.276ns (38.635%)  route 0.438ns (61.365%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           0.214    -0.176    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.045    -0.131 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.108    -0.024    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.045     0.021 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.116     0.138    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.183 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.183    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X62Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.120     0.112    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.794%)  route 0.543ns (72.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=1, routed)           0.543     0.173    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X59Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.218    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.092     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.209ns (26.524%)  route 0.579ns (73.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.579     0.211    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X70Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.256 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X70Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X70Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X70Y13         FDCE (Hold_fdce_C_D)         0.121     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.468%)  route 0.574ns (75.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.574     0.183    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][6]
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.092     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.488%)  route 0.574ns (75.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.574     0.182    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.227 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.091     0.083    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.374%)  route 0.554ns (72.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  rojobot/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           0.554     0.187    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X63Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.232 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][22]
    SLICE_X63Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X63Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X63Y11         FDCE (Hold_fdce_C_D)         0.091     0.085    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.247ns (31.111%)  route 0.547ns (68.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           0.547     0.161    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.099     0.260 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.120     0.112    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.307%)  route 0.612ns (76.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  rojobot/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=1, routed)           0.612     0.219    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.264 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     0.264    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][26]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.121     0.115    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.165%)  route 0.584ns (75.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=1, routed)           0.584     0.192    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.237 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.237    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][17]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.203    -0.005    
    SLICE_X64Y11         FDCE (Hold_fdce_C_D)         0.091     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.143%)  route 0.590ns (73.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.590     0.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.266 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][4]
    SLICE_X58Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X58Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X58Y10         FDCE (Hold_fdce_C_D)         0.120     0.112    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.830ns  (logic 4.116ns (21.859%)  route 14.714ns (78.141%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.787    17.071    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124    17.195 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.884    18.079    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 4.116ns (21.900%)  route 14.679ns (78.100%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.570    16.853    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.977 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           1.067    18.044    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 4.116ns (21.900%)  route 14.679ns (78.100%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.570    16.853    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.977 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           1.067    18.044    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.658ns  (logic 4.116ns (22.061%)  route 14.542ns (77.939%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.787    17.071    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124    17.195 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.712    17.907    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -17.907    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.158%)  route 14.459ns (77.842%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.637    16.921    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.045 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.780    17.825    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.825    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.553ns  (logic 4.421ns (23.829%)  route 14.132ns (76.171%))
  Logic Levels:           26  (LUT2=5 LUT3=1 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.172    13.512    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.636 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.664    14.299    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y24         LUT4 (Prop_lut4_I0_O)        0.150    14.449 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.660    15.109    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.319    15.428 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.848    16.276    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.332    16.608 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__105/O
                         net (fo=5, routed)           1.194    17.803    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.542    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.553ns  (logic 4.421ns (23.829%)  route 14.132ns (76.171%))
  Logic Levels:           26  (LUT2=5 LUT3=1 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.172    13.512    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.636 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.664    14.299    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y24         LUT4 (Prop_lut4_I0_O)        0.150    14.449 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.660    15.109    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.319    15.428 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.848    16.276    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.332    16.608 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__105/O
                         net (fo=5, routed)           1.194    17.803    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.542    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.159%)  route 14.459ns (77.841%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.803    17.087    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.211 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.614    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.159%)  route 14.459ns (77.841%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.803    17.087    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.211 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.614    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.496ns  (logic 4.116ns (22.254%)  route 14.380ns (77.746%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.637    16.921    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.045 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.700    17.745    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                  0.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.047%)  route 0.279ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.632    -0.532    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X42Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/Q
                         net (fo=1, routed)           0.279    -0.089    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[29]
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/C
                         clock pessimism              0.501    -0.274    
                         clock uncertainty            0.083    -0.191    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.075    -0.116    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.625    -0.539    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.342    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_10
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.236    -0.539    
                         clock uncertainty            0.083    -0.456    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.076    -0.380    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.627    -0.537    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.537    
                         clock uncertainty            0.083    -0.454    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.076    -0.378    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.235%)  route 0.187ns (55.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y47         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=2, routed)           0.187    -0.194    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[28]
    SLICE_X66Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.841    -0.832    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.504    -0.328    
                         clock uncertainty            0.083    -0.245    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.009    -0.236    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.598    -0.566    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X75Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/Q
                         net (fo=1, routed)           0.080    -0.345    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[35]
    SLICE_X74Y50         LUT3 (Prop_lut3_I0_O)        0.049    -0.296 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[35]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.296    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[35]
    SLICE_X74Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.871    -0.802    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X74Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.083    -0.470    
    SLICE_X74Y50         FDRE (Hold_fdre_C_D)         0.131    -0.339    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.777%)  route 0.406ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X80Y42         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/Q
                         net (fo=17, routed)          0.406     0.060    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[2]
    RAMB36_X3Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.504    -0.253    
                         clock uncertainty            0.083    -0.170    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.942%)  route 0.315ns (69.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y14         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.315    -0.078    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[7]
    SLICE_X56Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.501    -0.274    
                         clock uncertainty            0.083    -0.191    
    SLICE_X56Y15         FDRE (Hold_fdre_C_D)         0.063    -0.128    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.790%)  route 0.294ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/Q
                         net (fo=1, routed)           0.294    -0.074    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[24]
    SLICE_X56Y12         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.901    -0.772    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y12         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.501    -0.272    
                         clock uncertainty            0.083    -0.189    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.063    -0.126    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.120%)  route 0.278ns (59.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.624    -0.540    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.293    mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q_reg[3]_2[1]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q[2]_i_1__42/O
                         net (fo=2, routed)           0.172    -0.076    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]_0[1]
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.894    -0.779    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.083    -0.196    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.066    -0.130    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.172%)  route 0.244ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y47         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=2, routed)           0.244    -0.120    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[22]
    SLICE_X69Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.841    -0.832    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X69Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.504    -0.328    
                         clock uncertainty            0.083    -0.245    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.070    -0.175    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.329%)  route 1.710ns (74.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 12.598 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.804    12.598    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y8          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456    13.054 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.710    14.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X63Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.887 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    14.887    mfp_sys_n_1
    SLICE_X63Y12         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.672    18.651    clk_out1
    SLICE_X63Y12         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.047    
                         clock uncertainty           -0.203    18.843    
    SLICE_X63Y12         FDRE (Setup_fdre_C_D)        0.031    18.874    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.288ns  (logic 0.642ns (28.053%)  route 1.646ns (71.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 12.597 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.803    12.597    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.518    13.115 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.646    14.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.885 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    14.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.203    18.844    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.081    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.284ns  (logic 0.779ns (34.108%)  route 1.505ns (65.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.478    13.073 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.505    14.578    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.301    14.879 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.879    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.203    18.842    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.077    18.919    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.209ns  (logic 0.580ns (26.261%)  route 1.629ns (73.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=1, routed)           1.629    14.679    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X59Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.803 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    14.803    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][2]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.672    18.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.047    
                         clock uncertainty           -0.203    18.843    
    SLICE_X59Y10         FDCE (Setup_fdce_C_D)        0.031    18.874    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.189ns  (logic 0.715ns (32.656%)  route 1.474ns (67.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.419    13.014 r  rojobot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           1.474    14.488    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.296    14.784 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000    14.784    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][14]
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.203    18.842    
    SLICE_X59Y11         FDCE (Setup_fdce_C_D)        0.029    18.871    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         18.871    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.236ns  (logic 0.580ns (25.940%)  route 1.656ns (74.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=1, routed)           1.656    14.707    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.831 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[30]_i_1/O
                         net (fo=1, routed)           0.000    14.831    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][30]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.203    18.844    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.079    18.923    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         18.923    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.178ns  (logic 0.580ns (26.625%)  route 1.598ns (73.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.598    14.649    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X61Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    14.773    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X61Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.203    18.842    
    SLICE_X61Y11         FDCE (Setup_fdce_C_D)        0.032    18.874    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.874    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.172ns  (logic 0.718ns (33.061%)  route 1.454ns (66.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.419    13.014 r  rojobot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=1, routed)           1.454    14.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.299    14.766 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    14.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][18]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.203    18.845    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.031    18.876    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.198ns  (logic 0.580ns (26.387%)  route 1.618ns (73.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 12.597 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.803    12.597    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.456    13.053 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           1.618    14.671    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X66Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.795 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    14.795    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X66Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.203    18.844    
    SLICE_X66Y12         FDCE (Setup_fdce_C_D)        0.081    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.795    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.145ns  (logic 0.773ns (36.034%)  route 1.372ns (63.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.478    13.073 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           1.372    14.445    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.295    14.740 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000    14.740    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.203    18.845    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.032    18.877    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         18.877    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  4.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.276ns (38.635%)  route 0.438ns (61.365%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           0.214    -0.176    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.045    -0.131 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.108    -0.024    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.045     0.021 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.116     0.138    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.183 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.183    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X62Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.120     0.112    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.794%)  route 0.543ns (72.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=1, routed)           0.543     0.173    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X59Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.218    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.092     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.209ns (26.524%)  route 0.579ns (73.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.579     0.211    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X70Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.256 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X70Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X70Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X70Y13         FDCE (Hold_fdce_C_D)         0.121     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.468%)  route 0.574ns (75.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.574     0.183    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][6]
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.092     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.488%)  route 0.574ns (75.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.574     0.182    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.227 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.091     0.083    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.374%)  route 0.554ns (72.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  rojobot/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           0.554     0.187    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X63Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.232 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][22]
    SLICE_X63Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X63Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X63Y11         FDCE (Hold_fdce_C_D)         0.091     0.085    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.247ns (31.111%)  route 0.547ns (68.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           0.547     0.161    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.099     0.260 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.120     0.112    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.307%)  route 0.612ns (76.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  rojobot/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=1, routed)           0.612     0.219    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.264 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     0.264    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][26]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.121     0.115    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.165%)  route 0.584ns (75.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=1, routed)           0.584     0.192    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.237 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.237    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][17]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.203    -0.005    
    SLICE_X64Y11         FDCE (Hold_fdce_C_D)         0.091     0.086    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.143%)  route 0.590ns (73.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.590     0.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.266 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][4]
    SLICE_X58Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X58Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.203    -0.008    
    SLICE_X58Y10         FDCE (Hold_fdce_C_D)         0.120     0.112    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.777ns  (logic 0.580ns (12.140%)  route 4.197ns (87.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 25.239 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         2.618    24.042    vta/SR[0]
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.593    25.239    vta/clk_out2
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_3/C
                         clock pessimism              0.395    25.635    
                         clock uncertainty           -0.203    25.432    
    SLICE_X78Y83         FDRE (Setup_fdre_C_R)       -0.524    24.908    vta/video_on_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.777ns  (logic 0.580ns (12.140%)  route 4.197ns (87.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 25.239 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         2.618    24.042    vta/SR[0]
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.593    25.239    vta/clk_out2
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_4/C
                         clock pessimism              0.395    25.635    
                         clock uncertainty           -0.203    25.432    
    SLICE_X78Y83         FDRE (Setup_fdre_C_R)       -0.524    24.908    vta/video_on_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.455ns  (logic 0.580ns (16.786%)  route 2.875ns (83.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 25.362 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.296    22.720    vta/SR[0]
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.716    25.362    vta/clk_out2
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica/C
                         clock pessimism              0.395    25.757    
                         clock uncertainty           -0.203    25.554    
    SLICE_X78Y30         FDRE (Setup_fdre_C_R)       -0.524    25.030    vta/video_on_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         25.030    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.455ns  (logic 0.580ns (16.786%)  route 2.875ns (83.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 25.362 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.296    22.720    vta/SR[0]
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.716    25.362    vta/clk_out2
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica_2/C
                         clock pessimism              0.395    25.757    
                         clock uncertainty           -0.203    25.554    
    SLICE_X78Y30         FDRE (Setup_fdre_C_R)       -0.524    25.030    vta/video_on_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         25.030    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.254ns (30.239%)  route 0.586ns (69.761%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    debounce/clk_out1
    SLICE_X54Y10         FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.432     0.060    rojobot/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.105 r  rojobot/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.154     0.259    rojobot/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.304 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.304    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.091     0.084    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.190ns (21.667%)  route 0.687ns (78.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.687     0.294    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X69Y4          LUT5 (Prop_lut5_I4_O)        0.049     0.343 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.343    rojobot/inst/BOTCPU/run_value
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X69Y4          FDRE (Hold_fdre_C_D)         0.107     0.104    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.308%)  route 0.687ns (78.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.687     0.294    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X69Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.339 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.339    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X69Y4          FDRE (Hold_fdre_C_D)         0.092     0.089    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.231ns (26.132%)  route 0.653ns (73.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.409     0.015    rojobot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.060 r  rojobot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.244     0.303    rojobot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X61Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.348    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.092     0.085    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.254ns (27.459%)  route 0.671ns (72.541%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.396     0.025    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.070 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.275     0.344    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.389 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.091     0.084    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.254ns (27.233%)  route 0.679ns (72.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.450     0.080    rojobot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X62Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.125 r  rojobot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.229     0.354    rojobot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.399 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X64Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X64Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.091     0.087    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.254ns (27.026%)  route 0.686ns (72.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.476     0.105    rojobot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.150 r  rojobot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.210     0.359    rojobot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.404 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.092     0.085    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (23.001%)  route 0.773ns (76.999%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    debounce/clk_out1
    SLICE_X57Y11         FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.445     0.051    rojobot/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X60Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.096 r  rojobot/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.329     0.425    rojobot/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.470 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.470    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X60Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.120     0.114    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.231ns (23.412%)  route 0.756ns (76.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.651     0.257    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.302 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.104     0.406    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.451 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.451    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.092     0.085    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.254ns (21.253%)  route 0.941ns (78.747%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.565     0.194    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.239 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.376     0.614    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X61Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.659 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.659    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X61Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X61Y6          FDRE (Hold_fdre_C_D)         0.091     0.085    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.575    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.777ns  (logic 0.580ns (12.140%)  route 4.197ns (87.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 25.239 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         2.618    24.042    vta/SR[0]
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.593    25.239    vta/clk_out2
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_3/C
                         clock pessimism              0.395    25.635    
                         clock uncertainty           -0.201    25.433    
    SLICE_X78Y83         FDRE (Setup_fdre_C_R)       -0.524    24.909    vta/video_on_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.777ns  (logic 0.580ns (12.140%)  route 4.197ns (87.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 25.239 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         2.618    24.042    vta/SR[0]
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.593    25.239    vta/clk_out2
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_4/C
                         clock pessimism              0.395    25.635    
                         clock uncertainty           -0.201    25.433    
    SLICE_X78Y83         FDRE (Setup_fdre_C_R)       -0.524    24.909    vta/video_on_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.455ns  (logic 0.580ns (16.786%)  route 2.875ns (83.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 25.362 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.296    22.720    vta/SR[0]
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.716    25.362    vta/clk_out2
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica/C
                         clock pessimism              0.395    25.757    
                         clock uncertainty           -0.201    25.556    
    SLICE_X78Y30         FDRE (Setup_fdre_C_R)       -0.524    25.032    vta/video_on_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.455ns  (logic 0.580ns (16.786%)  route 2.875ns (83.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 25.362 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.296    22.720    vta/SR[0]
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.716    25.362    vta/clk_out2
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica_2/C
                         clock pessimism              0.395    25.757    
                         clock uncertainty           -0.201    25.556    
    SLICE_X78Y30         FDRE (Setup_fdre_C_R)       -0.524    25.032    vta/video_on_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.254ns (30.239%)  route 0.586ns (69.761%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    debounce/clk_out1
    SLICE_X54Y10         FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.432     0.060    rojobot/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.105 r  rojobot/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.154     0.259    rojobot/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.304 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.304    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.091     0.082    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.190ns (21.667%)  route 0.687ns (78.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.687     0.294    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X69Y4          LUT5 (Prop_lut5_I4_O)        0.049     0.343 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.343    rojobot/inst/BOTCPU/run_value
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X69Y4          FDRE (Hold_fdre_C_D)         0.107     0.102    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.308%)  route 0.687ns (78.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.687     0.294    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X69Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.339 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.339    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X69Y4          FDRE (Hold_fdre_C_D)         0.092     0.087    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.231ns (26.132%)  route 0.653ns (73.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.409     0.015    rojobot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.060 r  rojobot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.244     0.303    rojobot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X61Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.348    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.092     0.083    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.254ns (27.459%)  route 0.671ns (72.541%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.396     0.025    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.070 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.275     0.344    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.389 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.091     0.082    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.254ns (27.233%)  route 0.679ns (72.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.450     0.080    rojobot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X62Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.125 r  rojobot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.229     0.354    rojobot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.399 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X64Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X64Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.091     0.085    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.254ns (27.026%)  route 0.686ns (72.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.476     0.105    rojobot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.150 r  rojobot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.210     0.359    rojobot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.404 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.092     0.083    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (23.001%)  route 0.773ns (76.999%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    debounce/clk_out1
    SLICE_X57Y11         FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.445     0.051    rojobot/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X60Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.096 r  rojobot/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.329     0.425    rojobot/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.470 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.470    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X60Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.120     0.112    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.231ns (23.412%)  route 0.756ns (76.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.651     0.257    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.302 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.104     0.406    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.451 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.451    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.092     0.083    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.254ns (21.253%)  route 0.941ns (78.747%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.565     0.194    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.239 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.376     0.614    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X61Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.659 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.659    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X61Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X61Y6          FDRE (Hold_fdre_C_D)         0.091     0.083    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.577    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 3.619ns (40.430%)  route 5.332ns (59.570%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.415     6.551    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT4 (Prop_lut4_I2_O)        0.321     6.872 r  rojobot/inst/BOTCPU/DataOut[1]_i_2/O
                         net (fo=1, routed)           1.055     7.927    rojobot/inst/BOTCPU/DataOut[1]_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.332     8.259 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     8.259    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.078    12.476    
    SLICE_X61Y8          FDRE (Setup_fdre_C_D)        0.029    12.505    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 3.292ns (37.733%)  route 5.432ns (62.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.570     7.706    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X59Y8          LUT4 (Prop_lut4_I1_O)        0.326     8.032 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     8.032    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.078    12.476    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.031    12.507    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.408ns (39.890%)  route 5.135ns (60.110%))
  Logic Levels:           4  (LUT4=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.709     3.470    rojobot/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.618 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     4.438    rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.794 r  rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.951     6.745    rojobot/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X60Y8          LUT4 (Prop_lut4_I2_O)        0.326     7.071 r  rojobot/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.656     7.727    rojobot/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.851 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     7.851    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.078    12.476    
    SLICE_X61Y8          FDRE (Setup_fdre_C_D)        0.031    12.507    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.706%)  route 0.143ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X67Y6          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.143    -0.246    rojobot/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X66Y5          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X66Y5          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.078    -0.436    
    SLICE_X66Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.292    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X67Y6          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.120    -0.269    rojobot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X66Y5          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X66Y5          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.078    -0.436    
    SLICE_X66Y5          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.315    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.830ns  (logic 4.116ns (21.859%)  route 14.714ns (78.141%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.787    17.071    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124    17.195 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.884    18.079    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 4.116ns (21.900%)  route 14.679ns (78.100%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.570    16.853    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.977 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           1.067    18.044    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.795ns  (logic 4.116ns (21.900%)  route 14.679ns (78.100%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.570    16.853    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.977 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           1.067    18.044    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[2][0]
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.717    18.697    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.193    
                         clock uncertainty           -0.083    19.110    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.578    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                         -18.044    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.658ns  (logic 4.116ns (22.061%)  route 14.542ns (77.939%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.787    17.071    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124    17.195 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.712    17.907    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -17.907    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.158%)  route 14.459ns (77.842%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.637    16.921    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.045 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.780    17.825    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.825    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.553ns  (logic 4.421ns (23.829%)  route 14.132ns (76.171%))
  Logic Levels:           26  (LUT2=5 LUT3=1 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.172    13.512    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.636 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.664    14.299    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y24         LUT4 (Prop_lut4_I0_O)        0.150    14.449 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.660    15.109    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.319    15.428 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.848    16.276    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.332    16.608 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__105/O
                         net (fo=5, routed)           1.194    17.803    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/q_reg[6][2]
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_out1
    RAMB18_X1Y14         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.542    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.553ns  (logic 4.421ns (23.829%)  route 14.132ns (76.171%))
  Logic Levels:           26  (LUT2=5 LUT3=1 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 18.695 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.172    13.512    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.124    13.636 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.664    14.299    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X57Y24         LUT4 (Prop_lut4_I0_O)        0.150    14.449 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.660    15.109    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X59Y23         LUT2 (Prop_lut2_I1_O)        0.319    15.428 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_3__10/O
                         net (fo=7, routed)           0.848    16.276    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[0]_7
    SLICE_X63Y23         LUT5 (Prop_lut5_I3_O)        0.332    16.608 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[2]_i_1__105/O
                         net (fo=5, routed)           1.194    17.803    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/q_reg[6][2]
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.715    18.695    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/clk_out1
    RAMB18_X1Y15         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.191    
                         clock uncertainty           -0.083    19.108    
    RAMB18_X1Y15         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    18.542    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                         -17.803    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.159%)  route 14.459ns (77.841%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.803    17.087    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.211 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.614    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.575ns  (logic 4.116ns (22.159%)  route 14.459ns (77.841%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.803    17.087    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X60Y15         LUT4 (Prop_lut4_I3_O)        0.124    17.211 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.614    17.824    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[2][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.083    19.106    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.574    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.574    
                         arrival time                         -17.824    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.496ns  (logic 4.116ns (22.254%)  route 14.380ns (77.746%))
  Logic Levels:           27  (LUT2=4 LUT3=1 LUT4=3 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.789    -0.751    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/clk_out1
    SLICE_X46Y23         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.233 r  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[0]/Q
                         net (fo=27, routed)          0.701     0.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q_reg[0]_6
    SLICE_X47Y23         LUT5 (Prop_lut5_I2_O)        0.124     0.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fill_dword_reg_3_0_/q[3]_i_4__17/O
                         net (fo=36, routed)          0.823     1.416    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[2]_5
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     1.540 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.480     2.020    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X48Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.144 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.374     2.518    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.124     2.642 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.648     3.290    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X50Y27         LUT2 (Prop_lut2_I1_O)        0.150     3.440 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.444     3.884    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X51Y27         LUT6 (Prop_lut6_I3_O)        0.348     4.232 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.447     4.679    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X51Y27         LUT2 (Prop_lut2_I1_O)        0.124     4.803 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.469     5.272    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X48Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.396 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.482     5.878    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.002 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.175     6.177    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.301 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.293     6.593    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X48Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.717 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.709     7.427    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I1_O)        0.124     7.551 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.571     8.122    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X50Y28         LUT5 (Prop_lut5_I2_O)        0.124     8.246 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8/O
                         net (fo=37, routed)          0.471     8.717    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_2__8_n_0
    SLICE_X52Y27         LUT4 (Prop_lut4_I3_O)        0.124     8.841 r  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[3]_i_1__41/O
                         net (fo=6, routed)           0.539     9.380    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X52Y27         LUT5 (Prop_lut5_I2_O)        0.124     9.504 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_3__88/O
                         net (fo=1, routed)           0.469     9.973    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_13
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.097 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.472    10.569    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.430    11.123    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.247 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.414    11.661    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.785 r  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.162    11.947    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.071 f  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.521    12.592    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.716 r  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.500    13.216    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X56Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.340 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.182    13.522    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_35
    SLICE_X56Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.646 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_5__43/O
                         net (fo=3, routed)           0.681    14.326    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_2
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.450 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.728    15.178    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X58Y21         LUT6 (Prop_lut6_I4_O)        0.124    15.302 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.857    16.160    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.124    16.284 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.637    16.921    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.124    17.045 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.700    17.745    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                  0.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.047%)  route 0.279ns (62.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.632    -0.532    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X42Y11         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[29]/Q
                         net (fo=1, routed)           0.279    -0.089    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[29]
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X53Y13         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]/C
                         clock pessimism              0.501    -0.274    
                         clock uncertainty            0.083    -0.191    
    SLICE_X53Y13         FDRE (Hold_fdre_C_D)         0.075    -0.116    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.625    -0.539    mfp_sys/top/cpu/core/siu/_cdreset/clk_out1
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  mfp_sys/top/cpu/core/siu/_cdreset/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.342    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_10
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/siu/_siu_coldreset/clk_out1
    SLICE_X39Y29         FDRE                                         r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]/C
                         clock pessimism              0.236    -0.539    
                         clock uncertainty            0.083    -0.456    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.076    -0.380    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.627    -0.537    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.059    -0.337    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X22Y24         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism              0.237    -0.537    
                         clock uncertainty            0.083    -0.454    
    SLICE_X22Y24         FDRE (Hold_fdre_C_D)         0.076    -0.378    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.235%)  route 0.187ns (55.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y47         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         FDRE (Prop_fdre_C_Q)         0.148    -0.381 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[28]/Q
                         net (fo=2, routed)           0.187    -0.194    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[28]
    SLICE_X66Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.841    -0.832    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]/C
                         clock pessimism              0.504    -0.328    
                         clock uncertainty            0.083    -0.245    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.009    -0.236    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.598    -0.566    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X75Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[35]/Q
                         net (fo=1, routed)           0.080    -0.345    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[35]
    SLICE_X74Y50         LUT3 (Prop_lut3_I0_O)        0.049    -0.296 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[35]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.296    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[35]
    SLICE_X74Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.871    -0.802    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X74Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]/C
                         clock pessimism              0.249    -0.553    
                         clock uncertainty            0.083    -0.470    
    SLICE_X74Y50         FDRE (Hold_fdre_C_D)         0.131    -0.339    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[35]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.777%)  route 0.406ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.654    -0.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X80Y42         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.346 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__2/Q
                         net (fo=17, routed)          0.406     0.060    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/write_addr[2]
    RAMB36_X3Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/clk_out1
    RAMB36_X3Y10         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
                         clock pessimism              0.504    -0.253    
                         clock uncertainty            0.083    -0.170    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.013    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.942%)  route 0.315ns (69.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X41Y14         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[7]/Q
                         net (fo=1, routed)           0.315    -0.078    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[7]
    SLICE_X56Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.899    -0.774    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]/C
                         clock pessimism              0.501    -0.274    
                         clock uncertainty            0.083    -0.191    
    SLICE_X56Y15         FDRE (Hold_fdre_C_D)         0.063    -0.128    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.790%)  route 0.294ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X46Y9          FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.164    -0.369 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[24]/Q
                         net (fo=1, routed)           0.294    -0.074    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[24]
    SLICE_X56Y12         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.901    -0.772    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X56Y12         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.501    -0.272    
                         clock uncertainty            0.083    -0.189    
    SLICE_X56Y12         FDRE (Hold_fdre_C_D)         0.063    -0.126    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.120%)  route 0.278ns (59.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.624    -0.540    mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/clk_out1
    SLICE_X49Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/icc/_irepl_way_reg_3_0_/q_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.293    mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q_reg[3]_2[1]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.045    -0.248 r  mfp_sys/top/cpu/core/icc/_icop_wway_reg_3_0_/q[2]_i_1__42/O
                         net (fo=2, routed)           0.172    -0.076    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[3]_0[1]
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.894    -0.779    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/clk_out1
    SLICE_X52Y30         FDRE                                         r  mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]/C
                         clock pessimism              0.501    -0.279    
                         clock uncertainty            0.083    -0.196    
    SLICE_X52Y30         FDRE (Hold_fdre_C_D)         0.066    -0.130    mfp_sys/top/cpu/core/icc/_miss_repl_inf_9_5_/cregister/register_inst/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.172%)  route 0.244ns (59.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/clk_out1
    SLICE_X66Y47         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_reg_55_0_/cregister/cregister/q_reg[22]/Q
                         net (fo=2, routed)           0.244    -0.120    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[39]_0[22]
    SLICE_X69Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.841    -0.832    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X69Y50         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]/C
                         clock pessimism              0.504    -0.328    
                         clock uncertainty            0.083    -0.245    
    SLICE_X69Y50         FDRE (Hold_fdre_C_D)         0.070    -0.175    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.329%)  route 1.710ns (74.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 12.598 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.804    12.598    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y8          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456    13.054 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.710    14.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X63Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.887 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    14.887    mfp_sys_n_1
    SLICE_X63Y12         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.672    18.651    clk_out1
    SLICE_X63Y12         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.047    
                         clock uncertainty           -0.201    18.845    
    SLICE_X63Y12         FDRE (Setup_fdre_C_D)        0.031    18.876    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.288ns  (logic 0.642ns (28.053%)  route 1.646ns (71.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 12.597 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.803    12.597    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.518    13.115 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.646    14.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.885 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    14.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.201    18.846    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.081    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.284ns  (logic 0.779ns (34.108%)  route 1.505ns (65.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.478    13.073 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.505    14.578    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.301    14.879 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.879    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.201    18.844    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.077    18.921    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.921    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.209ns  (logic 0.580ns (26.261%)  route 1.629ns (73.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=1, routed)           1.629    14.679    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X59Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.803 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    14.803    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][2]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.672    18.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.047    
                         clock uncertainty           -0.201    18.845    
    SLICE_X59Y10         FDCE (Setup_fdce_C_D)        0.031    18.876    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.189ns  (logic 0.715ns (32.656%)  route 1.474ns (67.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.419    13.014 r  rojobot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           1.474    14.488    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.296    14.784 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000    14.784    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][14]
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.201    18.844    
    SLICE_X59Y11         FDCE (Setup_fdce_C_D)        0.029    18.873    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         18.873    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.236ns  (logic 0.580ns (25.940%)  route 1.656ns (74.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=1, routed)           1.656    14.707    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.831 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[30]_i_1/O
                         net (fo=1, routed)           0.000    14.831    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][30]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.201    18.846    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.079    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.178ns  (logic 0.580ns (26.625%)  route 1.598ns (73.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.598    14.649    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X61Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    14.773    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X61Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.201    18.844    
    SLICE_X61Y11         FDCE (Setup_fdce_C_D)        0.032    18.876    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.172ns  (logic 0.718ns (33.061%)  route 1.454ns (66.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.419    13.014 r  rojobot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=1, routed)           1.454    14.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.299    14.766 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    14.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][18]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.201    18.847    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.031    18.878    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.878    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.198ns  (logic 0.580ns (26.387%)  route 1.618ns (73.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 12.597 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.803    12.597    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.456    13.053 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           1.618    14.671    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X66Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.795 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    14.795    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X66Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.201    18.846    
    SLICE_X66Y12         FDCE (Setup_fdce_C_D)        0.081    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.795    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.145ns  (logic 0.773ns (36.034%)  route 1.372ns (63.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.478    13.073 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           1.372    14.445    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.295    14.740 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000    14.740    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.201    18.847    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.032    18.879    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         18.879    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  4.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.276ns (38.635%)  route 0.438ns (61.365%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           0.214    -0.176    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.045    -0.131 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.108    -0.024    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.045     0.021 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.116     0.138    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.183 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.183    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X62Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.120     0.110    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.794%)  route 0.543ns (72.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=1, routed)           0.543     0.173    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X59Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.218    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.092     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.209ns (26.524%)  route 0.579ns (73.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.579     0.211    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X70Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.256 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X70Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X70Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X70Y13         FDCE (Hold_fdce_C_D)         0.121     0.111    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.468%)  route 0.574ns (75.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.574     0.183    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][6]
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.092     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.488%)  route 0.574ns (75.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.574     0.182    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.227 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.091     0.081    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.374%)  route 0.554ns (72.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  rojobot/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           0.554     0.187    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X63Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.232 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][22]
    SLICE_X63Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X63Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X63Y11         FDCE (Hold_fdce_C_D)         0.091     0.083    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.247ns (31.111%)  route 0.547ns (68.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           0.547     0.161    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.099     0.260 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.120     0.110    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.307%)  route 0.612ns (76.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  rojobot/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=1, routed)           0.612     0.219    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.264 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     0.264    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][26]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.121     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.165%)  route 0.584ns (75.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=1, routed)           0.584     0.192    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.237 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.237    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][17]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X64Y11         FDCE (Hold_fdce_C_D)         0.091     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.143%)  route 0.590ns (73.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.590     0.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.266 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][4]
    SLICE_X58Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X58Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X58Y10         FDCE (Hold_fdce_C_D)         0.120     0.110    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.290ns  (logic 0.580ns (25.329%)  route 1.710ns (74.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 12.598 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.804    12.598    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y8          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y8          FDCE (Prop_fdce_C_Q)         0.456    13.054 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.710    14.763    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X63Y12         LUT3 (Prop_lut3_I1_O)        0.124    14.887 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    14.887    mfp_sys_n_1
    SLICE_X63Y12         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.672    18.651    clk_out1
    SLICE_X63Y12         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.047    
                         clock uncertainty           -0.201    18.845    
    SLICE_X63Y12         FDRE (Setup_fdre_C_D)        0.031    18.876    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -14.887    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.288ns  (logic 0.642ns (28.053%)  route 1.646ns (71.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 12.597 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.803    12.597    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.518    13.115 r  rojobot/inst/BOTREGIF/LocY_reg[7]/Q
                         net (fo=1, routed)           1.646    14.761    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.885 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    14.885    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][23]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.201    18.846    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.081    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.885    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.284ns  (logic 0.779ns (34.108%)  route 1.505ns (65.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.478    13.073 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           1.505    14.578    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.301    14.879 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000    14.879    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.201    18.844    
    SLICE_X60Y11         FDCE (Setup_fdce_C_D)        0.077    18.921    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         18.921    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.209ns  (logic 0.580ns (26.261%)  route 1.629ns (73.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=1, routed)           1.629    14.679    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[2]
    SLICE_X59Y10         LUT6 (Prop_lut6_I2_O)        0.124    14.803 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000    14.803    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][2]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.672    18.651    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]/C
                         clock pessimism              0.395    19.047    
                         clock uncertainty           -0.201    18.845    
    SLICE_X59Y10         FDCE (Setup_fdce_C_D)        0.031    18.876    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -14.803    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.089ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.189ns  (logic 0.715ns (32.656%)  route 1.474ns (67.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.419    13.014 r  rojobot/inst/BOTREGIF/Sensors_reg[6]/Q
                         net (fo=1, routed)           1.474    14.488    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[6]
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.296    14.784 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[14]_i_1/O
                         net (fo=1, routed)           0.000    14.784    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][14]
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.201    18.844    
    SLICE_X59Y11         FDCE (Setup_fdce_C_D)        0.029    18.873    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         18.873    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  4.089    

Slack (MET) :             4.095ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.236ns  (logic 0.580ns (25.940%)  route 1.656ns (74.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/LocX_reg[6]/Q
                         net (fo=1, routed)           1.656    14.707    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[6]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.831 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[30]_i_1/O
                         net (fo=1, routed)           0.000    14.831    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][30]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.201    18.846    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.079    18.925    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         18.925    
                         arrival time                         -14.831    
  -------------------------------------------------------------------
                         slack                                  4.095    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.178ns  (logic 0.580ns (26.625%)  route 1.598ns (73.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.456    13.051 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           1.598    14.649    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X61Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.773 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000    14.773    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X61Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.671    18.650    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.395    19.046    
                         clock uncertainty           -0.201    18.844    
    SLICE_X61Y11         FDCE (Setup_fdce_C_D)        0.032    18.876    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -14.773    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.172ns  (logic 0.718ns (33.061%)  route 1.454ns (66.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.419    13.014 r  rojobot/inst/BOTREGIF/LocY_reg[2]/Q
                         net (fo=1, routed)           1.454    14.467    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[2]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.299    14.766 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[18]_i_1/O
                         net (fo=1, routed)           0.000    14.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][18]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.201    18.847    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.031    18.878    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         18.878    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.198ns  (logic 0.580ns (26.387%)  route 1.618ns (73.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 18.652 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns = ( 12.597 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.803    12.597    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.456    13.053 r  rojobot/inst/BOTREGIF/LocX_reg[5]/Q
                         net (fo=1, routed)           1.618    14.671    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[5]
    SLICE_X66Y12         LUT5 (Prop_lut5_I2_O)        0.124    14.795 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    14.795    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][29]
    SLICE_X66Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.673    18.652    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X66Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.395    19.048    
                         clock uncertainty           -0.201    18.846    
    SLICE_X66Y12         FDCE (Setup_fdce_C_D)        0.081    18.927    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -14.795    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.145ns  (logic 0.773ns (36.034%)  route 1.372ns (63.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 18.653 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 12.595 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.801    12.595    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.478    13.073 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           1.372    14.445    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.295    14.740 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000    14.740    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.674    18.653    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.395    19.049    
                         clock uncertainty           -0.201    18.847    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.032    18.879    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         18.879    
                         arrival time                         -14.740    
  -------------------------------------------------------------------
                         slack                                  4.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.276ns (38.635%)  route 0.438ns (61.365%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X63Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=1, routed)           0.214    -0.176    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X63Y11         LUT5 (Prop_lut5_I0_O)        0.045    -0.131 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.108    -0.024    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.045     0.021 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.116     0.138    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.183 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.183    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X62Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y12         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.120     0.110    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.209ns (27.794%)  route 0.543ns (72.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=1, routed)           0.543     0.173    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X59Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.218 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.218    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.092     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.209ns (26.524%)  route 0.579ns (73.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.579     0.211    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X70Y13         LUT6 (Prop_lut6_I5_O)        0.045     0.256 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.256    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X70Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X70Y13         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X70Y13         FDCE (Hold_fdce_C_D)         0.121     0.111    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.468%)  route 0.574ns (75.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=1, routed)           0.574     0.183    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[6]
    SLICE_X59Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.228 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[6]_i_1/O
                         net (fo=1, routed)           0.000     0.228    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][6]
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.092     0.082    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.488%)  route 0.574ns (75.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y9          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.574     0.182    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X59Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.227 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.227    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.091     0.081    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.374%)  route 0.554ns (72.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.632    -0.532    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  rojobot/inst/BOTREGIF/LocY_reg[6]/Q
                         net (fo=1, routed)           0.554     0.187    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[6]
    SLICE_X63Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.232 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     0.232    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][22]
    SLICE_X63Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X63Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X63Y11         FDCE (Hold_fdce_C_D)         0.091     0.083    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.247ns (31.111%)  route 0.547ns (68.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.148    -0.386 r  rojobot/inst/BOTREGIF/Sensors_reg[5]/Q
                         net (fo=1, routed)           0.547     0.161    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[5]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.099     0.260 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[13]_i_1/O
                         net (fo=1, routed)           0.000     0.260    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][13]
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.120     0.110    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.307%)  route 0.612ns (76.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  rojobot/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=1, routed)           0.612     0.219    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X62Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.264 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     0.264    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][26]
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.907    -0.766    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.121     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.165%)  route 0.584ns (75.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.631    -0.533    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  rojobot/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=1, routed)           0.584     0.192    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X64Y11         LUT5 (Prop_lut5_I2_O)        0.045     0.237 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     0.237    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][17]
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.908    -0.765    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X64Y11         FDCE (Hold_fdce_C_D)         0.091     0.084    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.143%)  route 0.590ns (73.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.630    -0.534    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y10         FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_fdce_C_Q)         0.164    -0.370 r  rojobot/inst/BOTREGIF/BotInfo_reg[4]/Q
                         net (fo=1, routed)           0.590     0.221    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[4]
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.266 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     0.266    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][4]
    SLICE_X58Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X58Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.201    -0.010    
    SLICE_X58Y10         FDCE (Hold_fdce_C_D)         0.120     0.110    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.777ns  (logic 0.580ns (12.140%)  route 4.197ns (87.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 25.239 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         2.618    24.042    vta/SR[0]
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.593    25.239    vta/clk_out2
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_3/C
                         clock pessimism              0.395    25.635    
                         clock uncertainty           -0.203    25.432    
    SLICE_X78Y83         FDRE (Setup_fdre_C_R)       -0.524    24.908    vta/video_on_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.777ns  (logic 0.580ns (12.140%)  route 4.197ns (87.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 25.239 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         2.618    24.042    vta/SR[0]
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.593    25.239    vta/clk_out2
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_4/C
                         clock pessimism              0.395    25.635    
                         clock uncertainty           -0.203    25.432    
    SLICE_X78Y83         FDRE (Setup_fdre_C_R)       -0.524    24.908    vta/video_on_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         24.908    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.455ns  (logic 0.580ns (16.786%)  route 2.875ns (83.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 25.362 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.296    22.720    vta/SR[0]
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.716    25.362    vta/clk_out2
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica/C
                         clock pessimism              0.395    25.757    
                         clock uncertainty           -0.203    25.554    
    SLICE_X78Y30         FDRE (Setup_fdre_C_R)       -0.524    25.030    vta/video_on_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         25.030    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.455ns  (logic 0.580ns (16.786%)  route 2.875ns (83.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 25.362 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.296    22.720    vta/SR[0]
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.716    25.362    vta/clk_out2
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica_2/C
                         clock pessimism              0.395    25.757    
                         clock uncertainty           -0.203    25.554    
    SLICE_X78Y30         FDRE (Setup_fdre_C_R)       -0.524    25.030    vta/video_on_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         25.030    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.203    25.563    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.039    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.254ns (30.239%)  route 0.586ns (69.761%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    debounce/clk_out1
    SLICE_X54Y10         FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.432     0.060    rojobot/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.105 r  rojobot/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.154     0.259    rojobot/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.304 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.304    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.091     0.084    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.190ns (21.667%)  route 0.687ns (78.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.687     0.294    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X69Y4          LUT5 (Prop_lut5_I4_O)        0.049     0.343 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.343    rojobot/inst/BOTCPU/run_value
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X69Y4          FDRE (Hold_fdre_C_D)         0.107     0.104    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.308%)  route 0.687ns (78.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.687     0.294    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X69Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.339 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.339    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.203    -0.003    
    SLICE_X69Y4          FDRE (Hold_fdre_C_D)         0.092     0.089    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.231ns (26.132%)  route 0.653ns (73.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.409     0.015    rojobot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.060 r  rojobot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.244     0.303    rojobot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X61Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.348    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.092     0.085    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.254ns (27.459%)  route 0.671ns (72.541%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.396     0.025    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.070 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.275     0.344    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.389 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.091     0.084    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.254ns (27.233%)  route 0.679ns (72.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.450     0.080    rojobot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X62Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.125 r  rojobot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.229     0.354    rojobot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.399 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X64Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X64Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.091     0.087    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.254ns (27.026%)  route 0.686ns (72.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.476     0.105    rojobot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.150 r  rojobot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.210     0.359    rojobot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.404 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.092     0.085    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (23.001%)  route 0.773ns (76.999%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    debounce/clk_out1
    SLICE_X57Y11         FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.445     0.051    rojobot/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X60Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.096 r  rojobot/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.329     0.425    rojobot/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.470 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.470    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X60Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.120     0.114    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.231ns (23.412%)  route 0.756ns (76.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.651     0.257    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.302 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.104     0.406    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.451 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.451    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.203    -0.007    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.092     0.085    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.254ns (21.253%)  route 0.941ns (78.747%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.565     0.194    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.239 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.376     0.614    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X61Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.659 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.659    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X61Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X61Y6          FDRE (Hold_fdre_C_D)         0.091     0.085    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.575    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 3.619ns (40.430%)  route 5.332ns (59.570%))
  Logic Levels:           4  (LUT4=1 LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.415     6.551    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT4 (Prop_lut4_I2_O)        0.321     6.872 r  rojobot/inst/BOTCPU/DataOut[1]_i_2/O
                         net (fo=1, routed)           1.055     7.927    rojobot/inst/BOTCPU/DataOut[1]_i_2_n_0
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.332     8.259 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     8.259    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.078    12.476    
    SLICE_X61Y8          FDRE (Setup_fdre_C_D)        0.029    12.505    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         12.505    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[0]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[0]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[1]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[1]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[2]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[3]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[3]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[4]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[4]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[5]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[5]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/MapY_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.298ns  (logic 3.321ns (40.020%)  route 4.977ns (59.980%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 11.988 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 f  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 f  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          1.496     6.633    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X64Y8          LUT5 (Prop_lut5_I3_O)        0.355     6.988 r  rojobot/inst/BOTCPU/MapY[6]_i_1/O
                         net (fo=7, routed)           0.618     7.606    rojobot/inst/BOTREGIF/write_strobe_flop_6[0]
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.675    11.988    rojobot/inst/BOTREGIF/clk_in
    SLICE_X71Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[6]/C
                         clock pessimism              0.568    12.556    
                         clock uncertainty           -0.078    12.478    
    SLICE_X71Y9          FDCE (Setup_fdce_C_CE)      -0.408    12.070    rojobot/inst/BOTREGIF/MapY_reg[6]
  -------------------------------------------------------------------
                         required time                         12.070    
                         arrival time                          -7.606    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 3.292ns (37.733%)  route 5.432ns (62.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.838     3.600    rojobot/inst/BOTCPU/lower_reg_banks/ADDRC0
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.753 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.025     4.778    rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X67Y3          LUT5 (Prop_lut5_I0_O)        0.359     5.137 r  rojobot/inst/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=36, routed)          2.570     7.706    rojobot/inst/BOTCPU/port_id[2]
    SLICE_X59Y8          LUT4 (Prop_lut4_I1_O)        0.326     8.032 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     8.032    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.078    12.476    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.031    12.507    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 3.408ns (39.890%)  route 5.135ns (60.110%))
  Logic Levels:           4  (LUT4=2 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 11.986 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.848    -0.692    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X1Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.762 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[6]
                         net (fo=14, routed)          1.709     3.470    rojobot/inst/BOTCPU/lower_reg_banks/ADDRA2
    SLICE_X66Y3          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     3.618 r  rojobot/inst/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           0.820     4.438    rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X65Y3          LUT5 (Prop_lut5_I0_O)        0.356     4.794 r  rojobot/inst/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=48, routed)          1.951     6.745    rojobot/inst/BOTCPU/data_path_loop[4].small_spm.spm_flop_0[0]
    SLICE_X60Y8          LUT4 (Prop_lut4_I2_O)        0.326     7.071 r  rojobot/inst/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.656     7.727    rojobot/inst/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I2_O)        0.124     7.851 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     7.851    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    11.986    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.568    12.554    
                         clock uncertainty           -0.078    12.476    
    SLICE_X61Y8          FDRE (Setup_fdre_C_D)        0.031    12.507    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  4.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMD32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.372%)  route 0.208ns (59.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.208    -0.180    rojobot/inst/BOTCPU/upper_reg_banks/ADDRD4
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/upper_reg_banks/WCLK
    SLICE_X66Y4          RAMS32                                       r  rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.078    -0.414    
    SLICE_X66Y4          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.214    rojobot/inst/BOTCPU/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.706%)  route 0.143ns (50.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X67Y6          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.143    -0.246    rojobot/inst/BOTCPU/stack_ram_high/DIC0
    SLICE_X66Y5          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X66Y5          RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.078    -0.436    
    SLICE_X66Y5          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.292    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.634    -0.530    rojobot/inst/BOTCPU/clk_in
    SLICE_X67Y6          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.120    -0.269    rojobot/inst/BOTCPU/stack_ram_high/DID1
    SLICE_X66Y5          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X66Y5          RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.078    -0.436    
    SLICE_X66Y5          RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.315    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.777ns  (logic 0.580ns (12.140%)  route 4.197ns (87.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 25.239 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         2.618    24.042    vta/SR[0]
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.593    25.239    vta/clk_out2
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_3/C
                         clock pessimism              0.395    25.635    
                         clock uncertainty           -0.201    25.433    
    SLICE_X78Y83         FDRE (Setup_fdre_C_R)       -0.524    24.909    vta/video_on_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.777ns  (logic 0.580ns (12.140%)  route 4.197ns (87.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 25.239 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         2.618    24.042    vta/SR[0]
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.593    25.239    vta/clk_out2
    SLICE_X78Y83         FDRE                                         r  vta/video_on_reg_lopt_replica_4/C
                         clock pessimism              0.395    25.635    
                         clock uncertainty           -0.201    25.433    
    SLICE_X78Y83         FDRE (Setup_fdre_C_R)       -0.524    24.909    vta/video_on_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                         -24.042    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.455ns  (logic 0.580ns (16.786%)  route 2.875ns (83.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 25.362 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.296    22.720    vta/SR[0]
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.716    25.362    vta/clk_out2
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica/C
                         clock pessimism              0.395    25.757    
                         clock uncertainty           -0.201    25.556    
    SLICE_X78Y30         FDRE (Setup_fdre_C_R)       -0.524    25.032    vta/video_on_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.455ns  (logic 0.580ns (16.786%)  route 2.875ns (83.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 25.362 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.296    22.720    vta/SR[0]
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.716    25.362    vta/clk_out2
    SLICE_X78Y30         FDRE                                         r  vta/video_on_reg_lopt_replica_2/C
                         clock pessimism              0.395    25.757    
                         clock uncertainty           -0.201    25.556    
    SLICE_X78Y30         FDRE (Setup_fdre_C_R)       -0.524    25.032    vta/video_on_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         25.032    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[1]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[1]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[2]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[2]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.293ns  (logic 0.580ns (17.613%)  route 2.713ns (82.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 25.371 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 r  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.134    22.557    vta/SR[0]
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.725    25.371    vta/clk_out2
    SLICE_X74Y8          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.766    
                         clock uncertainty           -0.201    25.565    
    SLICE_X74Y8          FDRE (Setup_fdre_C_R)       -0.524    25.041    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                  2.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.254ns (30.239%)  route 0.586ns (69.761%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    debounce/clk_out1
    SLICE_X54Y10         FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.432     0.060    rojobot/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.105 r  rojobot/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.154     0.259    rojobot/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X59Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.304 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.304    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.091     0.082    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.190ns (21.667%)  route 0.687ns (78.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.687     0.294    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X69Y4          LUT5 (Prop_lut5_I4_O)        0.049     0.343 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     0.343    rojobot/inst/BOTCPU/run_value
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X69Y4          FDRE (Hold_fdre_C_D)         0.107     0.102    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.308%)  route 0.687ns (78.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.687     0.294    rojobot/inst/BOTCPU/reset_lut/I4
    SLICE_X69Y4          LUT6 (Prop_lut6_I4_O)        0.045     0.339 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.339    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.910    -0.763    rojobot/inst/BOTCPU/clk_in
    SLICE_X69Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.557    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X69Y4          FDRE (Hold_fdre_C_D)         0.092     0.087    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.231ns (26.132%)  route 0.653ns (73.868%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.409     0.015    rojobot/inst/BOTREGIF/MotCtl_in[6]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.060 r  rojobot/inst/BOTREGIF/DataOut[6]_i_2/O
                         net (fo=1, routed)           0.244     0.303    rojobot/inst/BOTCPU/BotInfo_int_reg[6]
    SLICE_X61Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  rojobot/inst/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.348    rojobot/inst/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.092     0.083    rojobot/inst/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.254ns (27.459%)  route 0.671ns (72.541%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.396     0.025    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.070 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.275     0.344    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.389 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.389    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.091     0.082    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.254ns (27.233%)  route 0.679ns (72.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.450     0.080    rojobot/inst/BOTREGIF/MotCtl_in[0]
    SLICE_X62Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.125 r  rojobot/inst/BOTREGIF/DataOut[0]_i_4/O
                         net (fo=1, routed)           0.229     0.354    rojobot/inst/BOTCPU/BotInfo_int_reg[0]
    SLICE_X64Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.399 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X64Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X64Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.091     0.085    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.254ns (27.026%)  route 0.686ns (72.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.476     0.105    rojobot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X59Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.150 r  rojobot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.210     0.359    rojobot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X59Y8          LUT4 (Prop_lut4_I0_O)        0.045     0.404 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X59Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.092     0.083    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.231ns (23.001%)  route 0.773ns (76.999%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.629    -0.535    debounce/clk_out1
    SLICE_X57Y11         FDRE                                         r  debounce/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  debounce/swtch_db_reg[7]/Q
                         net (fo=3, routed)           0.445     0.051    rojobot/inst/BOTCPU/Bot_Config_reg[7]
    SLICE_X60Y7          LUT4 (Prop_lut4_I0_O)        0.045     0.096 r  rojobot/inst/BOTCPU/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.329     0.425    rojobot/inst/BOTCPU/DataOut[7]_i_2_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.470 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.470    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X60Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.120     0.112    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.231ns (23.412%)  route 0.756ns (76.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.651     0.257    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.302 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.104     0.406    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X61Y8          LUT5 (Prop_lut5_I4_O)        0.045     0.451 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.451    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.906    -0.767    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y8          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.211    
                         clock uncertainty            0.201    -0.009    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.092     0.083    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.254ns (21.253%)  route 0.941ns (78.747%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y13         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.565     0.194    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.239 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.376     0.614    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X61Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.659 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.659    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X61Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y6          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X61Y6          FDRE (Hold_fdre_C_D)         0.091     0.083    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.577    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 0.580ns (7.932%)  route 6.732ns (92.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         5.153     6.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X64Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X64Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                 11.914    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 0.580ns (7.952%)  route 6.714ns (92.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         5.135     6.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X62Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.510    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    18.977    
                         clock uncertainty           -0.083    18.894    
    SLICE_X62Y57         FDCE (Recov_fdce_C_CLR)     -0.319    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 12.017    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.371ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X60Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X60Y57         FDCE (Recov_fdce_C_CLR)     -0.319    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.317    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.317    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.317    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.317    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.935%)  route 1.059ns (85.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.290     0.712    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y17         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.922    -0.751    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y17         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.501    -0.251    
    SLICE_X74Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.318    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.935%)  route 1.059ns (85.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.290     0.712    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y17         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.922    -0.751    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y17         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.501    -0.251    
    SLICE_X74Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.318    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.169%)  route 1.127ns (85.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.358     0.779    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X72Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.121    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 0.580ns (7.932%)  route 6.732ns (92.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         5.153     6.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X64Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X64Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                 11.914    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 0.580ns (7.952%)  route 6.714ns (92.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         5.135     6.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X62Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.510    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    18.977    
                         clock uncertainty           -0.083    18.894    
    SLICE_X62Y57         FDCE (Recov_fdce_C_CLR)     -0.319    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 12.017    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.371ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X60Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X60Y57         FDCE (Recov_fdce_C_CLR)     -0.319    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.234    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.234    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.234    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.234    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.935%)  route 1.059ns (85.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.290     0.712    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y17         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.922    -0.751    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y17         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.501    -0.251    
                         clock uncertainty            0.083    -0.168    
    SLICE_X74Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.235    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.935%)  route 1.059ns (85.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.290     0.712    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y17         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.922    -0.751    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y17         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.501    -0.251    
                         clock uncertainty            0.083    -0.168    
    SLICE_X74Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.235    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.169%)  route 1.127ns (85.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.358     0.779    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X72Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.038    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.914ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 0.580ns (7.932%)  route 6.732ns (92.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         5.153     6.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X64Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X64Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                 11.914    

Slack (MET) :             12.017ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 0.580ns (7.952%)  route 6.714ns (92.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         5.135     6.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X62Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.510    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    18.977    
                         clock uncertainty           -0.083    18.894    
    SLICE_X62Y57         FDCE (Recov_fdce_C_CLR)     -0.319    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 12.017    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.160ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.160    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.285ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.285    

Slack (MET) :             12.371ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X60Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X60Y57         FDCE (Recov_fdce_C_CLR)     -0.319    18.573    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.234    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.234    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.234    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.234    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.935%)  route 1.059ns (85.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.290     0.712    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y17         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.922    -0.751    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y17         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.501    -0.251    
                         clock uncertainty            0.083    -0.168    
    SLICE_X74Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.235    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.935%)  route 1.059ns (85.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.290     0.712    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y17         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.922    -0.751    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y17         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.501    -0.251    
                         clock uncertainty            0.083    -0.168    
    SLICE_X74Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.235    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.169%)  route 1.127ns (85.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.358     0.779    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.083    -0.167    
    SLICE_X72Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.259    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.038    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.915ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 0.580ns (7.932%)  route 6.732ns (92.068%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         5.153     6.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X64Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X64Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.081    18.897    
    SLICE_X64Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[15]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                 11.915    

Slack (MET) :             12.019ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.294ns  (logic 0.580ns (7.952%)  route 6.714ns (92.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         5.135     6.558    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X62Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.510    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X62Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.487    18.977    
                         clock uncertainty           -0.081    18.896    
    SLICE_X62Y57         FDCE (Recov_fdce_C_CLR)     -0.319    18.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 12.019    

Slack (MET) :             12.162ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.081    18.894    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[1]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.162    

Slack (MET) :             12.162ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.081    18.894    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.162    

Slack (MET) :             12.162ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.081    18.894    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.162    

Slack (MET) :             12.162ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.580ns (8.212%)  route 6.483ns (91.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.904     6.327    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X59Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X59Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.081    18.894    
    SLICE_X59Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 12.162    

Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.081    18.894    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[0]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.081    18.894    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X61Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X61Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.081    18.894    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.373ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.938ns  (logic 0.580ns (8.360%)  route 6.358ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    -0.736    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579     1.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124     1.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         4.779     6.202    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X60Y57         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X60Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.081    18.894    
    SLICE_X60Y57         FDCE (Recov_fdce_C_CLR)     -0.319    18.575    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 12.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.317    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.317    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.317    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.186ns (15.414%)  route 1.021ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.252     0.673    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X76Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X76Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X76Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.317    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.935%)  route 1.059ns (85.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.290     0.712    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y17         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.922    -0.751    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y17         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.501    -0.251    
    SLICE_X74Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.318    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.935%)  route 1.059ns (85.065%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.290     0.712    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X74Y17         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.922    -0.751    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X74Y17         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.501    -0.251    
    SLICE_X74Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.318    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.116ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.186ns (14.216%)  route 1.122ns (85.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.353     0.775    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X73Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X73Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X73Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.186ns (14.169%)  route 1.127ns (85.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.358     0.779    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X72Y16         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.923    -0.750    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X72Y16         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]/C
                         clock pessimism              0.501    -0.250    
    SLICE_X72Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.342    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  1.121    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.150    rojobot/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[5]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.150    rojobot/inst/BOTREGIF/LocX_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[6]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.150    rojobot/inst/BOTREGIF/LocX_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.150    rojobot/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.192    rojobot/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.192    rojobot/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.192    rojobot/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[3]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.192    rojobot/inst/BOTREGIF/LocX_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.053%)  route 3.273ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 25.318 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.694    23.117    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y9          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.672    25.318    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.395    25.713    
                         clock uncertainty           -0.203    25.510    
    SLICE_X61Y9          FDCE (Recov_fdce_C_CLR)     -0.405    25.105    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -23.117    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.053%)  route 3.273ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 25.318 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.694    23.117    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y9          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.672    25.318    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.395    25.713    
                         clock uncertainty           -0.203    25.510    
    SLICE_X61Y9          FDCE (Recov_fdce_C_CLR)     -0.405    25.105    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -23.117    
  -------------------------------------------------------------------
                         slack                                  1.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[5]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/LocY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/LocY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.086    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.152    rojobot/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.152    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[5]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.152    rojobot/inst/BOTREGIF/LocX_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.152    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[6]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.152    rojobot/inst/BOTREGIF/LocX_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.152    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.152    rojobot/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.152    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.194    rojobot/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.194    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.194    rojobot/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.194    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.194    rojobot/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.194    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[3]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.194    rojobot/inst/BOTREGIF/LocX_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.194    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.053%)  route 3.273ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 25.318 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.694    23.117    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y9          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.672    25.318    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.395    25.713    
                         clock uncertainty           -0.201    25.512    
    SLICE_X61Y9          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.117    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.053%)  route 3.273ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 25.318 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.694    23.117    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y9          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.672    25.318    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.395    25.713    
                         clock uncertainty           -0.201    25.512    
    SLICE_X61Y9          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.117    
  -------------------------------------------------------------------
                         slack                                  1.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[5]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.075    rojobot/inst/BOTREGIF/LocY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.075    rojobot/inst/BOTREGIF/LocY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.075    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.150    rojobot/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[5]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.150    rojobot/inst/BOTREGIF/LocX_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[6]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.150    rojobot/inst/BOTREGIF/LocX_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.150    rojobot/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.150    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.192    rojobot/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.192    rojobot/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.192    rojobot/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[3]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.203    25.511    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.192    rojobot/inst/BOTREGIF/LocX_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.053%)  route 3.273ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 25.318 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.694    23.117    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y9          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.672    25.318    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.395    25.713    
                         clock uncertainty           -0.203    25.510    
    SLICE_X61Y9          FDCE (Recov_fdce_C_CLR)     -0.405    25.105    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -23.117    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.053%)  route 3.273ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 25.318 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.694    23.117    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y9          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.672    25.318    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.395    25.713    
                         clock uncertainty           -0.203    25.510    
    SLICE_X61Y9          FDCE (Recov_fdce_C_CLR)     -0.405    25.105    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.105    
                         arrival time                         -23.117    
  -------------------------------------------------------------------
                         slack                                  1.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.203    -0.004    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.071    rojobot/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[5]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/LocY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/LocY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.203    -0.006    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.086    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[4]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.152    rojobot/inst/BOTREGIF/LocX_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.152    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[5]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.152    rojobot/inst/BOTREGIF/LocX_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.152    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[6]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.152    rojobot/inst/BOTREGIF/LocX_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.152    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[7]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.361    25.152    rojobot/inst/BOTREGIF/LocX_int_reg[7]
  -------------------------------------------------------------------
                         required time                         25.152    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.194    rojobot/inst/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         25.194    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.194    rojobot/inst/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         25.194    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[2]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.194    rojobot/inst/BOTREGIF/LocX_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.194    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.498%)  route 3.421ns (85.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 25.319 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.842    23.265    rojobot/inst/BOTREGIF/reset
    SLICE_X60Y8          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.673    25.319    rojobot/inst/BOTREGIF/clk_in
    SLICE_X60Y8          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_int_reg[3]/C
                         clock pessimism              0.395    25.714    
                         clock uncertainty           -0.201    25.513    
    SLICE_X60Y8          FDCE (Recov_fdce_C_CLR)     -0.319    25.194    rojobot/inst/BOTREGIF/LocX_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.194    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.053%)  route 3.273ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 25.318 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.694    23.117    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y9          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.672    25.318    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[1]/C
                         clock pessimism              0.395    25.713    
                         clock uncertainty           -0.201    25.512    
    SLICE_X61Y9          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/LocX_reg[1]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.117    
  -------------------------------------------------------------------
                         slack                                  1.990    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.853ns  (logic 0.580ns (15.053%)  route 3.273ns (84.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 25.318 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 19.264 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.804    19.264    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    19.720 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.579    21.299    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.124    21.423 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         1.694    23.117    rojobot/inst/BOTREGIF/reset
    SLICE_X61Y9          FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         1.672    25.318    rojobot/inst/BOTREGIF/clk_in
    SLICE_X61Y9          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
                         clock pessimism              0.395    25.713    
                         clock uncertainty           -0.201    25.512    
    SLICE_X61Y9          FDCE (Recov_fdce_C_CLR)     -0.405    25.107    rojobot/inst/BOTREGIF/LocY_reg[1]
  -------------------------------------------------------------------
                         required time                         25.107    
                         arrival time                         -23.117    
  -------------------------------------------------------------------
                         slack                                  1.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[0]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[1]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[2]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[3]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[4]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[5]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.186ns (12.206%)  route 1.338ns (87.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.569     0.990    rojobot/inst/BOTREGIF/reset
    SLICE_X70Y9          FDCE                                         f  rojobot/inst/BOTREGIF/MapX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.909    -0.764    rojobot/inst/BOTREGIF/clk_in
    SLICE_X70Y9          FDCE                                         r  rojobot/inst/BOTREGIF/MapX_reg[6]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.201    -0.006    
    SLICE_X70Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.073    rojobot/inst/BOTREGIF/MapX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.073    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[5]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.075    rojobot/inst/BOTREGIF/LocY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[6]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.075    rojobot/inst/BOTREGIF/LocY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.033%)  route 1.360ns (87.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.630    -0.534    debounce/clk_out1
    SLICE_X51Y7          FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.769     0.376    debounce/pbtn_db_reg[0]_0
    SLICE_X74Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.421 f  debounce/rx_sync1_i_1/O
                         net (fo=225, routed)         0.591     1.012    rojobot/inst/BOTREGIF/reset
    SLICE_X62Y10         FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=240, routed)         0.907    -0.766    rojobot/inst/BOTREGIF/clk_in
    SLICE_X62Y10         FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.557    -0.210    
                         clock uncertainty            0.201    -0.008    
    SLICE_X62Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.075    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  1.087    





