# do project.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:49:29 on Nov 30,2022
# vlog -work work project.vo 
# -- Compiling module compare_1
# -- Compiling module hard_block
# 
# Top level modules:
# 	compare_1
# End time: 23:49:29 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 23:49:29 on Nov 30,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module compare_1_vlg_vec_tst
# 
# Top level modules:
# 	compare_1_vlg_vec_tst
# End time: 23:49:29 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.compare_1_vlg_vec_tst 
# Start time: 23:49:29 on Nov 30,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: project.vo(251): (vopt-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7.
# ** Warning: project.vo(251): (vopt-2718) [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: project.vo(274): (vopt-2685) [TFMPC] - Too few port connections for '\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7.
# ** Warning: project.vo(274): (vopt-2718) [TFMPC] - Missing connection for port 'clk_dft'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.compare_1_vlg_vec_tst(fast)
# ** UI-Msg (suppressible): (vsim-3561) No objects found matching '*'.
# after#29
# ** Note: $finish    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /compare_1_vlg_vec_tst
# End time: 23:49:30 on Nov 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
