-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_TOP_FFT_stage_spatial_unroll_8_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FFT_TOP_FFT_stage_spatial_unroll_8_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_3F7EC46D : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111101100010001101101";
    constant ap_const_lv32_3F7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "00111111011110110001010010111110";
    constant ap_const_lv32_3F74FA0B : STD_LOGIC_VECTOR (31 downto 0) := "00111111011101001111101000001011";
    constant ap_const_lv32_3F6C835E : STD_LOGIC_VECTOR (31 downto 0) := "00111111011011001000001101011110";
    constant ap_const_lv32_3F61C598 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011000011100010110011000";
    constant ap_const_lv32_3F54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010101001101101100110001";
    constant ap_const_lv32_3F45E403 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010001011110010000000011";
    constant ap_const_lv32_3F3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001101010000010011110011";
    constant ap_const_lv32_3F226799 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001000100110011110011001";
    constant ap_const_lv32_3F0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "00111111000011100011100111011010";
    constant ap_const_lv32_3EF15AEA : STD_LOGIC_VECTOR (31 downto 0) := "00111110111100010101101011101010";
    constant ap_const_lv32_3EC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110000111110111100010101";
    constant ap_const_lv32_3E94A031 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100101001010000000110001";
    constant ap_const_lv32_3E47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010001111100010111000010";
    constant ap_const_lv32_3DC8BD36 : STD_LOGIC_VECTOR (31 downto 0) := "00111101110010001011110100110110";
    constant ap_const_lv32_248D3132 : STD_LOGIC_VECTOR (31 downto 0) := "00100100100011010011000100110010";
    constant ap_const_lv32_BDC8BD36 : STD_LOGIC_VECTOR (31 downto 0) := "10111101110010001011110100110110";
    constant ap_const_lv32_BE47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "10111110010001111100010111000010";
    constant ap_const_lv32_BE94A031 : STD_LOGIC_VECTOR (31 downto 0) := "10111110100101001010000000110001";
    constant ap_const_lv32_BEC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "10111110110000111110111100010101";
    constant ap_const_lv32_BEF15AEA : STD_LOGIC_VECTOR (31 downto 0) := "10111110111100010101101011101010";
    constant ap_const_lv32_BF0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "10111111000011100011100111011010";
    constant ap_const_lv32_BF226799 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001000100110011110011001";
    constant ap_const_lv32_BF3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001101010000010011110011";
    constant ap_const_lv32_BF45E403 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010001011110010000000011";
    constant ap_const_lv32_BF54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010101001101101100110001";
    constant ap_const_lv32_BF61C598 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011000011100010110011000";
    constant ap_const_lv32_BF6C835E : STD_LOGIC_VECTOR (31 downto 0) := "10111111011011001000001101011110";
    constant ap_const_lv32_BF74FA0B : STD_LOGIC_VECTOR (31 downto 0) := "10111111011101001111101000001011";
    constant ap_const_lv32_BF7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "10111111011110110001010010111110";
    constant ap_const_lv32_BF7EC46D : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111101100010001101101";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv32_3F7FEC43 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111111110110001000011";
    constant ap_const_lv32_3F7E1324 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111100001001100100100";
    constant ap_const_lv32_3F79C79D : STD_LOGIC_VECTOR (31 downto 0) := "00111111011110011100011110011101";
    constant ap_const_lv32_3F731447 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011100110001010001000111";
    constant ap_const_lv32_3F6A09A7 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011010100000100110100111";
    constant ap_const_lv32_3F5EBE05 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010111101011111000000101";
    constant ap_const_lv32_3F514D3D : STD_LOGIC_VECTOR (31 downto 0) := "00111111010100010100110100111101";
    constant ap_const_lv32_3F41D870 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010000011101100001110000";
    constant ap_const_lv32_3F3085BB : STD_LOGIC_VECTOR (31 downto 0) := "00111111001100001000010110111011";
    constant ap_const_lv32_3F1D7FD1 : STD_LOGIC_VECTOR (31 downto 0) := "00111111000111010111111111010001";
    constant ap_const_lv32_3F08F59B : STD_LOGIC_VECTOR (31 downto 0) := "00111111000010001111010110011011";
    constant ap_const_lv32_3EE63375 : STD_LOGIC_VECTOR (31 downto 0) := "00111110111001100011001101110101";
    constant ap_const_lv32_3EB8442A : STD_LOGIC_VECTOR (31 downto 0) := "00111110101110000100010000101010";
    constant ap_const_lv32_3E888E93 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100010001000111010010011";
    constant ap_const_lv32_3E2F10A2 : STD_LOGIC_VECTOR (31 downto 0) := "00111110001011110001000010100010";
    constant ap_const_lv32_3D96A905 : STD_LOGIC_VECTOR (31 downto 0) := "00111101100101101010100100000101";
    constant ap_const_lv32_BCC90AB0 : STD_LOGIC_VECTOR (31 downto 0) := "10111100110010010000101010110000";
    constant ap_const_lv32_BDFAB273 : STD_LOGIC_VECTOR (31 downto 0) := "10111101111110101011001001110011";
    constant ap_const_lv32_BE605C13 : STD_LOGIC_VECTOR (31 downto 0) := "10111110011000000101110000010011";
    constant ap_const_lv32_BEA09AE5 : STD_LOGIC_VECTOR (31 downto 0) := "10111110101000001001101011100101";
    constant ap_const_lv32_BECF7BCA : STD_LOGIC_VECTOR (31 downto 0) := "10111110110011110111101111001010";
    constant ap_const_lv32_BEFC5D27 : STD_LOGIC_VECTOR (31 downto 0) := "10111110111111000101110100100111";
    constant ap_const_lv32_BF13682A : STD_LOGIC_VECTOR (31 downto 0) := "10111111000100110110100000101010";
    constant ap_const_lv32_BF273656 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001001110011011001010110";
    constant ap_const_lv32_BF396842 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001110010110100001000010";
    constant ap_const_lv32_BF49D112 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010010011101000100010010";
    constant ap_const_lv32_BF584853 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010110000100100001010011";
    constant ap_const_lv32_BF64AA59 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011001001010101001011001";
    constant ap_const_lv32_BF6ED89E : STD_LOGIC_VECTOR (31 downto 0) := "10111111011011101101100010011110";
    constant ap_const_lv32_BF76BA07 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011101101011101000000111";
    constant ap_const_lv32_BF7C3B28 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111000011101100101000";
    constant ap_const_lv32_BF7F4E6D : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111110100111001101101";
    constant ap_const_lv32_3F7FB10F : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111111011000100001111";
    constant ap_const_lv32_3F7D3AAC : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111010011101010101100";
    constant ap_const_lv32_3F7853F8 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011110000101001111111000";
    constant ap_const_lv32_3F710908 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011100010000100100001000";
    constant ap_const_lv32_3F676BD8 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011001110110101111011000";
    constant ap_const_lv32_3F5B941A : STD_LOGIC_VECTOR (31 downto 0) := "00111111010110111001010000011010";
    constant ap_const_lv32_3F4D9F02 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010011011001111100000010";
    constant ap_const_lv32_3F3DAEF9 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001111011010111011111001";
    constant ap_const_lv32_3F2BEB4A : STD_LOGIC_VECTOR (31 downto 0) := "00111111001010111110101101001010";
    constant ap_const_lv32_3F187FC0 : STD_LOGIC_VECTOR (31 downto 0) := "00111111000110000111111111000000";
    constant ap_const_lv32_3F039C3D : STD_LOGIC_VECTOR (31 downto 0) := "00111111000000111001110000111101";
    constant ap_const_lv32_3EDAE880 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110110101110100010000000";
    constant ap_const_lv32_3EAC7CD4 : STD_LOGIC_VECTOR (31 downto 0) := "00111110101011000111110011010100";
    constant ap_const_lv32_3E78CFCC : STD_LOGIC_VECTOR (31 downto 0) := "00111110011110001100111111001100";
    constant ap_const_lv32_3E164083 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000101100100000010000011";
    constant ap_const_lv32_3D48FB30 : STD_LOGIC_VECTOR (31 downto 0) := "00111101010010001111101100110000";
    constant ap_const_lv32_BD48FB30 : STD_LOGIC_VECTOR (31 downto 0) := "10111101010010001111101100110000";
    constant ap_const_lv32_BE164083 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000101100100000010000011";
    constant ap_const_lv32_BE78CFCC : STD_LOGIC_VECTOR (31 downto 0) := "10111110011110001100111111001100";
    constant ap_const_lv32_BEAC7CD4 : STD_LOGIC_VECTOR (31 downto 0) := "10111110101011000111110011010100";
    constant ap_const_lv32_BEDAE880 : STD_LOGIC_VECTOR (31 downto 0) := "10111110110110101110100010000000";
    constant ap_const_lv32_BF039C3D : STD_LOGIC_VECTOR (31 downto 0) := "10111111000000111001110000111101";
    constant ap_const_lv32_BF187FC0 : STD_LOGIC_VECTOR (31 downto 0) := "10111111000110000111111111000000";
    constant ap_const_lv32_BF2BEB4A : STD_LOGIC_VECTOR (31 downto 0) := "10111111001010111110101101001010";
    constant ap_const_lv32_BF3DAEF9 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001111011010111011111001";
    constant ap_const_lv32_BF4D9F02 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010011011001111100000010";
    constant ap_const_lv32_BF5B941A : STD_LOGIC_VECTOR (31 downto 0) := "10111111010110111001010000011010";
    constant ap_const_lv32_BF676BD8 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011001110110101111011000";
    constant ap_const_lv32_BF710908 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011100010000100100001000";
    constant ap_const_lv32_BF7853F8 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011110000101001111111000";
    constant ap_const_lv32_BF7D3AAC : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111010011101010101100";
    constant ap_const_lv32_BF7FB10F : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111111011000100001111";
    constant ap_const_lv32_3F7F4E6D : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111110100111001101101";
    constant ap_const_lv32_3F7C3B28 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111000011101100101000";
    constant ap_const_lv32_3F76BA07 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011101101011101000000111";
    constant ap_const_lv32_3F6ED89E : STD_LOGIC_VECTOR (31 downto 0) := "00111111011011101101100010011110";
    constant ap_const_lv32_3F64AA59 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011001001010101001011001";
    constant ap_const_lv32_3F584853 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010110000100100001010011";
    constant ap_const_lv32_3F49D112 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010010011101000100010010";
    constant ap_const_lv32_3F396842 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001110010110100001000010";
    constant ap_const_lv32_3F273656 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001001110011011001010110";
    constant ap_const_lv32_3F13682A : STD_LOGIC_VECTOR (31 downto 0) := "00111111000100110110100000101010";
    constant ap_const_lv32_3EFC5D27 : STD_LOGIC_VECTOR (31 downto 0) := "00111110111111000101110100100111";
    constant ap_const_lv32_3ECF7BCA : STD_LOGIC_VECTOR (31 downto 0) := "00111110110011110111101111001010";
    constant ap_const_lv32_3EA09AE5 : STD_LOGIC_VECTOR (31 downto 0) := "00111110101000001001101011100101";
    constant ap_const_lv32_3E605C13 : STD_LOGIC_VECTOR (31 downto 0) := "00111110011000000101110000010011";
    constant ap_const_lv32_3DFAB273 : STD_LOGIC_VECTOR (31 downto 0) := "00111101111110101011001001110011";
    constant ap_const_lv32_3CC90AB0 : STD_LOGIC_VECTOR (31 downto 0) := "00111100110010010000101010110000";
    constant ap_const_lv32_BD96A905 : STD_LOGIC_VECTOR (31 downto 0) := "10111101100101101010100100000101";
    constant ap_const_lv32_BE2F10A2 : STD_LOGIC_VECTOR (31 downto 0) := "10111110001011110001000010100010";
    constant ap_const_lv32_BE888E93 : STD_LOGIC_VECTOR (31 downto 0) := "10111110100010001000111010010011";
    constant ap_const_lv32_BEB8442A : STD_LOGIC_VECTOR (31 downto 0) := "10111110101110000100010000101010";
    constant ap_const_lv32_BEE63375 : STD_LOGIC_VECTOR (31 downto 0) := "10111110111001100011001101110101";
    constant ap_const_lv32_BF08F59B : STD_LOGIC_VECTOR (31 downto 0) := "10111111000010001111010110011011";
    constant ap_const_lv32_BF1D7FD1 : STD_LOGIC_VECTOR (31 downto 0) := "10111111000111010111111111010001";
    constant ap_const_lv32_BF3085BB : STD_LOGIC_VECTOR (31 downto 0) := "10111111001100001000010110111011";
    constant ap_const_lv32_BF41D870 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010000011101100001110000";
    constant ap_const_lv32_BF514D3D : STD_LOGIC_VECTOR (31 downto 0) := "10111111010100010100110100111101";
    constant ap_const_lv32_BF5EBE05 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010111101011111000000101";
    constant ap_const_lv32_BF6A09A7 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011010100000100110100111";
    constant ap_const_lv32_BF731447 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011100110001010001000111";
    constant ap_const_lv32_BF79C79D : STD_LOGIC_VECTOR (31 downto 0) := "10111111011110011100011110011101";
    constant ap_const_lv32_BF7E1324 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111100001001100100100";
    constant ap_const_lv32_BF7FEC43 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111111110110001000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_fu_2270_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln353_fu_1066_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln353_reg_2679 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln353_reg_2679_pp0_iter1_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln353_reg_2679_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln353_reg_2679_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_2683 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_2683_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_3_fu_1206_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_3_reg_2691 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_3_reg_2691_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln363_fu_1352_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln363_reg_2699 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln363_reg_2699_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln363_reg_2699_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln363_reg_2699_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln363_reg_2699_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln363_reg_2699_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln363_reg_2699_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln363_reg_2699_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_fu_1372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2711 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2711_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2711_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2711_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2711_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2711_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2711_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_reg_2711_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tw_6_i_fu_1406_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_6_i_reg_2783 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_6_i_reg_2783_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_8_i_fu_1542_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_8_i_reg_2791 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_8_i_reg_2791_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_4_fu_1678_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_4_reg_2799 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_4_reg_2799_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_7_i_fu_1814_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_7_i_reg_2807 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_7_i_reg_2807_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_9_i_fu_1950_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_9_i_reg_2815 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_9_i_reg_2815_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_5_fu_2086_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_5_reg_2823 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_5_reg_2823_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_2855 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_2855_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_2855_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_2863 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_2863_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_2863_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_2871 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_2871_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_2881 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_2881_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_fu_962_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_reg_2887 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_fu_967_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_reg_2893 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_reg_2899 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_reg_2899_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_reg_2899_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1_reg_2907 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_reg_2915 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_reg_2915_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_reg_2915_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1_reg_2923 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load_reg_2931 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load_reg_2931_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load_reg_2931_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_4_reg_2939 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_reg_2947 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_reg_2947_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_reg_2947_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_1_i_fu_972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_1_i_reg_2955 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_1_i_fu_977_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_1_i_reg_2961 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_reg_2967 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_reg_2967_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_reg_2967_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_2_i_fu_982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_2_i_reg_2975 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_2_i_fu_987_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_2_i_reg_2981 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load_reg_2987 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load_reg_2987_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load_reg_2987_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_1_fu_992_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_1_reg_2995 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_1_fu_997_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_1_reg_3001 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_1_fu_2368_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1030_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_reg_3012 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1002_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_reg_3017 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1037_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_3_i_reg_3022 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1009_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_3_i_reg_3030 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1044_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_4_i_reg_3038 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1016_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_4_i_reg_3046 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1051_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_3_reg_3054 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1023_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_3_reg_3062 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_d1_real_2_phi_fu_857_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_real_2_reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_real_2_reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_real_2_reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_real_2_reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_real_2_reg_854 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred544_state3 : BOOLEAN;
    signal ap_phi_mux_d1_imag_2_phi_fu_869_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_imag_2_reg_866 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_imag_2_reg_866 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_imag_2_reg_866 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_imag_2_reg_866 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_imag_2_reg_866 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal k189_fu_450 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal k_fu_1400_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_k189_load : STD_LOGIC_VECTOR (7 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we1_local : STD_LOGIC;
    signal grp_fu_878_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we0_local : STD_LOGIC;
    signal grp_fu_890_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we1_local : STD_LOGIC;
    signal grp_fu_902_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we0_local : STD_LOGIC;
    signal grp_fu_912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we1_local : STD_LOGIC;
    signal grp_fu_922_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we0_local : STD_LOGIC;
    signal grp_fu_932_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we1_local : STD_LOGIC;
    signal grp_fu_942_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we0_local : STD_LOGIC;
    signal grp_fu_952_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we1_local : STD_LOGIC;
    signal grp_fu_884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we0_local : STD_LOGIC;
    signal grp_fu_896_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we1_local : STD_LOGIC;
    signal grp_fu_907_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we0_local : STD_LOGIC;
    signal grp_fu_917_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we1_local : STD_LOGIC;
    signal grp_fu_927_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we0_local : STD_LOGIC;
    signal grp_fu_937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we1_local : STD_LOGIC;
    signal grp_fu_947_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we0_local : STD_LOGIC;
    signal grp_fu_957_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce0_local : STD_LOGIC;
    signal grp_fu_878_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_878_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_890_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_890_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_896_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_896_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_907_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_907_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_912_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_912_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_917_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_922_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_922_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_927_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_927_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_932_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_932_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_937_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_937_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_942_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_942_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_947_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_947_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_952_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_952_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_957_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_957_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1002_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1002_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1002_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1009_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1009_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1009_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1016_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1016_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1023_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1023_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1023_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1030_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1030_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1030_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1037_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1037_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1037_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1044_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1044_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1044_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1051_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1051_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1051_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_1070_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_3_fu_1206_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_1342_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln7_cast_fu_1364_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_6_i_fu_1406_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_8_i_fu_1542_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_4_fu_1678_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_7_i_fu_1814_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_9_i_fu_1950_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_5_fu_2086_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln16_fu_2339_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_sel_fu_2342_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln16_fu_2350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln16_fu_2356_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_2360_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_878_ce : STD_LOGIC;
    signal pre_grp_fu_878_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_878_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_ce : STD_LOGIC;
    signal pre_grp_fu_884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_884_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_890_ce : STD_LOGIC;
    signal pre_grp_fu_890_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_890_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_896_ce : STD_LOGIC;
    signal pre_grp_fu_896_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_896_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_ce : STD_LOGIC;
    signal pre_grp_fu_902_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_902_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_907_ce : STD_LOGIC;
    signal pre_grp_fu_907_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_907_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_912_ce : STD_LOGIC;
    signal pre_grp_fu_912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_912_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_917_ce : STD_LOGIC;
    signal pre_grp_fu_917_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_917_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_922_ce : STD_LOGIC;
    signal pre_grp_fu_922_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_922_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_927_ce : STD_LOGIC;
    signal pre_grp_fu_927_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_927_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_932_ce : STD_LOGIC;
    signal pre_grp_fu_932_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_932_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_937_ce : STD_LOGIC;
    signal pre_grp_fu_937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_937_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_942_ce : STD_LOGIC;
    signal pre_grp_fu_942_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_942_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_947_ce : STD_LOGIC;
    signal pre_grp_fu_947_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_947_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_952_ce : STD_LOGIC;
    signal pre_grp_fu_952_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_952_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_957_ce : STD_LOGIC;
    signal pre_grp_fu_957_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_957_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_360 : BOOLEAN;
    signal ap_condition_535 : BOOLEAN;
    signal tw_fu_1070_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p5 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p7 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p9 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p11 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p13 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p15 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p17 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p19 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p21 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p23 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p25 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p27 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p29 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p31 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p33 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p35 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p37 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p39 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p41 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p43 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p45 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p47 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p49 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p51 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p53 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p55 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p57 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p59 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p61 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_fu_1070_p63 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p5 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p7 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p9 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p11 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p13 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p15 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p17 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p19 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p21 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p23 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p25 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p27 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p29 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p31 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p33 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p35 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p37 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p39 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p41 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p43 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p45 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p47 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p49 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p51 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p53 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p55 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p57 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p59 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p61 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_3_fu_1206_p63 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p5 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p7 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p9 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p11 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p13 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p15 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p17 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p19 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p21 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p23 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p25 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p27 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p29 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p31 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p33 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p35 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p37 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p39 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p41 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p43 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p45 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p47 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p49 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p51 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p53 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p55 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p57 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p59 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p61 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_6_i_fu_1406_p63 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p5 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p7 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p9 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p11 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p13 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p15 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p17 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p19 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p21 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p23 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p25 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p27 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p29 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p31 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p33 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p35 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p37 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p39 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p41 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p43 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p45 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p47 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p49 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p51 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p53 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p55 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p57 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p59 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p61 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_8_i_fu_1542_p63 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p5 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p7 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p9 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p11 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p13 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p15 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p17 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p19 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p21 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p23 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p25 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p27 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p29 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p31 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p33 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p35 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p37 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p39 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p41 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p43 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p45 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p47 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p49 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p51 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p53 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p55 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p57 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p59 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p61 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_4_fu_1678_p63 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p5 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p7 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p9 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p11 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p13 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p15 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p17 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p19 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p21 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p23 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p25 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p27 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p29 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p31 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p33 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p35 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p37 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p39 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p41 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p43 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p45 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p47 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p49 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p51 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p53 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p55 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p57 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p59 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p61 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_7_i_fu_1814_p63 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p5 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p7 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p9 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p11 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p13 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p15 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p17 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p19 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p21 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p23 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p25 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p27 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p29 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p31 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p33 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p35 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p37 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p39 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p41 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p43 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p45 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p47 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p49 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p51 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p53 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p55 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p57 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p59 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p61 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_9_i_fu_1950_p63 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p5 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p7 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p9 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p11 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p13 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p15 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p17 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p19 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p21 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p23 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p25 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p27 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p29 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p31 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p33 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p35 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p37 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p39 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p41 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p43 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p45 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p47 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p49 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p51 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p53 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p55 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p57 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p59 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p61 : STD_LOGIC_VECTOR (6 downto 0);
    signal tw_5_fu_2086_p63 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_sparsemux_65_7_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (6 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (6 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (6 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (6 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (6 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (6 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (6 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (6 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (6 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (6 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (6 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (6 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (6 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (6 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (6 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (6 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (6 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (6 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (6 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (6 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (6 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (6 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (6 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (6 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (6 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (6 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (6 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (6 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (6 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (6 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (6 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (6 downto 0);
        din31_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_4_no_dsp_1_U346 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_878_p0,
        din1 => grp_fu_878_p1,
        ce => grp_fu_878_ce,
        dout => pre_grp_fu_878_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U347 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_884_p0,
        din1 => grp_fu_884_p1,
        ce => grp_fu_884_ce,
        dout => pre_grp_fu_884_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U348 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_890_p0,
        din1 => grp_fu_890_p1,
        ce => grp_fu_890_ce,
        dout => pre_grp_fu_890_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U349 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_896_p0,
        din1 => grp_fu_896_p1,
        ce => grp_fu_896_ce,
        dout => pre_grp_fu_896_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U350 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_902_p0,
        din1 => grp_fu_902_p1,
        ce => grp_fu_902_ce,
        dout => pre_grp_fu_902_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U351 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_907_p0,
        din1 => grp_fu_907_p1,
        ce => grp_fu_907_ce,
        dout => pre_grp_fu_907_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U352 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_912_p0,
        din1 => grp_fu_912_p1,
        ce => grp_fu_912_ce,
        dout => pre_grp_fu_912_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U353 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_917_p0,
        din1 => grp_fu_917_p1,
        ce => grp_fu_917_ce,
        dout => pre_grp_fu_917_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U354 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_922_p0,
        din1 => grp_fu_922_p1,
        ce => grp_fu_922_ce,
        dout => pre_grp_fu_922_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U355 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_927_p0,
        din1 => grp_fu_927_p1,
        ce => grp_fu_927_ce,
        dout => pre_grp_fu_927_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U356 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_932_p0,
        din1 => grp_fu_932_p1,
        ce => grp_fu_932_ce,
        dout => pre_grp_fu_932_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U357 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_937_p0,
        din1 => grp_fu_937_p1,
        ce => grp_fu_937_ce,
        dout => pre_grp_fu_937_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U358 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_942_p0,
        din1 => grp_fu_942_p1,
        ce => grp_fu_942_ce,
        dout => pre_grp_fu_942_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U359 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_947_p0,
        din1 => grp_fu_947_p1,
        ce => grp_fu_947_ce,
        dout => pre_grp_fu_947_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U360 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_952_p0,
        din1 => grp_fu_952_p1,
        ce => grp_fu_952_ce,
        dout => pre_grp_fu_952_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U361 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_957_p0,
        din1 => grp_fu_957_p1,
        ce => grp_fu_957_ce,
        dout => pre_grp_fu_957_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U362 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_q0,
        din1 => tw_3_reg_2691,
        dout => bd_fu_962_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U363 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_q0,
        din1 => tw_reg_2683,
        dout => bc_fu_967_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U364 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_q0,
        din1 => tw_7_i_reg_2807,
        dout => bd_1_i_fu_972_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U365 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_q0,
        din1 => tw_6_i_reg_2783,
        dout => bc_1_i_fu_977_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U366 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_q0,
        din1 => tw_9_i_reg_2815,
        dout => bd_2_i_fu_982_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U367 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_q0,
        din1 => tw_8_i_reg_2791,
        dout => bc_2_i_fu_987_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U368 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_q0,
        din1 => tw_5_reg_2823,
        dout => bd_1_fu_992_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U369 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_q0,
        din1 => tw_4_reg_2799,
        dout => bc_1_fu_997_p2);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U370 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1002_p1,
        din2 => grp_fu_1002_p2,
        din3 => grp_fu_1002_p3,
        dout => grp_fu_1002_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U371 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1009_p1,
        din2 => grp_fu_1009_p2,
        din3 => grp_fu_1009_p3,
        dout => grp_fu_1009_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U372 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1016_p1,
        din2 => grp_fu_1016_p2,
        din3 => grp_fu_1016_p3,
        dout => grp_fu_1016_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U373 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1023_p1,
        din2 => grp_fu_1023_p2,
        din3 => grp_fu_1023_p3,
        dout => grp_fu_1023_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U374 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1030_p1,
        din2 => grp_fu_1030_p2,
        din3 => grp_fu_1030_p3,
        dout => grp_fu_1030_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U375 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1037_p1,
        din2 => grp_fu_1037_p2,
        din3 => grp_fu_1037_p3,
        dout => grp_fu_1037_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U376 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1044_p1,
        din2 => grp_fu_1044_p2,
        din3 => grp_fu_1044_p3,
        dout => grp_fu_1044_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U377 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1051_p1,
        din2 => grp_fu_1051_p2,
        din3 => grp_fu_1051_p3,
        dout => grp_fu_1051_p4);

    sparsemux_65_7_32_1_1_U378 : component FFT_TOP_sparsemux_65_7_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000",
        din0_WIDTH => 32,
        CASE1 => "0000100",
        din1_WIDTH => 32,
        CASE2 => "0001000",
        din2_WIDTH => 32,
        CASE3 => "0001100",
        din3_WIDTH => 32,
        CASE4 => "0010000",
        din4_WIDTH => 32,
        CASE5 => "0010100",
        din5_WIDTH => 32,
        CASE6 => "0011000",
        din6_WIDTH => 32,
        CASE7 => "0011100",
        din7_WIDTH => 32,
        CASE8 => "0100000",
        din8_WIDTH => 32,
        CASE9 => "0100100",
        din9_WIDTH => 32,
        CASE10 => "0101000",
        din10_WIDTH => 32,
        CASE11 => "0101100",
        din11_WIDTH => 32,
        CASE12 => "0110000",
        din12_WIDTH => 32,
        CASE13 => "0110100",
        din13_WIDTH => 32,
        CASE14 => "0111000",
        din14_WIDTH => 32,
        CASE15 => "0111100",
        din15_WIDTH => 32,
        CASE16 => "1000000",
        din16_WIDTH => 32,
        CASE17 => "1000100",
        din17_WIDTH => 32,
        CASE18 => "1001000",
        din18_WIDTH => 32,
        CASE19 => "1001100",
        din19_WIDTH => 32,
        CASE20 => "1010000",
        din20_WIDTH => 32,
        CASE21 => "1010100",
        din21_WIDTH => 32,
        CASE22 => "1011000",
        din22_WIDTH => 32,
        CASE23 => "1011100",
        din23_WIDTH => 32,
        CASE24 => "1100000",
        din24_WIDTH => 32,
        CASE25 => "1100100",
        din25_WIDTH => 32,
        CASE26 => "1101000",
        din26_WIDTH => 32,
        CASE27 => "1101100",
        din27_WIDTH => 32,
        CASE28 => "1110000",
        din28_WIDTH => 32,
        CASE29 => "1110100",
        din29_WIDTH => 32,
        CASE30 => "1111000",
        din30_WIDTH => 32,
        CASE31 => "1111100",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F800000,
        din1 => ap_const_lv32_3F7EC46D,
        din2 => ap_const_lv32_3F7B14BE,
        din3 => ap_const_lv32_3F74FA0B,
        din4 => ap_const_lv32_3F6C835E,
        din5 => ap_const_lv32_3F61C598,
        din6 => ap_const_lv32_3F54DB31,
        din7 => ap_const_lv32_3F45E403,
        din8 => ap_const_lv32_3F3504F3,
        din9 => ap_const_lv32_3F226799,
        din10 => ap_const_lv32_3F0E39DA,
        din11 => ap_const_lv32_3EF15AEA,
        din12 => ap_const_lv32_3EC3EF15,
        din13 => ap_const_lv32_3E94A031,
        din14 => ap_const_lv32_3E47C5C2,
        din15 => ap_const_lv32_3DC8BD36,
        din16 => ap_const_lv32_248D3132,
        din17 => ap_const_lv32_BDC8BD36,
        din18 => ap_const_lv32_BE47C5C2,
        din19 => ap_const_lv32_BE94A031,
        din20 => ap_const_lv32_BEC3EF15,
        din21 => ap_const_lv32_BEF15AEA,
        din22 => ap_const_lv32_BF0E39DA,
        din23 => ap_const_lv32_BF226799,
        din24 => ap_const_lv32_BF3504F3,
        din25 => ap_const_lv32_BF45E403,
        din26 => ap_const_lv32_BF54DB31,
        din27 => ap_const_lv32_BF61C598,
        din28 => ap_const_lv32_BF6C835E,
        din29 => ap_const_lv32_BF74FA0B,
        din30 => ap_const_lv32_BF7B14BE,
        din31 => ap_const_lv32_BF7EC46D,
        def => tw_fu_1070_p65,
        sel => trunc_ln353_fu_1066_p1,
        dout => tw_fu_1070_p67);

    sparsemux_65_7_32_1_1_U379 : component FFT_TOP_sparsemux_65_7_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000",
        din0_WIDTH => 32,
        CASE1 => "0000100",
        din1_WIDTH => 32,
        CASE2 => "0001000",
        din2_WIDTH => 32,
        CASE3 => "0001100",
        din3_WIDTH => 32,
        CASE4 => "0010000",
        din4_WIDTH => 32,
        CASE5 => "0010100",
        din5_WIDTH => 32,
        CASE6 => "0011000",
        din6_WIDTH => 32,
        CASE7 => "0011100",
        din7_WIDTH => 32,
        CASE8 => "0100000",
        din8_WIDTH => 32,
        CASE9 => "0100100",
        din9_WIDTH => 32,
        CASE10 => "0101000",
        din10_WIDTH => 32,
        CASE11 => "0101100",
        din11_WIDTH => 32,
        CASE12 => "0110000",
        din12_WIDTH => 32,
        CASE13 => "0110100",
        din13_WIDTH => 32,
        CASE14 => "0111000",
        din14_WIDTH => 32,
        CASE15 => "0111100",
        din15_WIDTH => 32,
        CASE16 => "1000000",
        din16_WIDTH => 32,
        CASE17 => "1000100",
        din17_WIDTH => 32,
        CASE18 => "1001000",
        din18_WIDTH => 32,
        CASE19 => "1001100",
        din19_WIDTH => 32,
        CASE20 => "1010000",
        din20_WIDTH => 32,
        CASE21 => "1010100",
        din21_WIDTH => 32,
        CASE22 => "1011000",
        din22_WIDTH => 32,
        CASE23 => "1011100",
        din23_WIDTH => 32,
        CASE24 => "1100000",
        din24_WIDTH => 32,
        CASE25 => "1100100",
        din25_WIDTH => 32,
        CASE26 => "1101000",
        din26_WIDTH => 32,
        CASE27 => "1101100",
        din27_WIDTH => 32,
        CASE28 => "1110000",
        din28_WIDTH => 32,
        CASE29 => "1110100",
        din29_WIDTH => 32,
        CASE30 => "1111000",
        din30_WIDTH => 32,
        CASE31 => "1111100",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_80000000,
        din1 => ap_const_lv32_BDC8BD36,
        din2 => ap_const_lv32_BE47C5C2,
        din3 => ap_const_lv32_BE94A031,
        din4 => ap_const_lv32_BEC3EF15,
        din5 => ap_const_lv32_BEF15AEA,
        din6 => ap_const_lv32_BF0E39DA,
        din7 => ap_const_lv32_BF226799,
        din8 => ap_const_lv32_BF3504F3,
        din9 => ap_const_lv32_BF45E403,
        din10 => ap_const_lv32_BF54DB31,
        din11 => ap_const_lv32_BF61C598,
        din12 => ap_const_lv32_BF6C835E,
        din13 => ap_const_lv32_BF74FA0B,
        din14 => ap_const_lv32_BF7B14BE,
        din15 => ap_const_lv32_BF7EC46D,
        din16 => ap_const_lv32_BF800000,
        din17 => ap_const_lv32_BF7EC46D,
        din18 => ap_const_lv32_BF7B14BE,
        din19 => ap_const_lv32_BF74FA0B,
        din20 => ap_const_lv32_BF6C835E,
        din21 => ap_const_lv32_BF61C598,
        din22 => ap_const_lv32_BF54DB31,
        din23 => ap_const_lv32_BF45E403,
        din24 => ap_const_lv32_BF3504F3,
        din25 => ap_const_lv32_BF226799,
        din26 => ap_const_lv32_BF0E39DA,
        din27 => ap_const_lv32_BEF15AEA,
        din28 => ap_const_lv32_BEC3EF15,
        din29 => ap_const_lv32_BE94A031,
        din30 => ap_const_lv32_BE47C5C2,
        din31 => ap_const_lv32_BDC8BD36,
        def => tw_3_fu_1206_p65,
        sel => trunc_ln353_fu_1066_p1,
        dout => tw_3_fu_1206_p67);

    sparsemux_65_7_32_1_1_U380 : component FFT_TOP_sparsemux_65_7_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000",
        din0_WIDTH => 32,
        CASE1 => "0000100",
        din1_WIDTH => 32,
        CASE2 => "0001000",
        din2_WIDTH => 32,
        CASE3 => "0001100",
        din3_WIDTH => 32,
        CASE4 => "0010000",
        din4_WIDTH => 32,
        CASE5 => "0010100",
        din5_WIDTH => 32,
        CASE6 => "0011000",
        din6_WIDTH => 32,
        CASE7 => "0011100",
        din7_WIDTH => 32,
        CASE8 => "0100000",
        din8_WIDTH => 32,
        CASE9 => "0100100",
        din9_WIDTH => 32,
        CASE10 => "0101000",
        din10_WIDTH => 32,
        CASE11 => "0101100",
        din11_WIDTH => 32,
        CASE12 => "0110000",
        din12_WIDTH => 32,
        CASE13 => "0110100",
        din13_WIDTH => 32,
        CASE14 => "0111000",
        din14_WIDTH => 32,
        CASE15 => "0111100",
        din15_WIDTH => 32,
        CASE16 => "1000000",
        din16_WIDTH => 32,
        CASE17 => "1000100",
        din17_WIDTH => 32,
        CASE18 => "1001000",
        din18_WIDTH => 32,
        CASE19 => "1001100",
        din19_WIDTH => 32,
        CASE20 => "1010000",
        din20_WIDTH => 32,
        CASE21 => "1010100",
        din21_WIDTH => 32,
        CASE22 => "1011000",
        din22_WIDTH => 32,
        CASE23 => "1011100",
        din23_WIDTH => 32,
        CASE24 => "1100000",
        din24_WIDTH => 32,
        CASE25 => "1100100",
        din25_WIDTH => 32,
        CASE26 => "1101000",
        din26_WIDTH => 32,
        CASE27 => "1101100",
        din27_WIDTH => 32,
        CASE28 => "1110000",
        din28_WIDTH => 32,
        CASE29 => "1110100",
        din29_WIDTH => 32,
        CASE30 => "1111000",
        din30_WIDTH => 32,
        CASE31 => "1111100",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7FEC43,
        din1 => ap_const_lv32_3F7E1324,
        din2 => ap_const_lv32_3F79C79D,
        din3 => ap_const_lv32_3F731447,
        din4 => ap_const_lv32_3F6A09A7,
        din5 => ap_const_lv32_3F5EBE05,
        din6 => ap_const_lv32_3F514D3D,
        din7 => ap_const_lv32_3F41D870,
        din8 => ap_const_lv32_3F3085BB,
        din9 => ap_const_lv32_3F1D7FD1,
        din10 => ap_const_lv32_3F08F59B,
        din11 => ap_const_lv32_3EE63375,
        din12 => ap_const_lv32_3EB8442A,
        din13 => ap_const_lv32_3E888E93,
        din14 => ap_const_lv32_3E2F10A2,
        din15 => ap_const_lv32_3D96A905,
        din16 => ap_const_lv32_BCC90AB0,
        din17 => ap_const_lv32_BDFAB273,
        din18 => ap_const_lv32_BE605C13,
        din19 => ap_const_lv32_BEA09AE5,
        din20 => ap_const_lv32_BECF7BCA,
        din21 => ap_const_lv32_BEFC5D27,
        din22 => ap_const_lv32_BF13682A,
        din23 => ap_const_lv32_BF273656,
        din24 => ap_const_lv32_BF396842,
        din25 => ap_const_lv32_BF49D112,
        din26 => ap_const_lv32_BF584853,
        din27 => ap_const_lv32_BF64AA59,
        din28 => ap_const_lv32_BF6ED89E,
        din29 => ap_const_lv32_BF76BA07,
        din30 => ap_const_lv32_BF7C3B28,
        din31 => ap_const_lv32_BF7F4E6D,
        def => tw_6_i_fu_1406_p65,
        sel => trunc_ln353_fu_1066_p1,
        dout => tw_6_i_fu_1406_p67);

    sparsemux_65_7_32_1_1_U381 : component FFT_TOP_sparsemux_65_7_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000",
        din0_WIDTH => 32,
        CASE1 => "0000100",
        din1_WIDTH => 32,
        CASE2 => "0001000",
        din2_WIDTH => 32,
        CASE3 => "0001100",
        din3_WIDTH => 32,
        CASE4 => "0010000",
        din4_WIDTH => 32,
        CASE5 => "0010100",
        din5_WIDTH => 32,
        CASE6 => "0011000",
        din6_WIDTH => 32,
        CASE7 => "0011100",
        din7_WIDTH => 32,
        CASE8 => "0100000",
        din8_WIDTH => 32,
        CASE9 => "0100100",
        din9_WIDTH => 32,
        CASE10 => "0101000",
        din10_WIDTH => 32,
        CASE11 => "0101100",
        din11_WIDTH => 32,
        CASE12 => "0110000",
        din12_WIDTH => 32,
        CASE13 => "0110100",
        din13_WIDTH => 32,
        CASE14 => "0111000",
        din14_WIDTH => 32,
        CASE15 => "0111100",
        din15_WIDTH => 32,
        CASE16 => "1000000",
        din16_WIDTH => 32,
        CASE17 => "1000100",
        din17_WIDTH => 32,
        CASE18 => "1001000",
        din18_WIDTH => 32,
        CASE19 => "1001100",
        din19_WIDTH => 32,
        CASE20 => "1010000",
        din20_WIDTH => 32,
        CASE21 => "1010100",
        din21_WIDTH => 32,
        CASE22 => "1011000",
        din22_WIDTH => 32,
        CASE23 => "1011100",
        din23_WIDTH => 32,
        CASE24 => "1100000",
        din24_WIDTH => 32,
        CASE25 => "1100100",
        din25_WIDTH => 32,
        CASE26 => "1101000",
        din26_WIDTH => 32,
        CASE27 => "1101100",
        din27_WIDTH => 32,
        CASE28 => "1110000",
        din28_WIDTH => 32,
        CASE29 => "1110100",
        din29_WIDTH => 32,
        CASE30 => "1111000",
        din30_WIDTH => 32,
        CASE31 => "1111100",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7FB10F,
        din1 => ap_const_lv32_3F7D3AAC,
        din2 => ap_const_lv32_3F7853F8,
        din3 => ap_const_lv32_3F710908,
        din4 => ap_const_lv32_3F676BD8,
        din5 => ap_const_lv32_3F5B941A,
        din6 => ap_const_lv32_3F4D9F02,
        din7 => ap_const_lv32_3F3DAEF9,
        din8 => ap_const_lv32_3F2BEB4A,
        din9 => ap_const_lv32_3F187FC0,
        din10 => ap_const_lv32_3F039C3D,
        din11 => ap_const_lv32_3EDAE880,
        din12 => ap_const_lv32_3EAC7CD4,
        din13 => ap_const_lv32_3E78CFCC,
        din14 => ap_const_lv32_3E164083,
        din15 => ap_const_lv32_3D48FB30,
        din16 => ap_const_lv32_BD48FB30,
        din17 => ap_const_lv32_BE164083,
        din18 => ap_const_lv32_BE78CFCC,
        din19 => ap_const_lv32_BEAC7CD4,
        din20 => ap_const_lv32_BEDAE880,
        din21 => ap_const_lv32_BF039C3D,
        din22 => ap_const_lv32_BF187FC0,
        din23 => ap_const_lv32_BF2BEB4A,
        din24 => ap_const_lv32_BF3DAEF9,
        din25 => ap_const_lv32_BF4D9F02,
        din26 => ap_const_lv32_BF5B941A,
        din27 => ap_const_lv32_BF676BD8,
        din28 => ap_const_lv32_BF710908,
        din29 => ap_const_lv32_BF7853F8,
        din30 => ap_const_lv32_BF7D3AAC,
        din31 => ap_const_lv32_BF7FB10F,
        def => tw_8_i_fu_1542_p65,
        sel => trunc_ln353_fu_1066_p1,
        dout => tw_8_i_fu_1542_p67);

    sparsemux_65_7_32_1_1_U382 : component FFT_TOP_sparsemux_65_7_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000",
        din0_WIDTH => 32,
        CASE1 => "0000100",
        din1_WIDTH => 32,
        CASE2 => "0001000",
        din2_WIDTH => 32,
        CASE3 => "0001100",
        din3_WIDTH => 32,
        CASE4 => "0010000",
        din4_WIDTH => 32,
        CASE5 => "0010100",
        din5_WIDTH => 32,
        CASE6 => "0011000",
        din6_WIDTH => 32,
        CASE7 => "0011100",
        din7_WIDTH => 32,
        CASE8 => "0100000",
        din8_WIDTH => 32,
        CASE9 => "0100100",
        din9_WIDTH => 32,
        CASE10 => "0101000",
        din10_WIDTH => 32,
        CASE11 => "0101100",
        din11_WIDTH => 32,
        CASE12 => "0110000",
        din12_WIDTH => 32,
        CASE13 => "0110100",
        din13_WIDTH => 32,
        CASE14 => "0111000",
        din14_WIDTH => 32,
        CASE15 => "0111100",
        din15_WIDTH => 32,
        CASE16 => "1000000",
        din16_WIDTH => 32,
        CASE17 => "1000100",
        din17_WIDTH => 32,
        CASE18 => "1001000",
        din18_WIDTH => 32,
        CASE19 => "1001100",
        din19_WIDTH => 32,
        CASE20 => "1010000",
        din20_WIDTH => 32,
        CASE21 => "1010100",
        din21_WIDTH => 32,
        CASE22 => "1011000",
        din22_WIDTH => 32,
        CASE23 => "1011100",
        din23_WIDTH => 32,
        CASE24 => "1100000",
        din24_WIDTH => 32,
        CASE25 => "1100100",
        din25_WIDTH => 32,
        CASE26 => "1101000",
        din26_WIDTH => 32,
        CASE27 => "1101100",
        din27_WIDTH => 32,
        CASE28 => "1110000",
        din28_WIDTH => 32,
        CASE29 => "1110100",
        din29_WIDTH => 32,
        CASE30 => "1111000",
        din30_WIDTH => 32,
        CASE31 => "1111100",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7F4E6D,
        din1 => ap_const_lv32_3F7C3B28,
        din2 => ap_const_lv32_3F76BA07,
        din3 => ap_const_lv32_3F6ED89E,
        din4 => ap_const_lv32_3F64AA59,
        din5 => ap_const_lv32_3F584853,
        din6 => ap_const_lv32_3F49D112,
        din7 => ap_const_lv32_3F396842,
        din8 => ap_const_lv32_3F273656,
        din9 => ap_const_lv32_3F13682A,
        din10 => ap_const_lv32_3EFC5D27,
        din11 => ap_const_lv32_3ECF7BCA,
        din12 => ap_const_lv32_3EA09AE5,
        din13 => ap_const_lv32_3E605C13,
        din14 => ap_const_lv32_3DFAB273,
        din15 => ap_const_lv32_3CC90AB0,
        din16 => ap_const_lv32_BD96A905,
        din17 => ap_const_lv32_BE2F10A2,
        din18 => ap_const_lv32_BE888E93,
        din19 => ap_const_lv32_BEB8442A,
        din20 => ap_const_lv32_BEE63375,
        din21 => ap_const_lv32_BF08F59B,
        din22 => ap_const_lv32_BF1D7FD1,
        din23 => ap_const_lv32_BF3085BB,
        din24 => ap_const_lv32_BF41D870,
        din25 => ap_const_lv32_BF514D3D,
        din26 => ap_const_lv32_BF5EBE05,
        din27 => ap_const_lv32_BF6A09A7,
        din28 => ap_const_lv32_BF731447,
        din29 => ap_const_lv32_BF79C79D,
        din30 => ap_const_lv32_BF7E1324,
        din31 => ap_const_lv32_BF7FEC43,
        def => tw_4_fu_1678_p65,
        sel => trunc_ln353_fu_1066_p1,
        dout => tw_4_fu_1678_p67);

    sparsemux_65_7_32_1_1_U383 : component FFT_TOP_sparsemux_65_7_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000",
        din0_WIDTH => 32,
        CASE1 => "0000100",
        din1_WIDTH => 32,
        CASE2 => "0001000",
        din2_WIDTH => 32,
        CASE3 => "0001100",
        din3_WIDTH => 32,
        CASE4 => "0010000",
        din4_WIDTH => 32,
        CASE5 => "0010100",
        din5_WIDTH => 32,
        CASE6 => "0011000",
        din6_WIDTH => 32,
        CASE7 => "0011100",
        din7_WIDTH => 32,
        CASE8 => "0100000",
        din8_WIDTH => 32,
        CASE9 => "0100100",
        din9_WIDTH => 32,
        CASE10 => "0101000",
        din10_WIDTH => 32,
        CASE11 => "0101100",
        din11_WIDTH => 32,
        CASE12 => "0110000",
        din12_WIDTH => 32,
        CASE13 => "0110100",
        din13_WIDTH => 32,
        CASE14 => "0111000",
        din14_WIDTH => 32,
        CASE15 => "0111100",
        din15_WIDTH => 32,
        CASE16 => "1000000",
        din16_WIDTH => 32,
        CASE17 => "1000100",
        din17_WIDTH => 32,
        CASE18 => "1001000",
        din18_WIDTH => 32,
        CASE19 => "1001100",
        din19_WIDTH => 32,
        CASE20 => "1010000",
        din20_WIDTH => 32,
        CASE21 => "1010100",
        din21_WIDTH => 32,
        CASE22 => "1011000",
        din22_WIDTH => 32,
        CASE23 => "1011100",
        din23_WIDTH => 32,
        CASE24 => "1100000",
        din24_WIDTH => 32,
        CASE25 => "1100100",
        din25_WIDTH => 32,
        CASE26 => "1101000",
        din26_WIDTH => 32,
        CASE27 => "1101100",
        din27_WIDTH => 32,
        CASE28 => "1110000",
        din28_WIDTH => 32,
        CASE29 => "1110100",
        din29_WIDTH => 32,
        CASE30 => "1111000",
        din30_WIDTH => 32,
        CASE31 => "1111100",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BCC90AB0,
        din1 => ap_const_lv32_BDFAB273,
        din2 => ap_const_lv32_BE605C13,
        din3 => ap_const_lv32_BEA09AE5,
        din4 => ap_const_lv32_BECF7BCA,
        din5 => ap_const_lv32_BEFC5D27,
        din6 => ap_const_lv32_BF13682A,
        din7 => ap_const_lv32_BF273656,
        din8 => ap_const_lv32_BF396842,
        din9 => ap_const_lv32_BF49D112,
        din10 => ap_const_lv32_BF584853,
        din11 => ap_const_lv32_BF64AA59,
        din12 => ap_const_lv32_BF6ED89E,
        din13 => ap_const_lv32_BF76BA07,
        din14 => ap_const_lv32_BF7C3B28,
        din15 => ap_const_lv32_BF7F4E6D,
        din16 => ap_const_lv32_BF7FEC43,
        din17 => ap_const_lv32_BF7E1324,
        din18 => ap_const_lv32_BF79C79D,
        din19 => ap_const_lv32_BF731447,
        din20 => ap_const_lv32_BF6A09A7,
        din21 => ap_const_lv32_BF5EBE05,
        din22 => ap_const_lv32_BF514D3D,
        din23 => ap_const_lv32_BF41D870,
        din24 => ap_const_lv32_BF3085BB,
        din25 => ap_const_lv32_BF1D7FD1,
        din26 => ap_const_lv32_BF08F59B,
        din27 => ap_const_lv32_BEE63375,
        din28 => ap_const_lv32_BEB8442A,
        din29 => ap_const_lv32_BE888E93,
        din30 => ap_const_lv32_BE2F10A2,
        din31 => ap_const_lv32_BD96A905,
        def => tw_7_i_fu_1814_p65,
        sel => trunc_ln353_fu_1066_p1,
        dout => tw_7_i_fu_1814_p67);

    sparsemux_65_7_32_1_1_U384 : component FFT_TOP_sparsemux_65_7_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000",
        din0_WIDTH => 32,
        CASE1 => "0000100",
        din1_WIDTH => 32,
        CASE2 => "0001000",
        din2_WIDTH => 32,
        CASE3 => "0001100",
        din3_WIDTH => 32,
        CASE4 => "0010000",
        din4_WIDTH => 32,
        CASE5 => "0010100",
        din5_WIDTH => 32,
        CASE6 => "0011000",
        din6_WIDTH => 32,
        CASE7 => "0011100",
        din7_WIDTH => 32,
        CASE8 => "0100000",
        din8_WIDTH => 32,
        CASE9 => "0100100",
        din9_WIDTH => 32,
        CASE10 => "0101000",
        din10_WIDTH => 32,
        CASE11 => "0101100",
        din11_WIDTH => 32,
        CASE12 => "0110000",
        din12_WIDTH => 32,
        CASE13 => "0110100",
        din13_WIDTH => 32,
        CASE14 => "0111000",
        din14_WIDTH => 32,
        CASE15 => "0111100",
        din15_WIDTH => 32,
        CASE16 => "1000000",
        din16_WIDTH => 32,
        CASE17 => "1000100",
        din17_WIDTH => 32,
        CASE18 => "1001000",
        din18_WIDTH => 32,
        CASE19 => "1001100",
        din19_WIDTH => 32,
        CASE20 => "1010000",
        din20_WIDTH => 32,
        CASE21 => "1010100",
        din21_WIDTH => 32,
        CASE22 => "1011000",
        din22_WIDTH => 32,
        CASE23 => "1011100",
        din23_WIDTH => 32,
        CASE24 => "1100000",
        din24_WIDTH => 32,
        CASE25 => "1100100",
        din25_WIDTH => 32,
        CASE26 => "1101000",
        din26_WIDTH => 32,
        CASE27 => "1101100",
        din27_WIDTH => 32,
        CASE28 => "1110000",
        din28_WIDTH => 32,
        CASE29 => "1110100",
        din29_WIDTH => 32,
        CASE30 => "1111000",
        din30_WIDTH => 32,
        CASE31 => "1111100",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BD48FB30,
        din1 => ap_const_lv32_BE164083,
        din2 => ap_const_lv32_BE78CFCC,
        din3 => ap_const_lv32_BEAC7CD4,
        din4 => ap_const_lv32_BEDAE880,
        din5 => ap_const_lv32_BF039C3D,
        din6 => ap_const_lv32_BF187FC0,
        din7 => ap_const_lv32_BF2BEB4A,
        din8 => ap_const_lv32_BF3DAEF9,
        din9 => ap_const_lv32_BF4D9F02,
        din10 => ap_const_lv32_BF5B941A,
        din11 => ap_const_lv32_BF676BD8,
        din12 => ap_const_lv32_BF710908,
        din13 => ap_const_lv32_BF7853F8,
        din14 => ap_const_lv32_BF7D3AAC,
        din15 => ap_const_lv32_BF7FB10F,
        din16 => ap_const_lv32_BF7FB10F,
        din17 => ap_const_lv32_BF7D3AAC,
        din18 => ap_const_lv32_BF7853F8,
        din19 => ap_const_lv32_BF710908,
        din20 => ap_const_lv32_BF676BD8,
        din21 => ap_const_lv32_BF5B941A,
        din22 => ap_const_lv32_BF4D9F02,
        din23 => ap_const_lv32_BF3DAEF9,
        din24 => ap_const_lv32_BF2BEB4A,
        din25 => ap_const_lv32_BF187FC0,
        din26 => ap_const_lv32_BF039C3D,
        din27 => ap_const_lv32_BEDAE880,
        din28 => ap_const_lv32_BEAC7CD4,
        din29 => ap_const_lv32_BE78CFCC,
        din30 => ap_const_lv32_BE164083,
        din31 => ap_const_lv32_BD48FB30,
        def => tw_9_i_fu_1950_p65,
        sel => trunc_ln353_fu_1066_p1,
        dout => tw_9_i_fu_1950_p67);

    sparsemux_65_7_32_1_1_U385 : component FFT_TOP_sparsemux_65_7_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000",
        din0_WIDTH => 32,
        CASE1 => "0000100",
        din1_WIDTH => 32,
        CASE2 => "0001000",
        din2_WIDTH => 32,
        CASE3 => "0001100",
        din3_WIDTH => 32,
        CASE4 => "0010000",
        din4_WIDTH => 32,
        CASE5 => "0010100",
        din5_WIDTH => 32,
        CASE6 => "0011000",
        din6_WIDTH => 32,
        CASE7 => "0011100",
        din7_WIDTH => 32,
        CASE8 => "0100000",
        din8_WIDTH => 32,
        CASE9 => "0100100",
        din9_WIDTH => 32,
        CASE10 => "0101000",
        din10_WIDTH => 32,
        CASE11 => "0101100",
        din11_WIDTH => 32,
        CASE12 => "0110000",
        din12_WIDTH => 32,
        CASE13 => "0110100",
        din13_WIDTH => 32,
        CASE14 => "0111000",
        din14_WIDTH => 32,
        CASE15 => "0111100",
        din15_WIDTH => 32,
        CASE16 => "1000000",
        din16_WIDTH => 32,
        CASE17 => "1000100",
        din17_WIDTH => 32,
        CASE18 => "1001000",
        din18_WIDTH => 32,
        CASE19 => "1001100",
        din19_WIDTH => 32,
        CASE20 => "1010000",
        din20_WIDTH => 32,
        CASE21 => "1010100",
        din21_WIDTH => 32,
        CASE22 => "1011000",
        din22_WIDTH => 32,
        CASE23 => "1011100",
        din23_WIDTH => 32,
        CASE24 => "1100000",
        din24_WIDTH => 32,
        CASE25 => "1100100",
        din25_WIDTH => 32,
        CASE26 => "1101000",
        din26_WIDTH => 32,
        CASE27 => "1101100",
        din27_WIDTH => 32,
        CASE28 => "1110000",
        din28_WIDTH => 32,
        CASE29 => "1110100",
        din29_WIDTH => 32,
        CASE30 => "1111000",
        din30_WIDTH => 32,
        CASE31 => "1111100",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 7,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BD96A905,
        din1 => ap_const_lv32_BE2F10A2,
        din2 => ap_const_lv32_BE888E93,
        din3 => ap_const_lv32_BEB8442A,
        din4 => ap_const_lv32_BEE63375,
        din5 => ap_const_lv32_BF08F59B,
        din6 => ap_const_lv32_BF1D7FD1,
        din7 => ap_const_lv32_BF3085BB,
        din8 => ap_const_lv32_BF41D870,
        din9 => ap_const_lv32_BF514D3D,
        din10 => ap_const_lv32_BF5EBE05,
        din11 => ap_const_lv32_BF6A09A7,
        din12 => ap_const_lv32_BF731447,
        din13 => ap_const_lv32_BF79C79D,
        din14 => ap_const_lv32_BF7E1324,
        din15 => ap_const_lv32_BF7FEC43,
        din16 => ap_const_lv32_BF7F4E6D,
        din17 => ap_const_lv32_BF7C3B28,
        din18 => ap_const_lv32_BF76BA07,
        din19 => ap_const_lv32_BF6ED89E,
        din20 => ap_const_lv32_BF64AA59,
        din21 => ap_const_lv32_BF584853,
        din22 => ap_const_lv32_BF49D112,
        din23 => ap_const_lv32_BF396842,
        din24 => ap_const_lv32_BF273656,
        din25 => ap_const_lv32_BF13682A,
        din26 => ap_const_lv32_BEFC5D27,
        din27 => ap_const_lv32_BECF7BCA,
        din28 => ap_const_lv32_BEA09AE5,
        din29 => ap_const_lv32_BE605C13,
        din30 => ap_const_lv32_BDFAB273,
        din31 => ap_const_lv32_BCC90AB0,
        def => tw_5_fu_2086_p65,
        sel => trunc_ln353_fu_1066_p1,
        dout => tw_5_fu_2086_p67);

    flow_control_loop_pipe_U : component FFT_TOP_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter8_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter8_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_d1_imag_2_reg_866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_360)) then
                if ((trunc_ln353_reg_2679 = ap_const_lv7_0)) then 
                    ap_phi_reg_pp0_iter2_d1_imag_2_reg_866 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_d1_imag_2_reg_866 <= ap_phi_reg_pp0_iter1_d1_imag_2_reg_866;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_d1_real_2_reg_854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_360)) then
                if ((trunc_ln353_reg_2679 = ap_const_lv7_0)) then 
                    ap_phi_reg_pp0_iter2_d1_real_2_reg_854 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_q0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_d1_real_2_reg_854 <= ap_phi_reg_pp0_iter1_d1_real_2_reg_854;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_imag_2_reg_866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if ((ap_predicate_pred544_state3 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_2_reg_866 <= d1_imag_1_fu_2368_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_2_reg_866 <= ap_phi_reg_pp0_iter3_d1_imag_2_reg_866;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_real_2_reg_854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if ((ap_predicate_pred544_state3 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_real_2_reg_854 <= d1_3_reg_2881_pp0_iter2_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_real_2_reg_854 <= ap_phi_reg_pp0_iter3_d1_real_2_reg_854;
                end if;
            end if; 
        end if;
    end process;

    grp_fu_878_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_878_ce <= ap_const_logic_1;
            else 
                grp_fu_878_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_884_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_884_ce <= ap_const_logic_1;
            else 
                grp_fu_884_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_890_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_890_ce <= ap_const_logic_1;
            else 
                grp_fu_890_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_896_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_896_ce <= ap_const_logic_1;
            else 
                grp_fu_896_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_902_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_902_ce <= ap_const_logic_1;
            else 
                grp_fu_902_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_907_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_907_ce <= ap_const_logic_1;
            else 
                grp_fu_907_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_912_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_912_ce <= ap_const_logic_1;
            else 
                grp_fu_912_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_917_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_917_ce <= ap_const_logic_1;
            else 
                grp_fu_917_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_922_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_922_ce <= ap_const_logic_1;
            else 
                grp_fu_922_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_927_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_927_ce <= ap_const_logic_1;
            else 
                grp_fu_927_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_932_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_932_ce <= ap_const_logic_1;
            else 
                grp_fu_932_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_937_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_937_ce <= ap_const_logic_1;
            else 
                grp_fu_937_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_942_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_942_ce <= ap_const_logic_1;
            else 
                grp_fu_942_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_947_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_947_ce <= ap_const_logic_1;
            else 
                grp_fu_947_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_952_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_952_ce <= ap_const_logic_1;
            else 
                grp_fu_952_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_957_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_957_ce <= ap_const_logic_1;
            else 
                grp_fu_957_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    k189_fu_450_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_535)) then
                k189_fu_450 <= k_fu_1400_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1_reg_2907 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_reg_2899 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1_reg_2923 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_q0;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_reg_2915 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load_reg_2931 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_reg_2947 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_reg_2967 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load_reg_2987 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_q1;
                d0_2_reg_2863 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_q1;
                d0_reg_2855 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_q1;
                d1_3_reg_2881 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_q0;
                d1_4_reg_2939 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_q0;
                d1_reg_2871 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_reg_2899_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_reg_2899;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_reg_2899_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_reg_2899_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_reg_2915_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_reg_2915;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_reg_2915_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_reg_2915_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load_reg_2931_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load_reg_2931;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load_reg_2931_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load_reg_2931_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_reg_2947_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_reg_2947;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_reg_2947_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_reg_2947_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_reg_2967_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_reg_2967;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_reg_2967_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_reg_2967_pp0_iter2_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load_reg_2987_pp0_iter2_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load_reg_2987;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load_reg_2987_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load_reg_2987_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                    ap_predicate_pred544_state3 <= (trunc_ln353_reg_2679_pp0_iter1_reg = ap_const_lv7_40);
                d0_2_reg_2863_pp0_iter2_reg <= d0_2_reg_2863;
                d0_2_reg_2863_pp0_iter3_reg <= d0_2_reg_2863_pp0_iter2_reg;
                d0_reg_2855_pp0_iter2_reg <= d0_reg_2855;
                d0_reg_2855_pp0_iter3_reg <= d0_reg_2855_pp0_iter2_reg;
                d1_3_reg_2881_pp0_iter2_reg <= d1_3_reg_2881;
                d1_imag_3_i_reg_3030 <= grp_fu_1009_p4;
                d1_imag_3_reg_3062 <= grp_fu_1023_p4;
                d1_imag_4_i_reg_3046 <= grp_fu_1016_p4;
                d1_imag_reg_3017 <= grp_fu_1002_p4;
                d1_real_3_i_reg_3022 <= grp_fu_1037_p4;
                d1_real_3_reg_3054 <= grp_fu_1051_p4;
                d1_real_4_i_reg_3038 <= grp_fu_1044_p4;
                d1_real_reg_3012 <= grp_fu_1030_p4;
                d1_reg_2871_pp0_iter2_reg <= d1_reg_2871;
                trunc_ln353_reg_2679_pp0_iter2_reg <= trunc_ln353_reg_2679_pp0_iter1_reg;
                trunc_ln353_reg_2679_pp0_iter3_reg <= trunc_ln353_reg_2679_pp0_iter2_reg;
                    zext_ln363_reg_2699_pp0_iter2_reg(4 downto 0) <= zext_ln363_reg_2699_pp0_iter1_reg(4 downto 0);
                    zext_ln363_reg_2699_pp0_iter3_reg(4 downto 0) <= zext_ln363_reg_2699_pp0_iter2_reg(4 downto 0);
                    zext_ln363_reg_2699_pp0_iter4_reg(4 downto 0) <= zext_ln363_reg_2699_pp0_iter3_reg(4 downto 0);
                    zext_ln363_reg_2699_pp0_iter5_reg(4 downto 0) <= zext_ln363_reg_2699_pp0_iter4_reg(4 downto 0);
                    zext_ln363_reg_2699_pp0_iter6_reg(4 downto 0) <= zext_ln363_reg_2699_pp0_iter5_reg(4 downto 0);
                    zext_ln363_reg_2699_pp0_iter7_reg(4 downto 0) <= zext_ln363_reg_2699_pp0_iter6_reg(4 downto 0);
                    zext_ln7_reg_2711_pp0_iter2_reg(4 downto 0) <= zext_ln7_reg_2711_pp0_iter1_reg(4 downto 0);
                    zext_ln7_reg_2711_pp0_iter3_reg(4 downto 0) <= zext_ln7_reg_2711_pp0_iter2_reg(4 downto 0);
                    zext_ln7_reg_2711_pp0_iter4_reg(4 downto 0) <= zext_ln7_reg_2711_pp0_iter3_reg(4 downto 0);
                    zext_ln7_reg_2711_pp0_iter5_reg(4 downto 0) <= zext_ln7_reg_2711_pp0_iter4_reg(4 downto 0);
                    zext_ln7_reg_2711_pp0_iter6_reg(4 downto 0) <= zext_ln7_reg_2711_pp0_iter5_reg(4 downto 0);
                    zext_ln7_reg_2711_pp0_iter7_reg(4 downto 0) <= zext_ln7_reg_2711_pp0_iter6_reg(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                bc_1_i_reg_2961 <= bc_1_i_fu_977_p2;
                bc_1_reg_3001 <= bc_1_fu_997_p2;
                bc_2_i_reg_2981 <= bc_2_i_fu_987_p2;
                bc_reg_2893 <= bc_fu_967_p2;
                bd_1_i_reg_2955 <= bd_1_i_fu_972_p2;
                bd_1_reg_2995 <= bd_1_fu_992_p2;
                bd_2_i_reg_2975 <= bd_2_i_fu_982_p2;
                bd_reg_2887 <= bd_fu_962_p2;
                trunc_ln353_reg_2679 <= trunc_ln353_fu_1066_p1;
                trunc_ln353_reg_2679_pp0_iter1_reg <= trunc_ln353_reg_2679;
                tw_3_reg_2691 <= tw_3_fu_1206_p67;
                tw_3_reg_2691_pp0_iter1_reg <= tw_3_reg_2691;
                tw_4_reg_2799 <= tw_4_fu_1678_p67;
                tw_4_reg_2799_pp0_iter1_reg <= tw_4_reg_2799;
                tw_5_reg_2823 <= tw_5_fu_2086_p67;
                tw_5_reg_2823_pp0_iter1_reg <= tw_5_reg_2823;
                tw_6_i_reg_2783 <= tw_6_i_fu_1406_p67;
                tw_6_i_reg_2783_pp0_iter1_reg <= tw_6_i_reg_2783;
                tw_7_i_reg_2807 <= tw_7_i_fu_1814_p67;
                tw_7_i_reg_2807_pp0_iter1_reg <= tw_7_i_reg_2807;
                tw_8_i_reg_2791 <= tw_8_i_fu_1542_p67;
                tw_8_i_reg_2791_pp0_iter1_reg <= tw_8_i_reg_2791;
                tw_9_i_reg_2815 <= tw_9_i_fu_1950_p67;
                tw_9_i_reg_2815_pp0_iter1_reg <= tw_9_i_reg_2815;
                tw_reg_2683 <= tw_fu_1070_p67;
                tw_reg_2683_pp0_iter1_reg <= tw_reg_2683;
                    zext_ln363_reg_2699(4 downto 0) <= zext_ln363_fu_1352_p1(4 downto 0);
                    zext_ln363_reg_2699_pp0_iter1_reg(4 downto 0) <= zext_ln363_reg_2699(4 downto 0);
                    zext_ln7_reg_2711(4 downto 0) <= zext_ln7_fu_1372_p1(4 downto 0);
                    zext_ln7_reg_2711_pp0_iter1_reg(4 downto 0) <= zext_ln7_reg_2711(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_d1_imag_2_reg_866 <= ap_phi_reg_pp0_iter0_d1_imag_2_reg_866;
                ap_phi_reg_pp0_iter1_d1_real_2_reg_854 <= ap_phi_reg_pp0_iter0_d1_real_2_reg_854;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_d1_imag_2_reg_866 <= ap_phi_reg_pp0_iter2_d1_imag_2_reg_866;
                ap_phi_reg_pp0_iter3_d1_real_2_reg_854 <= ap_phi_reg_pp0_iter2_d1_real_2_reg_854;
                grp_fu_1002_p1 <= d1_reg_2871;
                grp_fu_1002_p2 <= tw_3_reg_2691_pp0_iter1_reg;
                grp_fu_1002_p3 <= bc_reg_2893;
                grp_fu_1009_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1_reg_2907;
                grp_fu_1009_p2 <= tw_7_i_reg_2807_pp0_iter1_reg;
                grp_fu_1009_p3 <= bc_1_i_reg_2961;
                grp_fu_1016_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1_reg_2923;
                grp_fu_1016_p2 <= tw_9_i_reg_2815_pp0_iter1_reg;
                grp_fu_1016_p3 <= bc_2_i_reg_2981;
                grp_fu_1023_p1 <= d1_4_reg_2939;
                grp_fu_1023_p2 <= tw_5_reg_2823_pp0_iter1_reg;
                grp_fu_1023_p3 <= bc_1_reg_3001;
                grp_fu_1030_p1 <= d1_reg_2871;
                grp_fu_1030_p2 <= tw_reg_2683_pp0_iter1_reg;
                grp_fu_1030_p3 <= bd_reg_2887;
                grp_fu_1037_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_1_reg_2907;
                grp_fu_1037_p2 <= tw_6_i_reg_2783_pp0_iter1_reg;
                grp_fu_1037_p3 <= bd_1_i_reg_2955;
                grp_fu_1044_p1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_1_reg_2923;
                grp_fu_1044_p2 <= tw_8_i_reg_2791_pp0_iter1_reg;
                grp_fu_1044_p3 <= bd_2_i_reg_2975;
                grp_fu_1051_p1 <= d1_4_reg_2939;
                grp_fu_1051_p2 <= tw_4_reg_2799_pp0_iter1_reg;
                grp_fu_1051_p3 <= bd_1_reg_2995;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                grp_fu_878_p0 <= d0_reg_2855_pp0_iter3_reg;
                grp_fu_878_p1 <= ap_phi_mux_d1_real_2_phi_fu_857_p6;
                grp_fu_884_p0 <= d0_2_reg_2863_pp0_iter3_reg;
                grp_fu_884_p1 <= ap_phi_mux_d1_imag_2_phi_fu_869_p6;
                grp_fu_890_p0 <= d0_reg_2855_pp0_iter3_reg;
                grp_fu_890_p1 <= ap_phi_mux_d1_real_2_phi_fu_857_p6;
                grp_fu_896_p0 <= d0_2_reg_2863_pp0_iter3_reg;
                grp_fu_896_p1 <= ap_phi_mux_d1_imag_2_phi_fu_869_p6;
                grp_fu_902_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_reg_2899_pp0_iter3_reg;
                grp_fu_902_p1 <= d1_real_3_i_reg_3022;
                grp_fu_907_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_reg_2947_pp0_iter3_reg;
                grp_fu_907_p1 <= d1_imag_3_i_reg_3030;
                grp_fu_912_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_1_load_reg_2899_pp0_iter3_reg;
                grp_fu_912_p1 <= d1_real_3_i_reg_3022;
                grp_fu_917_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_1_load_reg_2947_pp0_iter3_reg;
                grp_fu_917_p1 <= d1_imag_3_i_reg_3030;
                grp_fu_922_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_reg_2915_pp0_iter3_reg;
                grp_fu_922_p1 <= d1_real_4_i_reg_3038;
                grp_fu_927_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_reg_2967_pp0_iter3_reg;
                grp_fu_927_p1 <= d1_imag_4_i_reg_3046;
                grp_fu_932_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_2_load_reg_2915_pp0_iter3_reg;
                grp_fu_932_p1 <= d1_real_4_i_reg_3038;
                grp_fu_937_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_2_load_reg_2967_pp0_iter3_reg;
                grp_fu_937_p1 <= d1_imag_4_i_reg_3046;
                grp_fu_942_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load_reg_2931_pp0_iter3_reg;
                grp_fu_942_p1 <= d1_real_3_reg_3054;
                grp_fu_947_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load_reg_2987_pp0_iter3_reg;
                grp_fu_947_p1 <= d1_imag_3_reg_3062;
                grp_fu_952_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_0_3_load_reg_2931_pp0_iter3_reg;
                grp_fu_952_p1 <= d1_real_3_reg_3054;
                grp_fu_957_p0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_5_1_3_load_reg_2987_pp0_iter3_reg;
                grp_fu_957_p1 <= d1_imag_3_reg_3062;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_878_ce = ap_const_logic_1)) then
                pre_grp_fu_878_p2_reg <= pre_grp_fu_878_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_884_ce = ap_const_logic_1)) then
                pre_grp_fu_884_p2_reg <= pre_grp_fu_884_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_890_ce = ap_const_logic_1)) then
                pre_grp_fu_890_p2_reg <= pre_grp_fu_890_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_896_ce = ap_const_logic_1)) then
                pre_grp_fu_896_p2_reg <= pre_grp_fu_896_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_902_ce = ap_const_logic_1)) then
                pre_grp_fu_902_p2_reg <= pre_grp_fu_902_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_907_ce = ap_const_logic_1)) then
                pre_grp_fu_907_p2_reg <= pre_grp_fu_907_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_912_ce = ap_const_logic_1)) then
                pre_grp_fu_912_p2_reg <= pre_grp_fu_912_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_917_ce = ap_const_logic_1)) then
                pre_grp_fu_917_p2_reg <= pre_grp_fu_917_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_922_ce = ap_const_logic_1)) then
                pre_grp_fu_922_p2_reg <= pre_grp_fu_922_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_927_ce = ap_const_logic_1)) then
                pre_grp_fu_927_p2_reg <= pre_grp_fu_927_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_932_ce = ap_const_logic_1)) then
                pre_grp_fu_932_p2_reg <= pre_grp_fu_932_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_937_ce = ap_const_logic_1)) then
                pre_grp_fu_937_p2_reg <= pre_grp_fu_937_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_942_ce = ap_const_logic_1)) then
                pre_grp_fu_942_p2_reg <= pre_grp_fu_942_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_947_ce = ap_const_logic_1)) then
                pre_grp_fu_947_p2_reg <= pre_grp_fu_947_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_952_ce = ap_const_logic_1)) then
                pre_grp_fu_952_p2_reg <= pre_grp_fu_952_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_957_ce = ap_const_logic_1)) then
                pre_grp_fu_957_p2_reg <= pre_grp_fu_957_p2;
            end if;
        end if;
    end process;
    zext_ln363_reg_2699(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln363_reg_2699_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln363_reg_2699_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln363_reg_2699_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln363_reg_2699_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln363_reg_2699_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln363_reg_2699_pp0_iter6_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln363_reg_2699_pp0_iter7_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln7_reg_2711(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln7_reg_2711_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln7_reg_2711_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln7_reg_2711_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln7_reg_2711_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln7_reg_2711_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln7_reg_2711_pp0_iter6_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln7_reg_2711_pp0_iter7_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_address0 <= zext_ln7_fu_1372_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_address1 <= zext_ln363_fu_1352_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_address0 <= zext_ln7_fu_1372_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_address1 <= zext_ln363_fu_1352_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_address0 <= zext_ln7_fu_1372_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_address1 <= zext_ln363_fu_1352_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_address0 <= zext_ln7_fu_1372_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_address1 <= zext_ln363_fu_1352_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_address0 <= zext_ln7_fu_1372_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_address1 <= zext_ln363_fu_1352_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_address0 <= zext_ln7_fu_1372_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_address1 <= zext_ln363_fu_1352_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_address0 <= zext_ln7_fu_1372_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_address1 <= zext_ln363_fu_1352_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_address0 <= zext_ln7_fu_1372_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_address1 <= zext_ln363_fu_1352_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_address0 <= zext_ln7_reg_2711_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_address1 <= zext_ln363_reg_2699_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_d0 <= grp_fu_890_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_d1 <= grp_fu_878_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_address0 <= zext_ln7_reg_2711_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_address1 <= zext_ln363_reg_2699_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_d0 <= grp_fu_912_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_d1 <= grp_fu_902_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_address0 <= zext_ln7_reg_2711_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_address1 <= zext_ln363_reg_2699_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_d0 <= grp_fu_932_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_d1 <= grp_fu_922_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_address0 <= zext_ln7_reg_2711_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_address1 <= zext_ln363_reg_2699_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_d0 <= grp_fu_952_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_d1 <= grp_fu_942_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_0_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_address0 <= zext_ln7_reg_2711_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_address1 <= zext_ln363_reg_2699_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_d0 <= grp_fu_896_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_d1 <= grp_fu_884_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_address0 <= zext_ln7_reg_2711_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_address1 <= zext_ln363_reg_2699_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_d0 <= grp_fu_917_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_d1 <= grp_fu_907_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_address0 <= zext_ln7_reg_2711_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_address1 <= zext_ln363_reg_2699_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_d0 <= grp_fu_937_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_d1 <= grp_fu_927_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_address0 <= zext_ln7_reg_2711_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_address1 <= zext_ln363_reg_2699_pp0_iter7_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_d0 <= grp_fu_957_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_d1 <= grp_fu_947_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_6_1_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_360_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_360 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_535_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_535 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, tmp_fu_2270_p3, ap_start_int)
    begin
        if (((tmp_fu_2270_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_d1_imag_2_phi_fu_869_p6_assign_proc : process(trunc_ln353_reg_2679_pp0_iter3_reg, d1_imag_reg_3017, ap_phi_reg_pp0_iter4_d1_imag_2_reg_866)
    begin
        if ((not((trunc_ln353_reg_2679_pp0_iter3_reg = ap_const_lv7_0)) and not((trunc_ln353_reg_2679_pp0_iter3_reg = ap_const_lv7_40)))) then 
            ap_phi_mux_d1_imag_2_phi_fu_869_p6 <= d1_imag_reg_3017;
        else 
            ap_phi_mux_d1_imag_2_phi_fu_869_p6 <= ap_phi_reg_pp0_iter4_d1_imag_2_reg_866;
        end if; 
    end process;


    ap_phi_mux_d1_real_2_phi_fu_857_p6_assign_proc : process(trunc_ln353_reg_2679_pp0_iter3_reg, d1_real_reg_3012, ap_phi_reg_pp0_iter4_d1_real_2_reg_854)
    begin
        if ((not((trunc_ln353_reg_2679_pp0_iter3_reg = ap_const_lv7_0)) and not((trunc_ln353_reg_2679_pp0_iter3_reg = ap_const_lv7_40)))) then 
            ap_phi_mux_d1_real_2_phi_fu_857_p6 <= d1_real_reg_3012;
        else 
            ap_phi_mux_d1_real_2_phi_fu_857_p6 <= ap_phi_reg_pp0_iter4_d1_real_2_reg_854;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_d1_imag_2_reg_866 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_d1_real_2_reg_854 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k189_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k189_fu_450, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k189_load <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_k189_load <= k189_fu_450;
        end if; 
    end process;

    bit_sel_fu_2342_p3 <= bitcast_ln16_fu_2339_p1(31 downto 31);
    bitcast_ln16_fu_2339_p1 <= d1_reg_2871_pp0_iter2_reg;
    d1_imag_1_fu_2368_p1 <= xor_ln_fu_2360_p3;

    grp_fu_878_p2_assign_proc : process(grp_fu_878_ce, pre_grp_fu_878_p2, pre_grp_fu_878_p2_reg)
    begin
        if ((grp_fu_878_ce = ap_const_logic_1)) then 
            grp_fu_878_p2 <= pre_grp_fu_878_p2;
        else 
            grp_fu_878_p2 <= pre_grp_fu_878_p2_reg;
        end if; 
    end process;


    grp_fu_884_p2_assign_proc : process(grp_fu_884_ce, pre_grp_fu_884_p2, pre_grp_fu_884_p2_reg)
    begin
        if ((grp_fu_884_ce = ap_const_logic_1)) then 
            grp_fu_884_p2 <= pre_grp_fu_884_p2;
        else 
            grp_fu_884_p2 <= pre_grp_fu_884_p2_reg;
        end if; 
    end process;


    grp_fu_890_p2_assign_proc : process(grp_fu_890_ce, pre_grp_fu_890_p2, pre_grp_fu_890_p2_reg)
    begin
        if ((grp_fu_890_ce = ap_const_logic_1)) then 
            grp_fu_890_p2 <= pre_grp_fu_890_p2;
        else 
            grp_fu_890_p2 <= pre_grp_fu_890_p2_reg;
        end if; 
    end process;


    grp_fu_896_p2_assign_proc : process(grp_fu_896_ce, pre_grp_fu_896_p2, pre_grp_fu_896_p2_reg)
    begin
        if ((grp_fu_896_ce = ap_const_logic_1)) then 
            grp_fu_896_p2 <= pre_grp_fu_896_p2;
        else 
            grp_fu_896_p2 <= pre_grp_fu_896_p2_reg;
        end if; 
    end process;


    grp_fu_902_p2_assign_proc : process(grp_fu_902_ce, pre_grp_fu_902_p2, pre_grp_fu_902_p2_reg)
    begin
        if ((grp_fu_902_ce = ap_const_logic_1)) then 
            grp_fu_902_p2 <= pre_grp_fu_902_p2;
        else 
            grp_fu_902_p2 <= pre_grp_fu_902_p2_reg;
        end if; 
    end process;


    grp_fu_907_p2_assign_proc : process(grp_fu_907_ce, pre_grp_fu_907_p2, pre_grp_fu_907_p2_reg)
    begin
        if ((grp_fu_907_ce = ap_const_logic_1)) then 
            grp_fu_907_p2 <= pre_grp_fu_907_p2;
        else 
            grp_fu_907_p2 <= pre_grp_fu_907_p2_reg;
        end if; 
    end process;


    grp_fu_912_p2_assign_proc : process(grp_fu_912_ce, pre_grp_fu_912_p2, pre_grp_fu_912_p2_reg)
    begin
        if ((grp_fu_912_ce = ap_const_logic_1)) then 
            grp_fu_912_p2 <= pre_grp_fu_912_p2;
        else 
            grp_fu_912_p2 <= pre_grp_fu_912_p2_reg;
        end if; 
    end process;


    grp_fu_917_p2_assign_proc : process(grp_fu_917_ce, pre_grp_fu_917_p2, pre_grp_fu_917_p2_reg)
    begin
        if ((grp_fu_917_ce = ap_const_logic_1)) then 
            grp_fu_917_p2 <= pre_grp_fu_917_p2;
        else 
            grp_fu_917_p2 <= pre_grp_fu_917_p2_reg;
        end if; 
    end process;


    grp_fu_922_p2_assign_proc : process(grp_fu_922_ce, pre_grp_fu_922_p2, pre_grp_fu_922_p2_reg)
    begin
        if ((grp_fu_922_ce = ap_const_logic_1)) then 
            grp_fu_922_p2 <= pre_grp_fu_922_p2;
        else 
            grp_fu_922_p2 <= pre_grp_fu_922_p2_reg;
        end if; 
    end process;


    grp_fu_927_p2_assign_proc : process(grp_fu_927_ce, pre_grp_fu_927_p2, pre_grp_fu_927_p2_reg)
    begin
        if ((grp_fu_927_ce = ap_const_logic_1)) then 
            grp_fu_927_p2 <= pre_grp_fu_927_p2;
        else 
            grp_fu_927_p2 <= pre_grp_fu_927_p2_reg;
        end if; 
    end process;


    grp_fu_932_p2_assign_proc : process(grp_fu_932_ce, pre_grp_fu_932_p2, pre_grp_fu_932_p2_reg)
    begin
        if ((grp_fu_932_ce = ap_const_logic_1)) then 
            grp_fu_932_p2 <= pre_grp_fu_932_p2;
        else 
            grp_fu_932_p2 <= pre_grp_fu_932_p2_reg;
        end if; 
    end process;


    grp_fu_937_p2_assign_proc : process(grp_fu_937_ce, pre_grp_fu_937_p2, pre_grp_fu_937_p2_reg)
    begin
        if ((grp_fu_937_ce = ap_const_logic_1)) then 
            grp_fu_937_p2 <= pre_grp_fu_937_p2;
        else 
            grp_fu_937_p2 <= pre_grp_fu_937_p2_reg;
        end if; 
    end process;


    grp_fu_942_p2_assign_proc : process(grp_fu_942_ce, pre_grp_fu_942_p2, pre_grp_fu_942_p2_reg)
    begin
        if ((grp_fu_942_ce = ap_const_logic_1)) then 
            grp_fu_942_p2 <= pre_grp_fu_942_p2;
        else 
            grp_fu_942_p2 <= pre_grp_fu_942_p2_reg;
        end if; 
    end process;


    grp_fu_947_p2_assign_proc : process(grp_fu_947_ce, pre_grp_fu_947_p2, pre_grp_fu_947_p2_reg)
    begin
        if ((grp_fu_947_ce = ap_const_logic_1)) then 
            grp_fu_947_p2 <= pre_grp_fu_947_p2;
        else 
            grp_fu_947_p2 <= pre_grp_fu_947_p2_reg;
        end if; 
    end process;


    grp_fu_952_p2_assign_proc : process(grp_fu_952_ce, pre_grp_fu_952_p2, pre_grp_fu_952_p2_reg)
    begin
        if ((grp_fu_952_ce = ap_const_logic_1)) then 
            grp_fu_952_p2 <= pre_grp_fu_952_p2;
        else 
            grp_fu_952_p2 <= pre_grp_fu_952_p2_reg;
        end if; 
    end process;


    grp_fu_957_p2_assign_proc : process(grp_fu_957_ce, pre_grp_fu_957_p2, pre_grp_fu_957_p2_reg)
    begin
        if ((grp_fu_957_ce = ap_const_logic_1)) then 
            grp_fu_957_p2 <= pre_grp_fu_957_p2;
        else 
            grp_fu_957_p2 <= pre_grp_fu_957_p2_reg;
        end if; 
    end process;

    k_fu_1400_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k189_load) + unsigned(ap_const_lv8_4));
    lshr_ln_fu_1342_p4 <= ap_sig_allocacmp_k189_load(6 downto 2);
    tmp_fu_2270_p3 <= k_fu_1400_p2(7 downto 7);
    trunc_ln16_fu_2356_p1 <= bitcast_ln16_fu_2339_p1(31 - 1 downto 0);
    trunc_ln353_fu_1066_p1 <= ap_sig_allocacmp_k189_load(7 - 1 downto 0);
    tw_3_fu_1206_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_4_fu_1678_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_5_fu_2086_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_6_i_fu_1406_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_7_i_fu_1814_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_8_i_fu_1542_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_9_i_fu_1950_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_fu_1070_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    xor_ln16_fu_2350_p2 <= (bit_sel_fu_2342_p3 xor ap_const_lv1_1);
    xor_ln_fu_2360_p3 <= (xor_ln16_fu_2350_p2 & trunc_ln16_fu_2356_p1);
    zext_ln363_fu_1352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1342_p4),64));
    zext_ln7_cast_fu_1364_p3 <= (ap_const_lv1_1 & lshr_ln_fu_1342_p4);
    zext_ln7_fu_1372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln7_cast_fu_1364_p3),64));
end behav;
