Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb  6 16:34:56 2019
| Host         : LAPTOP-HRAQ4RRP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AudioGen_control_sets_placed.rpt
| Design       : AudioGen
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------+--------------------------------+------------------+----------------+
|      Clock Signal     |        Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG        |                             | Convert/p_0_in                 |                1 |              1 |
|  clk_IBUF_BUFG        |                             |                                |                1 |              2 |
|  clkWiz/inst/clk_out1 | ROMSel/prescaler[0]_i_1_n_0 | ROMSel/addTemp                 |                4 |             13 |
|  clkWiz/inst/clk_out1 |                             | ROMSel/prescaler[0]_i_1_n_0    |                8 |             32 |
|  clk_IBUF_BUFG        |                             | Convert/comparator[31]_i_1_n_0 |                9 |             32 |
+-----------------------+-----------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 13     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


