set_clock_latency -0.0885  [get_pins {core_instance1_pmem_combined_reg_reg_32_/CP}]
set_clock_latency -0.1093  [get_pins {core_instance1_psum_mem_instance_Q_reg_11_/CP}]
set_clock_latency -0.0259  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0685  [get_pins {core_instance1_pmem_combined_reg_reg_34_/CP}]
set_clock_latency -0.0119  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_12_/CP}]
set_clock_latency -0.0744  [get_pins {core_instance1_psum_mem_instance_Q_reg_13_/CP}]
set_clock_latency -0.0229  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_/CP}]
set_clock_latency -0.024  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_20_/CP}]
set_clock_latency -0.0322  [get_pins {core_instance1_pmem_combined_reg_reg_50_/CP}]
set_clock_latency -0.0309  [get_pins {core_instance1_pmem_combined_reg_reg_36_/CP}]
set_clock_latency -0.0402  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_1_/CP}]
set_clock_latency -0.011  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0417  [get_pins {core_instance1_pmem_combined_reg_reg_38_/CP}]
set_clock_latency -0.0667  [get_pins {core_instance1_pmem_combined_reg_reg_52_/CP}]
set_clock_latency -0.0458  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0688  [get_pins {core_instance1_psum_mem_instance_Q_reg_17_/CP}]
set_clock_latency -0.0787  [get_pins {core_instance1_psum_mem_instance_Q_reg_24_/CP}]
set_clock_latency -0.043  [get_pins {core_instance1_psum_mem_instance_Q_reg_31_/CP}]
set_clock_latency -0.0373  [get_pins {core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0374  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0113  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_4_/CP}]
set_clock_latency -0.0401  [get_pins {core_instance1_pmem_combined_reg_reg_47_/CP}]
set_clock_latency -0.105  [get_pins {core_instance1_pmem_combined_reg_reg_54_/CP}]
set_clock_latency -0.012  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_27_/CP}]
set_clock_latency -0.0709  [get_pins {core_instance1_psum_mem_instance_Q_reg_19_/CP}]
set_clock_latency -0.084  [get_pins {core_instance1_psum_mem_instance_Q_reg_26_/CP}]
set_clock_latency -0.0898  [get_pins {core_instance1_psum_mem_instance_Q_reg_40_/CP}]
set_clock_latency -0.0221  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_40_/CP}]
set_clock_latency -0.0455  [get_pins {core_instance1_pmem_combined_reg_reg_63_/CP}]
set_clock_latency -0.1068  [get_pins {core_instance1_pmem_combined_reg_reg_49_/CP}]
set_clock_latency -0.0249  [get_pins {core_instance1_psum_mem_instance_Q_reg_33_/CP}]
set_clock_latency -0.0527  [get_pins {core_instance1_psum_mem_instance_Q_reg_28_/CP}]
set_clock_latency -0.0398  [get_pins {core_instance1_psum_mem_instance_Q_reg_42_/CP}]
set_clock_latency -0.0368  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0284  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP}]
set_clock_latency -0.076  [get_pins {core_instance1_psum_mem_instance_Q_reg_35_/CP}]
set_clock_latency -0.028  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_/CP}]
set_clock_latency -0.1336  [get_pins {core_instance1_psum_mem_instance_Q_reg_51_/CP}]
set_clock_latency -0.0893  [get_pins {core_instance1_psum_mem_instance_Q_reg_37_/CP}]
set_clock_latency -0.0323  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0497  [get_pins {core_instance1_psum_mem_instance_Q_reg_39_/CP}]
set_clock_latency -0.0427  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP}]
set_clock_latency -0.1252  [get_pins {core_instance1_psum_mem_instance_Q_reg_60_/CP}]
set_clock_latency -0.1208  [get_pins {core_instance1_psum_mem_instance_Q_reg_53_/CP}]
set_clock_latency -0.1297  [get_pins {core_instance1_psum_mem_instance_Q_reg_48_/CP}]
set_clock_latency -0.0919  [get_pins {core_instance1_psum_mem_instance_Q_reg_55_/CP}]
set_clock_latency -0.1107  [get_pins {core_instance1_psum_mem_instance_Q_reg_62_/CP}]
set_clock_latency -0.0224  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0909  [get_pins {core_instance1_pmem_combined_reg_reg_1_/CP}]
set_clock_latency -0.0241  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_2_/CP}]
set_clock_latency -0.1157  [get_pins {core_instance1_psum_mem_instance_Q_reg_57_/CP}]
set_clock_latency -0.1168  [get_pins {core_instance1_psum_mem_instance_Q_reg_71_/CP}]
set_clock_latency -0.1164  [get_pins {core_instance1_psum_mem_instance_Q_reg_64_/CP}]
set_clock_latency -0.0871  [get_pins {core_instance1_pmem_combined_reg_reg_3_/CP}]
set_clock_latency -0.0801  [get_pins {core_instance1_psum_mem_instance_Q_reg_0_/CP}]
set_clock_latency -0.012  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0946  [get_pins {core_instance1_psum_mem_instance_Q_reg_59_/CP}]
set_clock_latency -0.114  [get_pins {core_instance1_psum_mem_instance_Q_reg_66_/CP}]
set_clock_latency -0.1131  [get_pins {core_instance1_psum_mem_instance_Q_reg_73_/CP}]
set_clock_latency -0.0504  [get_pins {core_instance1_pmem_combined_reg_reg_5_/CP}]
set_clock_latency -0.0253  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product0_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0721  [get_pins {core_instance1_psum_mem_instance_Q_reg_2_/CP}]
set_clock_latency -0.0102  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_/CP}]
set_clock_latency -0.1152  [get_pins {core_instance1_psum_mem_instance_Q_reg_68_/CP}]
set_clock_latency -0.0288  [get_pins {core_instance1_psum_mem_instance_Q_reg_82_/CP}]
set_clock_latency -0.093  [get_pins {core_instance1_psum_mem_instance_Q_reg_75_/CP}]
set_clock_latency -0.0256  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0678  [get_pins {core_instance1_psum_mem_instance_Q_reg_4_/CP}]
set_clock_latency -0.1237  [get_pins {core_instance1_psum_mem_instance_Q_reg_84_/CP}]
set_clock_latency -0.0893  [get_pins {core_instance1_psum_mem_instance_Q_reg_77_/CP}]
set_clock_latency -0.1294  [get_pins {core_instance1_psum_mem_instance_Q_reg_91_/CP}]
set_clock_latency -0.0322  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0841  [get_pins {core_instance1_psum_mem_instance_Q_reg_79_/CP}]
set_clock_latency -0.1246  [get_pins {core_instance1_psum_mem_instance_Q_reg_86_/CP}]
set_clock_latency -0.0793  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0105  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_32_/CP}]
set_clock_latency -0.1305  [get_pins {core_instance1_psum_mem_instance_Q_reg_88_/CP}]
set_clock_latency -0.1348  [get_pins {core_instance1_psum_mem_instance_Q_reg_95_/CP}]
set_clock_latency -0.0116  [get_pins {core_instance1_mac_array_instance_col_idx_6__mac_col_inst_query_q_reg_30_/CP}]
set_clock_latency -0.0292  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product6_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0388  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_21_/CP}]
set_clock_latency -0.0272  [get_pins {core_instance1_ofifo_inst_col_idx_7__fifo_instance_rd_ptr_reg_0_/CP}]
set_clock_latency -0.0437  [get_pins {core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0393  [get_pins {core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0262  [get_pins {core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_/CP}]
set_clock_latency -0.0321  [get_pins {core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0441  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0272  [get_pins {core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0449  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_/CP}]
set_clock_latency -0.01  [get_pins {core_instance1_mac_array_instance_col_idx_8__mac_col_inst_query_q_reg_48_/CP}]
set_clock_latency -0.0111  [get_pins {core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0322  [get_pins {core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0799  [get_pins {core_instance1_pmem_combined_reg_reg_20_/CP}]
set_clock_latency -0.0228  [get_pins {core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0107  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0375  [get_pins {core_instance1_pmem_combined_reg_reg_22_/CP}]
set_clock_latency -0.0236  [get_pins {core_instance1_pmem_combined_reg_reg_24_/CP}]
set_clock_latency -0.0175  [get_pins {core_instance1_pmem_combined_reg_reg_31_/CP}]
set_clock_latency -0.0538  [get_pins {core_instance1_pmem_combined_reg_reg_17_/CP}]
set_clock_latency -0.0382  [get_pins {core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0912  [get_pins {core_instance1_pmem_combined_reg_reg_33_/CP}]
set_clock_latency -0.0737  [get_pins {core_instance1_psum_mem_instance_Q_reg_12_/CP}]
set_clock_latency -0.0415  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0222  [get_pins {core_instance1_pmem_combined_reg_reg_42_/CP}]
set_clock_latency -0.0113  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_13_/CP}]
set_clock_latency -0.0421  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_20_/CP}]
set_clock_latency -0.0671  [get_pins {core_instance1_pmem_combined_reg_reg_35_/CP}]
set_clock_latency -0.026  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_0_/CP}]
set_clock_latency -0.0282  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_/CP}]
set_clock_latency -0.0665  [get_pins {core_instance1_pmem_combined_reg_reg_37_/CP}]
set_clock_latency -0.0276  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP}]
set_clock_latency -0.043  [get_pins {core_instance1_pmem_combined_reg_reg_51_/CP}]
set_clock_latency -0.0142  [get_pins {core_instance1_psum_mem_instance_Q_reg_16_/CP}]
set_clock_latency -0.0222  [get_pins {core_instance1_psum_mem_instance_Q_reg_23_/CP}]
set_clock_latency -0.0444  [get_pins {core_instance1_psum_mem_instance_Q_reg_30_/CP}]
set_clock_latency -0.026  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0323  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_16_/CP}]
set_clock_latency -0.0254  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0408  [get_pins {core_instance1_pmem_combined_reg_reg_39_/CP}]
set_clock_latency -0.0409  [get_pins {core_instance1_pmem_combined_reg_reg_53_/CP}]
set_clock_latency -0.0362  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0403  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_/CP}]
set_clock_latency -0.0346  [get_pins {core_instance1_psum_mem_instance_Q_reg_18_/CP}]
set_clock_latency -0.0797  [get_pins {core_instance1_psum_mem_instance_Q_reg_25_/CP}]
set_clock_latency -0.0412  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0247  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_query_q_reg_27_/CP}]
set_clock_latency -0.0115  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_1_/CP}]
set_clock_latency -0.1137  [get_pins {core_instance1_pmem_combined_reg_reg_48_/CP}]
set_clock_latency -0.0269  [get_pins {core_instance1_psum_mem_instance_Q_reg_32_/CP}]
set_clock_latency -0.0815  [get_pins {core_instance1_psum_mem_instance_Q_reg_27_/CP}]
set_clock_latency -0.041  [get_pins {core_instance1_psum_mem_instance_Q_reg_34_/CP}]
set_clock_latency -0.0457  [get_pins {core_instance1_psum_mem_instance_Q_reg_41_/CP}]
set_clock_latency -0.0426  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_/CP}]
set_clock_latency -0.0242  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_query_q_reg_7_/CP}]
set_clock_latency -0.0355  [get_pins {core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0327  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0263  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_5_/CP}]
set_clock_latency -0.0419  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0487  [get_pins {core_instance1_psum_mem_instance_Q_reg_29_/CP}]
set_clock_latency -0.106  [get_pins {core_instance1_psum_mem_instance_Q_reg_36_/CP}]
set_clock_latency -0.0356  [get_pins {core_instance1_psum_mem_instance_Q_reg_43_/CP}]
set_clock_latency -0.1213  [get_pins {core_instance1_psum_mem_instance_Q_reg_50_/CP}]
set_clock_latency -0.0117  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_/CP}]
set_clock_latency -0.1229  [get_pins {core_instance1_psum_mem_instance_Q_reg_52_/CP}]
set_clock_latency -0.0434  [get_pins {core_instance1_psum_mem_instance_Q_reg_38_/CP}]
set_clock_latency -0.035  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0116  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_60_/CP}]
set_clock_latency -0.0247  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0321  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_5_/CP}]
set_clock_latency -0.1242  [get_pins {core_instance1_psum_mem_instance_Q_reg_61_/CP}]
set_clock_latency -0.1053  [get_pins {core_instance1_psum_mem_instance_Q_reg_54_/CP}]
set_clock_latency -0.0244  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0319  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_48_/CP}]
set_clock_latency -0.0273  [get_pins {core_instance1_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_10_/CP}]
set_clock_latency -0.1325  [get_pins {core_instance1_psum_mem_instance_Q_reg_49_/CP}]
set_clock_latency -0.0387  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0671  [get_pins {core_instance1_psum_mem_instance_Q_reg_56_/CP}]
set_clock_latency -0.1111  [get_pins {core_instance1_psum_mem_instance_Q_reg_70_/CP}]
set_clock_latency -0.0829  [get_pins {core_instance1_psum_mem_instance_Q_reg_63_/CP}]
set_clock_latency -0.0835  [get_pins {core_instance1_pmem_combined_reg_reg_0_/CP}]
set_clock_latency -0.0798  [get_pins {core_instance1_pmem_combined_reg_reg_2_/CP}]
set_clock_latency -0.0224  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_6_/CP}]
set_clock_latency -0.0927  [get_pins {core_instance1_psum_mem_instance_Q_reg_58_/CP}]
set_clock_latency -0.1128  [get_pins {core_instance1_psum_mem_instance_Q_reg_72_/CP}]
set_clock_latency -0.1149  [get_pins {core_instance1_psum_mem_instance_Q_reg_65_/CP}]
set_clock_latency -0.046  [get_pins {core_instance1_pmem_combined_reg_reg_4_/CP}]
set_clock_latency -0.0748  [get_pins {core_instance1_psum_mem_instance_Q_reg_1_/CP}]
set_clock_latency -0.0331  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0258  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0225  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_5_/CP}]
set_clock_latency -0.1147  [get_pins {core_instance1_psum_mem_instance_Q_reg_67_/CP}]
set_clock_latency -0.0345  [get_pins {core_instance1_psum_mem_instance_Q_reg_81_/CP}]
set_clock_latency -0.1154  [get_pins {core_instance1_psum_mem_instance_Q_reg_74_/CP}]
set_clock_latency -0.0485  [get_pins {core_instance1_psum_mem_instance_Q_reg_69_/CP}]
set_clock_latency -0.1394  [get_pins {core_instance1_psum_mem_instance_Q_reg_90_/CP}]
set_clock_latency -0.1117  [get_pins {core_instance1_psum_mem_instance_Q_reg_83_/CP}]
set_clock_latency -0.1138  [get_pins {core_instance1_psum_mem_instance_Q_reg_76_/CP}]
set_clock_latency -0.0229  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_query_q_reg_5_/CP}]
set_clock_latency -0.0812  [get_pins {core_instance1_psum_mem_instance_Q_reg_78_/CP}]
set_clock_latency -0.0294  [get_pins {core_instance1_psum_mem_instance_Q_reg_92_/CP}]
set_clock_latency -0.1293  [get_pins {core_instance1_psum_mem_instance_Q_reg_85_/CP}]
set_clock_latency -0.0244  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0344  [get_pins {core_instance1_psum_mem_instance_Q_reg_94_/CP}]
set_clock_latency -0.1191  [get_pins {core_instance1_psum_mem_instance_Q_reg_87_/CP}]
set_clock_latency -0.0774  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0414  [get_pins {core_instance1_mac_array_instance_col_idx_8__mac_col_inst_key_q_reg_50_/CP}]
set_clock_latency -0.0275  [get_pins {core_instance1_psum_mem_instance_Q_reg_9_/CP}]
set_clock_latency -0.0247  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_20_/CP}]
set_clock_latency -0.0102  [get_pins {core_instance1_mac_array_instance_col_idx_7__mac_col_inst_key_q_reg_33_/CP}]
set_clock_latency -0.1372  [get_pins {core_instance1_psum_mem_instance_Q_reg_89_/CP}]
set_clock_latency -0.0243  [get_pins {core_instance1_ofifo_inst_col_idx_7__fifo_instance_rd_ptr_reg_1_/CP}]
set_clock_latency -0.026  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_6_/CP}]
set_clock_latency -0.0274  [get_pins {core_instance1_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product7_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0402  [get_pins {core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0335  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_2_/CP}]
set_clock_latency -0.0374  [get_pins {core_instance1_mac_array_instance_col_idx_6__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_2_/CP}]
set_clock_latency -0.013  [get_pins {core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_/CP}]
set_clock_latency -0.038  [get_pins {core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0242  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0732  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_4_/CP}]
set_clock_latency -0.0112  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_44_/CP}]
set_clock_latency -0.0105  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_query_q_reg_46_/CP}]
set_clock_latency -0.034  [get_pins {core_instance1_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product2_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0259  [get_pins {core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product3_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0444  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_query_q_reg_3_/CP}]
set_clock_latency -0.0243  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product4_4by4_reg_reg_3_/CP}]
set_clock_latency -0.0271  [get_pins {core_instance1_mac_array_instance_col_idx_5__mac_col_inst_key_q_reg_48_/CP}]
set_clock_latency -0.0726  [get_pins {core_instance1_pmem_combined_reg_reg_21_/CP}]
set_clock_latency -0.0378  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_2_/CP}]
set_clock_latency -0.0416  [get_pins {core_instance1_mac_array_instance_col_idx_4__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_1_/CP}]
set_clock_latency -0.0372  [get_pins {core_instance1_mac_array_instance_col_idx_1__mac_col_inst_key_q_reg_42_/CP}]
set_clock_latency -0.04  [get_pins {core_instance1_pmem_combined_reg_reg_23_/CP}]
set_clock_latency -0.0528  [get_pins {core_instance1_pmem_combined_reg_reg_16_/CP}]
set_clock_latency -0.0238  [get_pins {core_instance1_mac_array_instance_col_idx_2__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_/CP}]
