# DirectCacheInterfaceRTL
Focused RTL design of cache-RAM communication interface and controller for a direct-mapped cache system, with verification in Xilinx Vivado
