// Seed: 1184865927
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input tri0 id_3,
    output wor id_4,
    output wor id_5,
    output supply1 id_6,
    output logic id_7,
    output tri1 id_8
);
  always_comb @(posedge 1) begin
    id_7 <= 1;
  end
  wire id_10;
  timeunit 1ps;
endmodule
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  tri1  id_3,
    output uwire id_4
    , id_14,
    output wire  module_1,
    input  logic id_6,
    input  tri1  id_7,
    input  wand  id_8,
    input  tri0  id_9,
    input  tri0  id_10,
    output tri0  id_11,
    output logic id_12
);
  assign id_12 = 1 * id_14 > 1 ? 1 : 1;
  xor (id_11, id_3, id_2, id_9, id_1, id_14, id_7, id_8, id_0);
  module_0(
      id_0, id_4, id_8, id_2, id_11, id_14, id_11, id_12, id_11
  );
  wire id_15;
  assign id_11 = 1 ? 1 : id_14;
  always @(posedge id_8) begin
    id_12 <= 1;
    id_11 = 1;
    id_12 <= #1 id_6;
  end
endmodule
