
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a08  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08000bcc  08000bcc  00010bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000bdc  08000bdc  00010be4  2**0
                  CONTENTS
  4 .ARM          00000000  08000bdc  08000bdc  00010be4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000bdc  08000be4  00010be4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000bdc  08000bdc  00010bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000be0  08000be0  00010be0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010be4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000be4  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000be4  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00010be4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000186b  00000000  00000000  00010c0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000482  00000000  00000000  00012479  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000130  00000000  00000000  00012900  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000f8  00000000  00000000  00012a30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002343  00000000  00000000  00012b28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000011c4  00000000  00000000  00014e6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00009833  00000000  00000000  0001602f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0001f862  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000400  00000000  00000000  0001f8e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000bb4 	.word	0x08000bb4

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000bb4 	.word	0x08000bb4

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <SPI2_GPIOInits>:
 * PB12 --> SPI2_NSS
 * ALT function mode: AF5
 */

void SPI2_GPIOInits(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	b084      	sub	sp, #16
 8000218:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 800021a:	4b11      	ldr	r3, [pc, #68]	; (8000260 <SPI2_GPIOInits+0x4c>)
 800021c:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800021e:	2302      	movs	r3, #2
 8000220:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000222:	2305      	movs	r3, #5
 8000224:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000226:	2300      	movs	r3, #0
 8000228:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800022a:	2301      	movs	r3, #1
 800022c:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800022e:	2302      	movs	r3, #2
 8000230:	72bb      	strb	r3, [r7, #10]

	/* SCLK Init */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 8000232:	230d      	movs	r3, #13
 8000234:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000236:	1d3b      	adds	r3, r7, #4
 8000238:	4618      	mov	r0, r3
 800023a:	f000 f9a1 	bl	8000580 <GPIO_Init>

	/* MOSI Init */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 800023e:	230f      	movs	r3, #15
 8000240:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000242:	1d3b      	adds	r3, r7, #4
 8000244:	4618      	mov	r0, r3
 8000246:	f000 f99b 	bl	8000580 <GPIO_Init>
	/* MISO Init */
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
	//GPIO_Init(&SPIPins);

	/* NSS Init */
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 800024a:	230c      	movs	r3, #12
 800024c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	4618      	mov	r0, r3
 8000252:	f000 f995 	bl	8000580 <GPIO_Init>

}
 8000256:	bf00      	nop
 8000258:	3710      	adds	r7, #16
 800025a:	46bd      	mov	sp, r7
 800025c:	bd80      	pop	{r7, pc}
 800025e:	bf00      	nop
 8000260:	40020400 	.word	0x40020400

08000264 <SPI2_Inits>:


void SPI2_Inits(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b084      	sub	sp, #16
 8000268:	af00      	add	r7, sp, #0
	SPI_Handle_t SPIHandle;

	SPIHandle.pSPIx = SPI2;
 800026a:	4b0c      	ldr	r3, [pc, #48]	; (800029c <SPI2_Inits+0x38>)
 800026c:	607b      	str	r3, [r7, #4]
	SPIHandle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800026e:	2301      	movs	r3, #1
 8000270:	727b      	strb	r3, [r7, #9]
	SPIHandle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000272:	2301      	movs	r3, #1
 8000274:	723b      	strb	r3, [r7, #8]
	SPIHandle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8; //2MHz
 8000276:	2302      	movs	r3, #2
 8000278:	72bb      	strb	r3, [r7, #10]
	SPIHandle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 800027a:	2300      	movs	r3, #0
 800027c:	72fb      	strb	r3, [r7, #11]
	SPIHandle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800027e:	2300      	movs	r3, #0
 8000280:	733b      	strb	r3, [r7, #12]
	SPIHandle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000282:	2300      	movs	r3, #0
 8000284:	737b      	strb	r3, [r7, #13]
	SPIHandle.SPIConfig.SPI_SSM = SPI_SSM_DI; //HW Slave management enabled for NSS pin
 8000286:	2300      	movs	r3, #0
 8000288:	73bb      	strb	r3, [r7, #14]

	SPI_Init(&SPIHandle);
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	4618      	mov	r0, r3
 800028e:	f000 fb97 	bl	80009c0 <SPI_Init>
}
 8000292:	bf00      	nop
 8000294:	3710      	adds	r7, #16
 8000296:	46bd      	mov	sp, r7
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	40003800 	.word	0x40003800

080002a0 <GPIO_ButtonInit>:


void GPIO_ButtonInit(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b084      	sub	sp, #16
 80002a4:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioBtn;

	GpioBtn.pGPIOx = GPIOC;
 80002a6:	4b09      	ldr	r3, [pc, #36]	; (80002cc <GPIO_ButtonInit+0x2c>)
 80002a8:	607b      	str	r3, [r7, #4]
	GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80002aa:	230d      	movs	r3, #13
 80002ac:	723b      	strb	r3, [r7, #8]
	GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80002ae:	2300      	movs	r3, #0
 80002b0:	727b      	strb	r3, [r7, #9]
	GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002b2:	2302      	movs	r3, #2
 80002b4:	72bb      	strb	r3, [r7, #10]
	GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_NO_PUPD;
 80002b6:	2300      	movs	r3, #0
 80002b8:	72fb      	strb	r3, [r7, #11]

	//GPIO_PeriClockControl(GPIOC, ENABLE);

	GPIO_Init(&GpioBtn);
 80002ba:	1d3b      	adds	r3, r7, #4
 80002bc:	4618      	mov	r0, r3
 80002be:	f000 f95f 	bl	8000580 <GPIO_Init>
}
 80002c2:	bf00      	nop
 80002c4:	3710      	adds	r7, #16
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bd80      	pop	{r7, pc}
 80002ca:	bf00      	nop
 80002cc:	40020800 	.word	0x40020800

080002d0 <delay>:

void delay(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000/2; i++);
 80002d6:	2300      	movs	r3, #0
 80002d8:	607b      	str	r3, [r7, #4]
 80002da:	e002      	b.n	80002e2 <delay+0x12>
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	3301      	adds	r3, #1
 80002e0:	607b      	str	r3, [r7, #4]
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	4a03      	ldr	r2, [pc, #12]	; (80002f4 <delay+0x24>)
 80002e6:	4293      	cmp	r3, r2
 80002e8:	d9f8      	bls.n	80002dc <delay+0xc>
}
 80002ea:	bf00      	nop
 80002ec:	370c      	adds	r7, #12
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bc80      	pop	{r7}
 80002f2:	4770      	bx	lr
 80002f4:	0003d08f 	.word	0x0003d08f

080002f8 <main>:

int main(void)
{
 80002f8:	b590      	push	{r4, r7, lr}
 80002fa:	b087      	sub	sp, #28
 80002fc:	af00      	add	r7, sp, #0
	char user_data[] = "Hello World!";
 80002fe:	4b20      	ldr	r3, [pc, #128]	; (8000380 <main+0x88>)
 8000300:	f107 0408 	add.w	r4, r7, #8
 8000304:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000306:	c407      	stmia	r4!, {r0, r1, r2}
 8000308:	7023      	strb	r3, [r4, #0]

	GPIO_ButtonInit();
 800030a:	f7ff ffc9 	bl	80002a0 <GPIO_ButtonInit>

	/* Initialize GPIO pins to behave as SPI2 pins */
	SPI2_GPIOInits();
 800030e:	f7ff ff81 	bl	8000214 <SPI2_GPIOInits>

	/* Initialize SPI2 peripheral parameters */
	SPI2_Inits();
 8000312:	f7ff ffa7 	bl	8000264 <SPI2_Inits>
	 * Making SSOE 1 does NSS output enable.
	 * The NSS pin is automatically managed by hardware.
	 * i.e. when SPE=1, NSS will be pulled to LOW and
	 * NSS pin will be HIGH when SPE=0
	 */
	SPI_SSOEConfig(SPI2, ENABLE);
 8000316:	2101      	movs	r1, #1
 8000318:	481a      	ldr	r0, [pc, #104]	; (8000384 <main+0x8c>)
 800031a:	f000 fc0b 	bl	8000b34 <SPI_SSOEConfig>

	while(1)
	{

		/* Enable SPI2 peripheral */
		SPI_PeripheralControl(SPI2, ENABLE);
 800031e:	2101      	movs	r1, #1
 8000320:	4818      	ldr	r0, [pc, #96]	; (8000384 <main+0x8c>)
 8000322:	f000 fbec 	bl	8000afe <SPI_PeripheralControl>

		/* Wait till button is pressed */
		while( GPIO_ReadFromInputPin(GPIOC, GPIO_PIN_NO_13) );
 8000326:	bf00      	nop
 8000328:	210d      	movs	r1, #13
 800032a:	4817      	ldr	r0, [pc, #92]	; (8000388 <main+0x90>)
 800032c:	f000 fac2 	bl	80008b4 <GPIO_ReadFromInputPin>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d1f8      	bne.n	8000328 <main+0x30>

		/* 200ms delay */
		delay();
 8000336:	f7ff ffcb 	bl	80002d0 <delay>

		/* Send SPI length information */
		uint8_t data_len = strlen(user_data);
 800033a:	f107 0308 	add.w	r3, r7, #8
 800033e:	4618      	mov	r0, r3
 8000340:	f7ff ff60 	bl	8000204 <strlen>
 8000344:	4603      	mov	r3, r0
 8000346:	b2db      	uxtb	r3, r3
 8000348:	71fb      	strb	r3, [r7, #7]
		SPI_SendData(SPI2, &data_len, 1);
 800034a:	1dfb      	adds	r3, r7, #7
 800034c:	2201      	movs	r2, #1
 800034e:	4619      	mov	r1, r3
 8000350:	480c      	ldr	r0, [pc, #48]	; (8000384 <main+0x8c>)
 8000352:	f000 fb9c 	bl	8000a8e <SPI_SendData>

		/* Send SPI data */
		SPI_SendData(SPI2, (uint8_t *)user_data, strlen(user_data));
 8000356:	f107 0308 	add.w	r3, r7, #8
 800035a:	4618      	mov	r0, r3
 800035c:	f7ff ff52 	bl	8000204 <strlen>
 8000360:	4602      	mov	r2, r0
 8000362:	f107 0308 	add.w	r3, r7, #8
 8000366:	4619      	mov	r1, r3
 8000368:	4806      	ldr	r0, [pc, #24]	; (8000384 <main+0x8c>)
 800036a:	f000 fb90 	bl	8000a8e <SPI_SendData>

		/* Confirm SPI2 not busy */
		SPI_GetFlagStatus(SPI2, SPI_SR_BSY);
 800036e:	2107      	movs	r1, #7
 8000370:	4804      	ldr	r0, [pc, #16]	; (8000384 <main+0x8c>)
 8000372:	f000 fb79 	bl	8000a68 <SPI_GetFlagStatus>

		/* Disable SPI2 peripheral */
		SPI_PeripheralControl(SPI2, DISABLE);
 8000376:	2100      	movs	r1, #0
 8000378:	4802      	ldr	r0, [pc, #8]	; (8000384 <main+0x8c>)
 800037a:	f000 fbc0 	bl	8000afe <SPI_PeripheralControl>
	{
 800037e:	e7ce      	b.n	800031e <main+0x26>
 8000380:	08000bcc 	.word	0x08000bcc
 8000384:	40003800 	.word	0x40003800
 8000388:	40020800 	.word	0x40020800

0800038c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800038c:	480d      	ldr	r0, [pc, #52]	; (80003c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800038e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000390:	480d      	ldr	r0, [pc, #52]	; (80003c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000392:	490e      	ldr	r1, [pc, #56]	; (80003cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000394:	4a0e      	ldr	r2, [pc, #56]	; (80003d0 <LoopForever+0xe>)
  movs r3, #0
 8000396:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000398:	e002      	b.n	80003a0 <LoopCopyDataInit>

0800039a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800039a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800039c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800039e:	3304      	adds	r3, #4

080003a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003a4:	d3f9      	bcc.n	800039a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003a6:	4a0b      	ldr	r2, [pc, #44]	; (80003d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003a8:	4c0b      	ldr	r4, [pc, #44]	; (80003d8 <LoopForever+0x16>)
  movs r3, #0
 80003aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003ac:	e001      	b.n	80003b2 <LoopFillZerobss>

080003ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003b0:	3204      	adds	r2, #4

080003b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003b4:	d3fb      	bcc.n	80003ae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80003b6:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80003ba:	f000 fbd7 	bl	8000b6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003be:	f7ff ff9b 	bl	80002f8 <main>

080003c2 <LoopForever>:

LoopForever:
    b LoopForever
 80003c2:	e7fe      	b.n	80003c2 <LoopForever>
  ldr   r0, =_estack
 80003c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003cc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003d0:	08000be4 	.word	0x08000be4
  ldr r2, =_sbss
 80003d4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003d8:	2000001c 	.word	0x2000001c

080003dc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003dc:	e7fe      	b.n	80003dc <ADC_IRQHandler>
	...

080003e0 <GPIO_PeriClockControl>:
 *
 * @Note			- None
 *
 *****************************************************************/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80003e0:	b480      	push	{r7}
 80003e2:	b083      	sub	sp, #12
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
 80003e8:	460b      	mov	r3, r1
 80003ea:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE)
 80003ec:	78fb      	ldrb	r3, [r7, #3]
 80003ee:	2b01      	cmp	r3, #1
 80003f0:	d157      	bne.n	80004a2 <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	4a59      	ldr	r2, [pc, #356]	; (800055c <GPIO_PeriClockControl+0x17c>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d106      	bne.n	8000408 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80003fa:	4b59      	ldr	r3, [pc, #356]	; (8000560 <GPIO_PeriClockControl+0x180>)
 80003fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003fe:	4a58      	ldr	r2, [pc, #352]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000400:	f043 0301 	orr.w	r3, r3, #1
 8000404:	6313      	str	r3, [r2, #48]	; 0x30
		else if(pGPIOx == GPIOH)
		{
			GPIOH_PCLK_DI();
		}
	}
}
 8000406:	e0a3      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOB)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	4a56      	ldr	r2, [pc, #344]	; (8000564 <GPIO_PeriClockControl+0x184>)
 800040c:	4293      	cmp	r3, r2
 800040e:	d106      	bne.n	800041e <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000410:	4b53      	ldr	r3, [pc, #332]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000414:	4a52      	ldr	r2, [pc, #328]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000416:	f043 0302 	orr.w	r3, r3, #2
 800041a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800041c:	e098      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOC)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	4a51      	ldr	r2, [pc, #324]	; (8000568 <GPIO_PeriClockControl+0x188>)
 8000422:	4293      	cmp	r3, r2
 8000424:	d106      	bne.n	8000434 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000426:	4b4e      	ldr	r3, [pc, #312]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800042a:	4a4d      	ldr	r2, [pc, #308]	; (8000560 <GPIO_PeriClockControl+0x180>)
 800042c:	f043 0304 	orr.w	r3, r3, #4
 8000430:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000432:	e08d      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOD)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	4a4d      	ldr	r2, [pc, #308]	; (800056c <GPIO_PeriClockControl+0x18c>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d106      	bne.n	800044a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800043c:	4b48      	ldr	r3, [pc, #288]	; (8000560 <GPIO_PeriClockControl+0x180>)
 800043e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000440:	4a47      	ldr	r2, [pc, #284]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000442:	f043 0308 	orr.w	r3, r3, #8
 8000446:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000448:	e082      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOE)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	4a48      	ldr	r2, [pc, #288]	; (8000570 <GPIO_PeriClockControl+0x190>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d106      	bne.n	8000460 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000452:	4b43      	ldr	r3, [pc, #268]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000456:	4a42      	ldr	r2, [pc, #264]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000458:	f043 0310 	orr.w	r3, r3, #16
 800045c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800045e:	e077      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOF)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	4a44      	ldr	r2, [pc, #272]	; (8000574 <GPIO_PeriClockControl+0x194>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d106      	bne.n	8000476 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000468:	4b3d      	ldr	r3, [pc, #244]	; (8000560 <GPIO_PeriClockControl+0x180>)
 800046a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800046c:	4a3c      	ldr	r2, [pc, #240]	; (8000560 <GPIO_PeriClockControl+0x180>)
 800046e:	f043 0320 	orr.w	r3, r3, #32
 8000472:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000474:	e06c      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOG)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	4a3f      	ldr	r2, [pc, #252]	; (8000578 <GPIO_PeriClockControl+0x198>)
 800047a:	4293      	cmp	r3, r2
 800047c:	d106      	bne.n	800048c <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800047e:	4b38      	ldr	r3, [pc, #224]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000482:	4a37      	ldr	r2, [pc, #220]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000488:	6313      	str	r3, [r2, #48]	; 0x30
}
 800048a:	e061      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOH)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	4a3b      	ldr	r2, [pc, #236]	; (800057c <GPIO_PeriClockControl+0x19c>)
 8000490:	4293      	cmp	r3, r2
 8000492:	d15d      	bne.n	8000550 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 8000494:	4b32      	ldr	r3, [pc, #200]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000498:	4a31      	ldr	r2, [pc, #196]	; (8000560 <GPIO_PeriClockControl+0x180>)
 800049a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800049e:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004a0:	e056      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	4a2d      	ldr	r2, [pc, #180]	; (800055c <GPIO_PeriClockControl+0x17c>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d106      	bne.n	80004b8 <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 80004aa:	4b2d      	ldr	r3, [pc, #180]	; (8000560 <GPIO_PeriClockControl+0x180>)
 80004ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004ae:	4a2c      	ldr	r2, [pc, #176]	; (8000560 <GPIO_PeriClockControl+0x180>)
 80004b0:	f023 0301 	bic.w	r3, r3, #1
 80004b4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004b6:	e04b      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOB)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	4a2a      	ldr	r2, [pc, #168]	; (8000564 <GPIO_PeriClockControl+0x184>)
 80004bc:	4293      	cmp	r3, r2
 80004be:	d106      	bne.n	80004ce <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 80004c0:	4b27      	ldr	r3, [pc, #156]	; (8000560 <GPIO_PeriClockControl+0x180>)
 80004c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004c4:	4a26      	ldr	r2, [pc, #152]	; (8000560 <GPIO_PeriClockControl+0x180>)
 80004c6:	f023 0302 	bic.w	r3, r3, #2
 80004ca:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004cc:	e040      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOC)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4a25      	ldr	r2, [pc, #148]	; (8000568 <GPIO_PeriClockControl+0x188>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d106      	bne.n	80004e4 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 80004d6:	4b22      	ldr	r3, [pc, #136]	; (8000560 <GPIO_PeriClockControl+0x180>)
 80004d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004da:	4a21      	ldr	r2, [pc, #132]	; (8000560 <GPIO_PeriClockControl+0x180>)
 80004dc:	f023 0304 	bic.w	r3, r3, #4
 80004e0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004e2:	e035      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOD)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	4a21      	ldr	r2, [pc, #132]	; (800056c <GPIO_PeriClockControl+0x18c>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d106      	bne.n	80004fa <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 80004ec:	4b1c      	ldr	r3, [pc, #112]	; (8000560 <GPIO_PeriClockControl+0x180>)
 80004ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f0:	4a1b      	ldr	r2, [pc, #108]	; (8000560 <GPIO_PeriClockControl+0x180>)
 80004f2:	f023 0308 	bic.w	r3, r3, #8
 80004f6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80004f8:	e02a      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOE)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	4a1c      	ldr	r2, [pc, #112]	; (8000570 <GPIO_PeriClockControl+0x190>)
 80004fe:	4293      	cmp	r3, r2
 8000500:	d106      	bne.n	8000510 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 8000502:	4b17      	ldr	r3, [pc, #92]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000506:	4a16      	ldr	r2, [pc, #88]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000508:	f023 0310 	bic.w	r3, r3, #16
 800050c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800050e:	e01f      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOF)
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	4a18      	ldr	r2, [pc, #96]	; (8000574 <GPIO_PeriClockControl+0x194>)
 8000514:	4293      	cmp	r3, r2
 8000516:	d106      	bne.n	8000526 <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 8000518:	4b11      	ldr	r3, [pc, #68]	; (8000560 <GPIO_PeriClockControl+0x180>)
 800051a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051c:	4a10      	ldr	r2, [pc, #64]	; (8000560 <GPIO_PeriClockControl+0x180>)
 800051e:	f023 0320 	bic.w	r3, r3, #32
 8000522:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000524:	e014      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOG)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4a13      	ldr	r2, [pc, #76]	; (8000578 <GPIO_PeriClockControl+0x198>)
 800052a:	4293      	cmp	r3, r2
 800052c:	d106      	bne.n	800053c <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 800052e:	4b0c      	ldr	r3, [pc, #48]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000532:	4a0b      	ldr	r2, [pc, #44]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000534:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000538:	6313      	str	r3, [r2, #48]	; 0x30
}
 800053a:	e009      	b.n	8000550 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOH)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	4a0f      	ldr	r2, [pc, #60]	; (800057c <GPIO_PeriClockControl+0x19c>)
 8000540:	4293      	cmp	r3, r2
 8000542:	d105      	bne.n	8000550 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 8000544:	4b06      	ldr	r3, [pc, #24]	; (8000560 <GPIO_PeriClockControl+0x180>)
 8000546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000548:	4a05      	ldr	r2, [pc, #20]	; (8000560 <GPIO_PeriClockControl+0x180>)
 800054a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800054e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000550:	bf00      	nop
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	bc80      	pop	{r7}
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop
 800055c:	40020000 	.word	0x40020000
 8000560:	40023800 	.word	0x40023800
 8000564:	40020400 	.word	0x40020400
 8000568:	40020800 	.word	0x40020800
 800056c:	40020c00 	.word	0x40020c00
 8000570:	40021000 	.word	0x40021000
 8000574:	40021400 	.word	0x40021400
 8000578:	40021800 	.word	0x40021800
 800057c:	40021c00 	.word	0x40021c00

08000580 <GPIO_Init>:
 *
 * @Note			- None
 *
 *****************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b086      	sub	sp, #24
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 8000588:	2300      	movs	r3, #0
 800058a:	617b      	str	r3, [r7, #20]

	/* Enable peripheral clock */
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2101      	movs	r1, #1
 8000592:	4618      	mov	r0, r3
 8000594:	f7ff ff24 	bl	80003e0 <GPIO_PeriClockControl>

	/* GPIO pin mode configuration */
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	795b      	ldrb	r3, [r3, #5]
 800059c:	2b03      	cmp	r3, #3
 800059e:	d822      	bhi.n	80005e6 <GPIO_Init+0x66>
	{
		/* Non interrupt mode */
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	795b      	ldrb	r3, [r3, #5]
 80005a4:	461a      	mov	r2, r3
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	791b      	ldrb	r3, [r3, #4]
 80005aa:	005b      	lsls	r3, r3, #1
 80005ac:	fa02 f303 	lsl.w	r3, r2, r3
 80005b0:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER  &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //Clearing pin
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	681a      	ldr	r2, [r3, #0]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	791b      	ldrb	r3, [r3, #4]
 80005bc:	005b      	lsls	r3, r3, #1
 80005be:	2103      	movs	r1, #3
 80005c0:	fa01 f303 	lsl.w	r3, r1, r3
 80005c4:	43db      	mvns	r3, r3
 80005c6:	4619      	mov	r1, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	400a      	ands	r2, r1
 80005ce:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;//Setting pin
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	6819      	ldr	r1, [r3, #0]
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	697a      	ldr	r2, [r7, #20]
 80005dc:	430a      	orrs	r2, r1
 80005de:	601a      	str	r2, [r3, #0]
		temp = 0;
 80005e0:	2300      	movs	r3, #0
 80005e2:	617b      	str	r3, [r7, #20]
 80005e4:	e0c1      	b.n	800076a <GPIO_Init+0x1ea>
	}
	else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	795b      	ldrb	r3, [r3, #5]
 80005ea:	2b04      	cmp	r3, #4
 80005ec:	d117      	bne.n	800061e <GPIO_Init+0x9e>
		{
			/* Configure the FTSR */
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ee:	4b47      	ldr	r3, [pc, #284]	; (800070c <GPIO_Init+0x18c>)
 80005f0:	68db      	ldr	r3, [r3, #12]
 80005f2:	687a      	ldr	r2, [r7, #4]
 80005f4:	7912      	ldrb	r2, [r2, #4]
 80005f6:	4611      	mov	r1, r2
 80005f8:	2201      	movs	r2, #1
 80005fa:	408a      	lsls	r2, r1
 80005fc:	4611      	mov	r1, r2
 80005fe:	4a43      	ldr	r2, [pc, #268]	; (800070c <GPIO_Init+0x18c>)
 8000600:	430b      	orrs	r3, r1
 8000602:	60d3      	str	r3, [r2, #12]
			/* Clear corresponding RTSR bit */
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000604:	4b41      	ldr	r3, [pc, #260]	; (800070c <GPIO_Init+0x18c>)
 8000606:	689b      	ldr	r3, [r3, #8]
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	7912      	ldrb	r2, [r2, #4]
 800060c:	4611      	mov	r1, r2
 800060e:	2201      	movs	r2, #1
 8000610:	408a      	lsls	r2, r1
 8000612:	43d2      	mvns	r2, r2
 8000614:	4611      	mov	r1, r2
 8000616:	4a3d      	ldr	r2, [pc, #244]	; (800070c <GPIO_Init+0x18c>)
 8000618:	400b      	ands	r3, r1
 800061a:	6093      	str	r3, [r2, #8]
 800061c:	e035      	b.n	800068a <GPIO_Init+0x10a>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	795b      	ldrb	r3, [r3, #5]
 8000622:	2b05      	cmp	r3, #5
 8000624:	d117      	bne.n	8000656 <GPIO_Init+0xd6>
		{
			/* Configure the RTSR */
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000626:	4b39      	ldr	r3, [pc, #228]	; (800070c <GPIO_Init+0x18c>)
 8000628:	689b      	ldr	r3, [r3, #8]
 800062a:	687a      	ldr	r2, [r7, #4]
 800062c:	7912      	ldrb	r2, [r2, #4]
 800062e:	4611      	mov	r1, r2
 8000630:	2201      	movs	r2, #1
 8000632:	408a      	lsls	r2, r1
 8000634:	4611      	mov	r1, r2
 8000636:	4a35      	ldr	r2, [pc, #212]	; (800070c <GPIO_Init+0x18c>)
 8000638:	430b      	orrs	r3, r1
 800063a:	6093      	str	r3, [r2, #8]
			/* Clear corresponding FTSR bit */
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800063c:	4b33      	ldr	r3, [pc, #204]	; (800070c <GPIO_Init+0x18c>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	7912      	ldrb	r2, [r2, #4]
 8000644:	4611      	mov	r1, r2
 8000646:	2201      	movs	r2, #1
 8000648:	408a      	lsls	r2, r1
 800064a:	43d2      	mvns	r2, r2
 800064c:	4611      	mov	r1, r2
 800064e:	4a2f      	ldr	r2, [pc, #188]	; (800070c <GPIO_Init+0x18c>)
 8000650:	400b      	ands	r3, r1
 8000652:	60d3      	str	r3, [r2, #12]
 8000654:	e019      	b.n	800068a <GPIO_Init+0x10a>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FRT)
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	795b      	ldrb	r3, [r3, #5]
 800065a:	2b06      	cmp	r3, #6
 800065c:	d115      	bne.n	800068a <GPIO_Init+0x10a>
		{
			/* Configure the FTSR */
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800065e:	4b2b      	ldr	r3, [pc, #172]	; (800070c <GPIO_Init+0x18c>)
 8000660:	68db      	ldr	r3, [r3, #12]
 8000662:	687a      	ldr	r2, [r7, #4]
 8000664:	7912      	ldrb	r2, [r2, #4]
 8000666:	4611      	mov	r1, r2
 8000668:	2201      	movs	r2, #1
 800066a:	408a      	lsls	r2, r1
 800066c:	4611      	mov	r1, r2
 800066e:	4a27      	ldr	r2, [pc, #156]	; (800070c <GPIO_Init+0x18c>)
 8000670:	430b      	orrs	r3, r1
 8000672:	60d3      	str	r3, [r2, #12]
			/* Configure the RTSR */
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000674:	4b25      	ldr	r3, [pc, #148]	; (800070c <GPIO_Init+0x18c>)
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	687a      	ldr	r2, [r7, #4]
 800067a:	7912      	ldrb	r2, [r2, #4]
 800067c:	4611      	mov	r1, r2
 800067e:	2201      	movs	r2, #1
 8000680:	408a      	lsls	r2, r1
 8000682:	4611      	mov	r1, r2
 8000684:	4a21      	ldr	r2, [pc, #132]	; (800070c <GPIO_Init+0x18c>)
 8000686:	430b      	orrs	r3, r1
 8000688:	6093      	str	r3, [r2, #8]
		}

		/* Configure GPIO port selection in SYSCFG_EXTICR */
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	791b      	ldrb	r3, [r3, #4]
 800068e:	089b      	lsrs	r3, r3, #2
 8000690:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	791b      	ldrb	r3, [r3, #4]
 8000696:	f003 0303 	and.w	r3, r3, #3
 800069a:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a1b      	ldr	r2, [pc, #108]	; (8000710 <GPIO_Init+0x190>)
 80006a2:	4293      	cmp	r3, r2
 80006a4:	d044      	beq.n	8000730 <GPIO_Init+0x1b0>
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a1a      	ldr	r2, [pc, #104]	; (8000714 <GPIO_Init+0x194>)
 80006ac:	4293      	cmp	r3, r2
 80006ae:	d02b      	beq.n	8000708 <GPIO_Init+0x188>
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a18      	ldr	r2, [pc, #96]	; (8000718 <GPIO_Init+0x198>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d024      	beq.n	8000704 <GPIO_Init+0x184>
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4a17      	ldr	r2, [pc, #92]	; (800071c <GPIO_Init+0x19c>)
 80006c0:	4293      	cmp	r3, r2
 80006c2:	d01d      	beq.n	8000700 <GPIO_Init+0x180>
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a15      	ldr	r2, [pc, #84]	; (8000720 <GPIO_Init+0x1a0>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d016      	beq.n	80006fc <GPIO_Init+0x17c>
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4a14      	ldr	r2, [pc, #80]	; (8000724 <GPIO_Init+0x1a4>)
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d00f      	beq.n	80006f8 <GPIO_Init+0x178>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a12      	ldr	r2, [pc, #72]	; (8000728 <GPIO_Init+0x1a8>)
 80006de:	4293      	cmp	r3, r2
 80006e0:	d008      	beq.n	80006f4 <GPIO_Init+0x174>
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4a11      	ldr	r2, [pc, #68]	; (800072c <GPIO_Init+0x1ac>)
 80006e8:	4293      	cmp	r3, r2
 80006ea:	d101      	bne.n	80006f0 <GPIO_Init+0x170>
 80006ec:	2307      	movs	r3, #7
 80006ee:	e020      	b.n	8000732 <GPIO_Init+0x1b2>
 80006f0:	2300      	movs	r3, #0
 80006f2:	e01e      	b.n	8000732 <GPIO_Init+0x1b2>
 80006f4:	2306      	movs	r3, #6
 80006f6:	e01c      	b.n	8000732 <GPIO_Init+0x1b2>
 80006f8:	2305      	movs	r3, #5
 80006fa:	e01a      	b.n	8000732 <GPIO_Init+0x1b2>
 80006fc:	2304      	movs	r3, #4
 80006fe:	e018      	b.n	8000732 <GPIO_Init+0x1b2>
 8000700:	2303      	movs	r3, #3
 8000702:	e016      	b.n	8000732 <GPIO_Init+0x1b2>
 8000704:	2302      	movs	r3, #2
 8000706:	e014      	b.n	8000732 <GPIO_Init+0x1b2>
 8000708:	2301      	movs	r3, #1
 800070a:	e012      	b.n	8000732 <GPIO_Init+0x1b2>
 800070c:	40013c00 	.word	0x40013c00
 8000710:	40020000 	.word	0x40020000
 8000714:	40020400 	.word	0x40020400
 8000718:	40020800 	.word	0x40020800
 800071c:	40020c00 	.word	0x40020c00
 8000720:	40021000 	.word	0x40021000
 8000724:	40021400 	.word	0x40021400
 8000728:	40021800 	.word	0x40021800
 800072c:	40021c00 	.word	0x40021c00
 8000730:	2300      	movs	r3, #0
 8000732:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000734:	4b5c      	ldr	r3, [pc, #368]	; (80008a8 <GPIO_Init+0x328>)
 8000736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000738:	4a5b      	ldr	r2, [pc, #364]	; (80008a8 <GPIO_Init+0x328>)
 800073a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800073e:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 8000740:	7c7a      	ldrb	r2, [r7, #17]
 8000742:	7cbb      	ldrb	r3, [r7, #18]
 8000744:	009b      	lsls	r3, r3, #2
 8000746:	fa02 f103 	lsl.w	r1, r2, r3
 800074a:	4a58      	ldr	r2, [pc, #352]	; (80008ac <GPIO_Init+0x32c>)
 800074c:	7cfb      	ldrb	r3, [r7, #19]
 800074e:	3302      	adds	r3, #2
 8000750:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		/* Enable EXTI interrupt delivery using IMR */
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000754:	4b56      	ldr	r3, [pc, #344]	; (80008b0 <GPIO_Init+0x330>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	687a      	ldr	r2, [r7, #4]
 800075a:	7912      	ldrb	r2, [r2, #4]
 800075c:	4611      	mov	r1, r2
 800075e:	2201      	movs	r2, #1
 8000760:	408a      	lsls	r2, r1
 8000762:	4611      	mov	r1, r2
 8000764:	4a52      	ldr	r2, [pc, #328]	; (80008b0 <GPIO_Init+0x330>)
 8000766:	430b      	orrs	r3, r1
 8000768:	6013      	str	r3, [r2, #0]
	}

	/* GPIO pin speed configuration */
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	799b      	ldrb	r3, [r3, #6]
 800076e:	461a      	mov	r2, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	791b      	ldrb	r3, [r3, #4]
 8000774:	005b      	lsls	r3, r3, #1
 8000776:	fa02 f303 	lsl.w	r3, r2, r3
 800077a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR  &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	689a      	ldr	r2, [r3, #8]
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	791b      	ldrb	r3, [r3, #4]
 8000786:	005b      	lsls	r3, r3, #1
 8000788:	2103      	movs	r1, #3
 800078a:	fa01 f303 	lsl.w	r3, r1, r3
 800078e:	43db      	mvns	r3, r3
 8000790:	4619      	mov	r1, r3
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	400a      	ands	r2, r1
 8000798:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	6899      	ldr	r1, [r3, #8]
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	697a      	ldr	r2, [r7, #20]
 80007a6:	430a      	orrs	r2, r1
 80007a8:	609a      	str	r2, [r3, #8]
	temp = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]

	/* GPIO pull up/down settings configuration */
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	79db      	ldrb	r3, [r3, #7]
 80007b2:	461a      	mov	r2, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	791b      	ldrb	r3, [r3, #4]
 80007b8:	005b      	lsls	r3, r3, #1
 80007ba:	fa02 f303 	lsl.w	r3, r2, r3
 80007be:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR  &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	68da      	ldr	r2, [r3, #12]
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	791b      	ldrb	r3, [r3, #4]
 80007ca:	005b      	lsls	r3, r3, #1
 80007cc:	2103      	movs	r1, #3
 80007ce:	fa01 f303 	lsl.w	r3, r1, r3
 80007d2:	43db      	mvns	r3, r3
 80007d4:	4619      	mov	r1, r3
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	400a      	ands	r2, r1
 80007dc:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	68d9      	ldr	r1, [r3, #12]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	697a      	ldr	r2, [r7, #20]
 80007ea:	430a      	orrs	r2, r1
 80007ec:	60da      	str	r2, [r3, #12]
	temp = 0;
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]

	/* GPIO output type configuration */
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	7a1b      	ldrb	r3, [r3, #8]
 80007f6:	461a      	mov	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	791b      	ldrb	r3, [r3, #4]
 80007fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000800:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER  &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	685a      	ldr	r2, [r3, #4]
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	791b      	ldrb	r3, [r3, #4]
 800080c:	4619      	mov	r1, r3
 800080e:	2301      	movs	r3, #1
 8000810:	408b      	lsls	r3, r1
 8000812:	43db      	mvns	r3, r3
 8000814:	4619      	mov	r1, r3
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	400a      	ands	r2, r1
 800081c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	6859      	ldr	r1, [r3, #4]
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	697a      	ldr	r2, [r7, #20]
 800082a:	430a      	orrs	r2, r1
 800082c:	605a      	str	r2, [r3, #4]
	temp = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]

	/* GPIO alt functionality configuration */
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	795b      	ldrb	r3, [r3, #5]
 8000836:	2b02      	cmp	r3, #2
 8000838:	d131      	bne.n	800089e <GPIO_Init+0x31e>
	{
		/* Alt functionality registers configuration */
		uint8_t afrBitNum, afrLowHighReg;

		afrLowHighReg = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	791b      	ldrb	r3, [r3, #4]
 800083e:	08db      	lsrs	r3, r3, #3
 8000840:	743b      	strb	r3, [r7, #16]
		afrBitNum = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	791b      	ldrb	r3, [r3, #4]
 8000846:	f003 0307 	and.w	r3, r3, #7
 800084a:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[afrLowHighReg] &= ~(0xF << (4 * afrBitNum));
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	7c3a      	ldrb	r2, [r7, #16]
 8000852:	3208      	adds	r2, #8
 8000854:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	220f      	movs	r2, #15
 800085e:	fa02 f303 	lsl.w	r3, r2, r3
 8000862:	43db      	mvns	r3, r3
 8000864:	4618      	mov	r0, r3
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	7c3a      	ldrb	r2, [r7, #16]
 800086c:	4001      	ands	r1, r0
 800086e:	3208      	adds	r2, #8
 8000870:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[afrLowHighReg] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * afrBitNum);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	7c3a      	ldrb	r2, [r7, #16]
 800087a:	3208      	adds	r2, #8
 800087c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	7a5b      	ldrb	r3, [r3, #9]
 8000884:	461a      	mov	r2, r3
 8000886:	7bfb      	ldrb	r3, [r7, #15]
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	4618      	mov	r0, r3
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	7c3a      	ldrb	r2, [r7, #16]
 8000896:	4301      	orrs	r1, r0
 8000898:	3208      	adds	r2, #8
 800089a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800089e:	bf00      	nop
 80008a0:	3718      	adds	r7, #24
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40023800 	.word	0x40023800
 80008ac:	40013800 	.word	0x40013800
 80008b0:	40013c00 	.word	0x40013c00

080008b4 <GPIO_ReadFromInputPin>:
 *
 * @Note			- 0 or 1
 *
 *****************************************************************/
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b085      	sub	sp, #20
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	460b      	mov	r3, r1
 80008be:	70fb      	strb	r3, [r7, #3]
	uint8_t value;

	value = (uint8_t )((pGPIOx->IDR >> PinNumber) & 0x00000001 );
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	691a      	ldr	r2, [r3, #16]
 80008c4:	78fb      	ldrb	r3, [r7, #3]
 80008c6:	fa22 f303 	lsr.w	r3, r2, r3
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	f003 0301 	and.w	r3, r3, #1
 80008d0:	73fb      	strb	r3, [r7, #15]

	return value;
 80008d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3714      	adds	r7, #20
 80008d8:	46bd      	mov	sp, r7
 80008da:	bc80      	pop	{r7}
 80008dc:	4770      	bx	lr
	...

080008e0 <SPI_PeriClockControl>:
 *
 * @Note			- None
 *
 *****************************************************************/
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
 80008e8:	460b      	mov	r3, r1
 80008ea:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80008ec:	78fb      	ldrb	r3, [r7, #3]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d12b      	bne.n	800094a <SPI_PeriClockControl+0x6a>
	{
		if(pSPIx == SPI1)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	4a2d      	ldr	r2, [pc, #180]	; (80009ac <SPI_PeriClockControl+0xcc>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d106      	bne.n	8000908 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 80008fa:	4b2d      	ldr	r3, [pc, #180]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 80008fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008fe:	4a2c      	ldr	r2, [pc, #176]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 8000900:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000904:	6453      	str	r3, [r2, #68]	; 0x44
		else if(pSPIx == SPI4)
		{
			SPI4_PCLK_DI();
		}
	}
}
 8000906:	e04b      	b.n	80009a0 <SPI_PeriClockControl+0xc0>
		else if(pSPIx == SPI2)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	4a2a      	ldr	r2, [pc, #168]	; (80009b4 <SPI_PeriClockControl+0xd4>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d106      	bne.n	800091e <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000910:	4b27      	ldr	r3, [pc, #156]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 8000912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000914:	4a26      	ldr	r2, [pc, #152]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 8000916:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800091a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800091c:	e040      	b.n	80009a0 <SPI_PeriClockControl+0xc0>
		else if(pSPIx == SPI3)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4a25      	ldr	r2, [pc, #148]	; (80009b8 <SPI_PeriClockControl+0xd8>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d106      	bne.n	8000934 <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 8000926:	4b22      	ldr	r3, [pc, #136]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092a:	4a21      	ldr	r2, [pc, #132]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 800092c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000930:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000932:	e035      	b.n	80009a0 <SPI_PeriClockControl+0xc0>
		else if(pSPIx == SPI4)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	4a21      	ldr	r2, [pc, #132]	; (80009bc <SPI_PeriClockControl+0xdc>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d131      	bne.n	80009a0 <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_EN();
 800093c:	4b1c      	ldr	r3, [pc, #112]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 800093e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000940:	4a1b      	ldr	r2, [pc, #108]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 8000942:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000946:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000948:	e02a      	b.n	80009a0 <SPI_PeriClockControl+0xc0>
		if(pSPIx == SPI1)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4a17      	ldr	r2, [pc, #92]	; (80009ac <SPI_PeriClockControl+0xcc>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d106      	bne.n	8000960 <SPI_PeriClockControl+0x80>
			SPI1_PCLK_DI();
 8000952:	4b17      	ldr	r3, [pc, #92]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000956:	4a16      	ldr	r2, [pc, #88]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 8000958:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800095c:	6453      	str	r3, [r2, #68]	; 0x44
}
 800095e:	e01f      	b.n	80009a0 <SPI_PeriClockControl+0xc0>
		else if(pSPIx == SPI2)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4a14      	ldr	r2, [pc, #80]	; (80009b4 <SPI_PeriClockControl+0xd4>)
 8000964:	4293      	cmp	r3, r2
 8000966:	d106      	bne.n	8000976 <SPI_PeriClockControl+0x96>
			SPI2_PCLK_DI();
 8000968:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 800096a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096c:	4a10      	ldr	r2, [pc, #64]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 800096e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000972:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000974:	e014      	b.n	80009a0 <SPI_PeriClockControl+0xc0>
		else if(pSPIx == SPI3)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4a0f      	ldr	r2, [pc, #60]	; (80009b8 <SPI_PeriClockControl+0xd8>)
 800097a:	4293      	cmp	r3, r2
 800097c:	d106      	bne.n	800098c <SPI_PeriClockControl+0xac>
			SPI3_PCLK_DI();
 800097e:	4b0c      	ldr	r3, [pc, #48]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 8000980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000982:	4a0b      	ldr	r2, [pc, #44]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 8000984:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000988:	6413      	str	r3, [r2, #64]	; 0x40
}
 800098a:	e009      	b.n	80009a0 <SPI_PeriClockControl+0xc0>
		else if(pSPIx == SPI4)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	4a0b      	ldr	r2, [pc, #44]	; (80009bc <SPI_PeriClockControl+0xdc>)
 8000990:	4293      	cmp	r3, r2
 8000992:	d105      	bne.n	80009a0 <SPI_PeriClockControl+0xc0>
			SPI4_PCLK_DI();
 8000994:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 8000996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000998:	4a05      	ldr	r2, [pc, #20]	; (80009b0 <SPI_PeriClockControl+0xd0>)
 800099a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800099e:	6453      	str	r3, [r2, #68]	; 0x44
}
 80009a0:	bf00      	nop
 80009a2:	370c      	adds	r7, #12
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bc80      	pop	{r7}
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	40013000 	.word	0x40013000
 80009b0:	40023800 	.word	0x40023800
 80009b4:	40003800 	.word	0x40003800
 80009b8:	40003c00 	.word	0x40003c00
 80009bc:	40013400 	.word	0x40013400

080009c0 <SPI_Init>:
 *
 * @Note			- None
 *
 *****************************************************************/
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b084      	sub	sp, #16
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
	/* SPI_CR1 register configuration */
	uint32_t tempreg = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	60fb      	str	r3, [r7, #12]

	/* Enable peripheral clock */
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	2101      	movs	r1, #1
 80009d2:	4618      	mov	r0, r3
 80009d4:	f7ff ff84 	bl	80008e0 <SPI_PeriClockControl>

	/* Device mode configuration */
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << 2;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	791b      	ldrb	r3, [r3, #4]
 80009dc:	009b      	lsls	r3, r3, #2
 80009de:	461a      	mov	r2, r3
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	4313      	orrs	r3, r2
 80009e4:	60fb      	str	r3, [r7, #12]

	/* Bus configuration */
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	795b      	ldrb	r3, [r3, #5]
 80009ea:	2b01      	cmp	r3, #1
 80009ec:	d104      	bne.n	80009f8 <SPI_Init+0x38>
	{
		/* Bidirectional mode clear */
		tempreg &= ~(1 << 15);
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	e014      	b.n	8000a22 <SPI_Init+0x62>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	795b      	ldrb	r3, [r3, #5]
 80009fc:	2b02      	cmp	r3, #2
 80009fe:	d104      	bne.n	8000a0a <SPI_Init+0x4a>
	{
		/* Bidirectional mode set */
		tempreg |= (1 << 15);
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	e00b      	b.n	8000a22 <SPI_Init+0x62>
	}
	else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RX_ONLY)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	795b      	ldrb	r3, [r3, #5]
 8000a0e:	2b03      	cmp	r3, #3
 8000a10:	d107      	bne.n	8000a22 <SPI_Init+0x62>
	{
		/* Bidirectional mode clear */
		tempreg &= ~(1 << 15);
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000a18:	60fb      	str	r3, [r7, #12]

		/* Rx only mode set */
		tempreg &= ~(1 << 10);
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000a20:	60fb      	str	r3, [r7, #12]
	}

	/* SPI serial clock speed (baud rate) configuration */
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	799b      	ldrb	r3, [r3, #6]
 8000a26:	00db      	lsls	r3, r3, #3
 8000a28:	461a      	mov	r2, r3
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	4313      	orrs	r3, r2
 8000a2e:	60fb      	str	r3, [r7, #12]

	/* DFF configuration */
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	79db      	ldrb	r3, [r3, #7]
 8000a34:	02db      	lsls	r3, r3, #11
 8000a36:	461a      	mov	r2, r3
 8000a38:	68fb      	ldr	r3, [r7, #12]
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	60fb      	str	r3, [r7, #12]

	/* CPOL configuration */
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	7a1b      	ldrb	r3, [r3, #8]
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	461a      	mov	r2, r3
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	60fb      	str	r3, [r7, #12]

	/* CPHA configuration */
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	7a5b      	ldrb	r3, [r3, #9]
 8000a50:	461a      	mov	r2, r3
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	4313      	orrs	r3, r2
 8000a56:	60fb      	str	r3, [r7, #12]

	/* Save temperg in CR1 register */
	pSPIHandle->pSPIx->CR1 = tempreg;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	68fa      	ldr	r2, [r7, #12]
 8000a5e:	601a      	str	r2, [r3, #0]

}
 8000a60:	bf00      	nop
 8000a62:	3710      	adds	r7, #16
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}

08000a68 <SPI_GetFlagStatus>:
 *
 * @Note			- None
 *
 *****************************************************************/
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	689a      	ldr	r2, [r3, #8]
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	4013      	ands	r3, r2
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	e000      	b.n	8000a84 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000a82:	2300      	movs	r3, #0
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	370c      	adds	r7, #12
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bc80      	pop	{r7}
 8000a8c:	4770      	bx	lr

08000a8e <SPI_SendData>:
 *
 * @Note			- None
 *
 *****************************************************************/
void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Length)
{
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	b084      	sub	sp, #16
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	60f8      	str	r0, [r7, #12]
 8000a96:	60b9      	str	r1, [r7, #8]
 8000a98:	607a      	str	r2, [r7, #4]
	while(Length > 0)
 8000a9a:	e029      	b.n	8000af0 <SPI_SendData+0x62>
	{
		/* Waint until TXE is set */
		while(SPI_GetFlagStatus(pSPIx->SR, SPI_SR_TXE) == FLAG_RESET);
 8000a9c:	bf00      	nop
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	689b      	ldr	r3, [r3, #8]
 8000aa2:	2101      	movs	r1, #1
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ffdf 	bl	8000a68 <SPI_GetFlagStatus>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d0f6      	beq.n	8000a9e <SPI_SendData+0x10>

		if( pSPIx->CR1 & (1 << SPI_CR1_DFF) )
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d00e      	beq.n	8000ada <SPI_SendData+0x4c>
		{
			/* Load data into data register */
			/* 16 bit */
			pSPIx->DR = *((uint16_t*)pTxBuffer);;
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	881b      	ldrh	r3, [r3, #0]
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	60da      	str	r2, [r3, #12]
			Length--;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	3b01      	subs	r3, #1
 8000aca:	607b      	str	r3, [r7, #4]
			Length--;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3b01      	subs	r3, #1
 8000ad0:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000ad2:	68bb      	ldr	r3, [r7, #8]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	e00a      	b.n	8000af0 <SPI_SendData+0x62>
		}
		else
		{
			/* 8 bit */
			pSPIx->DR = *((uint16_t*)pTxBuffer);;
 8000ada:	68bb      	ldr	r3, [r7, #8]
 8000adc:	881b      	ldrh	r3, [r3, #0]
 8000ade:	461a      	mov	r2, r3
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	60da      	str	r2, [r3, #12]
			Length--;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000aea:	68bb      	ldr	r3, [r7, #8]
 8000aec:	3301      	adds	r3, #1
 8000aee:	60bb      	str	r3, [r7, #8]
	while(Length > 0)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d1d2      	bne.n	8000a9c <SPI_SendData+0xe>
		}
	}
}
 8000af6:	bf00      	nop
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <SPI_PeripheralControl>:
 *
 * @Note			- None
 *
 *****************************************************************/
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000afe:	b480      	push	{r7}
 8000b00:	b083      	sub	sp, #12
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
 8000b06:	460b      	mov	r3, r1
 8000b08:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000b0a:	78fb      	ldrb	r3, [r7, #3]
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d106      	bne.n	8000b1e <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000b1c:	e005      	b.n	8000b2a <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	601a      	str	r2, [r3, #0]
}
 8000b2a:	bf00      	nop
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bc80      	pop	{r7}
 8000b32:	4770      	bx	lr

08000b34 <SPI_SSOEConfig>:
 *
 * @Note			- None
 *
 *****************************************************************/
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000b40:	78fb      	ldrb	r3, [r7, #3]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d106      	bne.n	8000b54 <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f043 0204 	orr.w	r2, r3, #4
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 8000b52:	e005      	b.n	8000b60 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	f023 0204 	bic.w	r2, r3, #4
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	605a      	str	r2, [r3, #4]
}
 8000b60:	bf00      	nop
 8000b62:	370c      	adds	r7, #12
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bc80      	pop	{r7}
 8000b68:	4770      	bx	lr
	...

08000b6c <__libc_init_array>:
 8000b6c:	b570      	push	{r4, r5, r6, lr}
 8000b6e:	4e0d      	ldr	r6, [pc, #52]	; (8000ba4 <__libc_init_array+0x38>)
 8000b70:	4c0d      	ldr	r4, [pc, #52]	; (8000ba8 <__libc_init_array+0x3c>)
 8000b72:	1ba4      	subs	r4, r4, r6
 8000b74:	10a4      	asrs	r4, r4, #2
 8000b76:	2500      	movs	r5, #0
 8000b78:	42a5      	cmp	r5, r4
 8000b7a:	d109      	bne.n	8000b90 <__libc_init_array+0x24>
 8000b7c:	4e0b      	ldr	r6, [pc, #44]	; (8000bac <__libc_init_array+0x40>)
 8000b7e:	4c0c      	ldr	r4, [pc, #48]	; (8000bb0 <__libc_init_array+0x44>)
 8000b80:	f000 f818 	bl	8000bb4 <_init>
 8000b84:	1ba4      	subs	r4, r4, r6
 8000b86:	10a4      	asrs	r4, r4, #2
 8000b88:	2500      	movs	r5, #0
 8000b8a:	42a5      	cmp	r5, r4
 8000b8c:	d105      	bne.n	8000b9a <__libc_init_array+0x2e>
 8000b8e:	bd70      	pop	{r4, r5, r6, pc}
 8000b90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b94:	4798      	blx	r3
 8000b96:	3501      	adds	r5, #1
 8000b98:	e7ee      	b.n	8000b78 <__libc_init_array+0xc>
 8000b9a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b9e:	4798      	blx	r3
 8000ba0:	3501      	adds	r5, #1
 8000ba2:	e7f2      	b.n	8000b8a <__libc_init_array+0x1e>
 8000ba4:	08000bdc 	.word	0x08000bdc
 8000ba8:	08000bdc 	.word	0x08000bdc
 8000bac:	08000bdc 	.word	0x08000bdc
 8000bb0:	08000be0 	.word	0x08000be0

08000bb4 <_init>:
 8000bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bb6:	bf00      	nop
 8000bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bba:	bc08      	pop	{r3}
 8000bbc:	469e      	mov	lr, r3
 8000bbe:	4770      	bx	lr

08000bc0 <_fini>:
 8000bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bc2:	bf00      	nop
 8000bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bc6:	bc08      	pop	{r3}
 8000bc8:	469e      	mov	lr, r3
 8000bca:	4770      	bx	lr
