;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, @106
	SPL 0, -202
	SPL 0, -202
	SPL 420, <80
	JMP 42, -8
	JMP 42, -8
	ADD #-276, <1
	SUB #42, -8
	JMP 42, -8
	MOV -11, <-20
	SUB <250, -60
	SPL <121, #106
	JMZ 107, 0
	DJN 24, 900
	MOV -1, <-20
	DAT #302, #90
	DAT #302, #90
	DJN 647, -4
	SPL -11, @-20
	SPL -11, @-20
	SPL 100, #70
	SUB @121, @106
	SUB #0, -8
	JMN 302, 90
	SPL 211, 68
	SPL 211, 68
	JMZ 64, <0
	ADD <210, 60
	DJN 103, 3
	ADD #276, <1
	SPL 0, #72
	ADD #276, <1
	SLT 26, @12
	SLT 26, @12
	ADD #276, <1
	SLT 26, @12
	ADD #-216, <1
	ADD #-216, <1
	ADD 74, 30
	JMN 0, -900
	ADD 211, 68
	SPL <0, 90
	CMP -207, <-120
	JMZ 107, 0
	SPL 0, -202
	ADD 0, @21
