/*
 * crt_reg.h - RTK hdmitx driver header file
 *
 * Copyright (C) 2017 Realtek Semiconductor Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef _SYS_REG_H_INCLUDED_
#define _SYS_REG_H_INCLUDED_

#define SYS_SOFT_RESET1                                                              0x000
#define SYS_SOFT_RESET1_reg_addr                                                     "0x98000000"
#define SYS_SOFT_RESET1_reg                                                          0x98000000
#define set_SYS_SOFT_RESET1_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET1_reg)=data)
#define get_SYS_SOFT_RESET1_reg   (*((volatile unsigned int*) SYS_SOFT_RESET1_reg))
#define SYS_SOFT_RESET1_inst_adr                                                     "0x0000"
#define SYS_SOFT_RESET1_inst                                                         0x0000
#define SYS_SOFT_RESET1_write_en16_shift                                             (31)
#define SYS_SOFT_RESET1_write_en16_mask                                              (0x80000000)
#define SYS_SOFT_RESET1_write_en16(data)                                             (0x80000000&((data)<<31))
#define SYS_SOFT_RESET1_write_en16_src(data)                                         ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET1_get_write_en16(data)                                         ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET1_rstn_hse_bist_shift                                          (30)
#define SYS_SOFT_RESET1_rstn_hse_bist_mask                                           (0x40000000)
#define SYS_SOFT_RESET1_rstn_hse_bist(data)                                          (0x40000000&((data)<<30))
#define SYS_SOFT_RESET1_rstn_hse_bist_src(data)                                      ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET1_get_rstn_hse_bist(data)                                      ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET1_write_en15_shift                                             (29)
#define SYS_SOFT_RESET1_write_en15_mask                                              (0x20000000)
#define SYS_SOFT_RESET1_write_en15(data)                                             (0x20000000&((data)<<29))
#define SYS_SOFT_RESET1_write_en15_src(data)                                         ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET1_get_write_en15(data)                                         ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET1_rstn_se_shift                                                (28)
#define SYS_SOFT_RESET1_rstn_se_mask                                                 (0x10000000)
#define SYS_SOFT_RESET1_rstn_se(data)                                                (0x10000000&((data)<<28))
#define SYS_SOFT_RESET1_rstn_se_src(data)                                            ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET1_get_rstn_se(data)                                            ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET1_write_en14_shift                                             (27)
#define SYS_SOFT_RESET1_write_en14_mask                                              (0x08000000)
#define SYS_SOFT_RESET1_write_en14(data)                                             (0x08000000&((data)<<27))
#define SYS_SOFT_RESET1_write_en14_src(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET1_get_write_en14(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET1_rstn_lsadc_shift                                             (26)
#define SYS_SOFT_RESET1_rstn_lsadc_mask                                              (0x04000000)
#define SYS_SOFT_RESET1_rstn_lsadc(data)                                             (0x04000000&((data)<<26))
#define SYS_SOFT_RESET1_rstn_lsadc_src(data)                                         ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET1_get_rstn_lsadc(data)                                         ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET1_write_en13_shift                                             (25)
#define SYS_SOFT_RESET1_write_en13_mask                                              (0x02000000)
#define SYS_SOFT_RESET1_write_en13(data)                                             (0x02000000&((data)<<25))
#define SYS_SOFT_RESET1_write_en13_src(data)                                         ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET1_get_write_en13(data)                                         ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET1_rstn_dcphy_crt_shift                                         (24)
#define SYS_SOFT_RESET1_rstn_dcphy_crt_mask                                          (0x01000000)
#define SYS_SOFT_RESET1_rstn_dcphy_crt(data)                                         (0x01000000&((data)<<24))
#define SYS_SOFT_RESET1_rstn_dcphy_crt_src(data)                                     ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET1_get_rstn_dcphy_crt(data)                                     ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET1_write_en12_shift                                             (23)
#define SYS_SOFT_RESET1_write_en12_mask                                              (0x00800000)
#define SYS_SOFT_RESET1_write_en12(data)                                             (0x00800000&((data)<<23))
#define SYS_SOFT_RESET1_write_en12_src(data)                                         ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET1_get_write_en12(data)                                         ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET1_rstn_dc_phy_shift                                            (22)
#define SYS_SOFT_RESET1_rstn_dc_phy_mask                                             (0x00400000)
#define SYS_SOFT_RESET1_rstn_dc_phy(data)                                            (0x00400000&((data)<<22))
#define SYS_SOFT_RESET1_rstn_dc_phy_src(data)                                        ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET1_get_rstn_dc_phy(data)                                        ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET1_write_en11_shift                                             (21)
#define SYS_SOFT_RESET1_write_en11_mask                                              (0x00200000)
#define SYS_SOFT_RESET1_write_en11(data)                                             (0x00200000&((data)<<21))
#define SYS_SOFT_RESET1_write_en11_src(data)                                         ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET1_get_write_en11(data)                                         ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET1_rstn_gpu_bist_shift                                          (20)
#define SYS_SOFT_RESET1_rstn_gpu_bist_mask                                           (0x00100000)
#define SYS_SOFT_RESET1_rstn_gpu_bist(data)                                          (0x00100000&((data)<<20))
#define SYS_SOFT_RESET1_rstn_gpu_bist_src(data)                                      ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET1_get_rstn_gpu_bist(data)                                      ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET1_write_en10_shift                                             (19)
#define SYS_SOFT_RESET1_write_en10_mask                                              (0x00080000)
#define SYS_SOFT_RESET1_write_en10(data)                                             (0x00080000&((data)<<19))
#define SYS_SOFT_RESET1_write_en10_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET1_get_write_en10(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET1_rstn_rsa_shift                                               (18)
#define SYS_SOFT_RESET1_rstn_rsa_mask                                                (0x00040000)
#define SYS_SOFT_RESET1_rstn_rsa(data)                                               (0x00040000&((data)<<18))
#define SYS_SOFT_RESET1_rstn_rsa_src(data)                                           ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET1_get_rstn_rsa(data)                                           ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET1_write_en9_shift                                              (17)
#define SYS_SOFT_RESET1_write_en9_mask                                               (0x00020000)
#define SYS_SOFT_RESET1_write_en9(data)                                              (0x00020000&((data)<<17))
#define SYS_SOFT_RESET1_write_en9_src(data)                                          ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET1_get_write_en9(data)                                          ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET1_rstn_r2rdsc_bist_shift                                       (16)
#define SYS_SOFT_RESET1_rstn_r2rdsc_bist_mask                                        (0x00010000)
#define SYS_SOFT_RESET1_rstn_r2rdsc_bist(data)                                       (0x00010000&((data)<<16))
#define SYS_SOFT_RESET1_rstn_r2rdsc_bist_src(data)                                   ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET1_get_rstn_r2rdsc_bist(data)                                   ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET1_write_en8_shift                                              (15)
#define SYS_SOFT_RESET1_write_en8_mask                                               (0x00008000)
#define SYS_SOFT_RESET1_write_en8(data)                                              (0x00008000&((data)<<15))
#define SYS_SOFT_RESET1_write_en8_src(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET1_get_write_en8(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET1_rstn_ve2_bist_shift                                          (14)
#define SYS_SOFT_RESET1_rstn_ve2_bist_mask                                           (0x00004000)
#define SYS_SOFT_RESET1_rstn_ve2_bist(data)                                          (0x00004000&((data)<<14))
#define SYS_SOFT_RESET1_rstn_ve2_bist_src(data)                                      ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET1_get_rstn_ve2_bist(data)                                      ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET1_write_en7_shift                                              (13)
#define SYS_SOFT_RESET1_write_en7_mask                                               (0x00002000)
#define SYS_SOFT_RESET1_write_en7(data)                                              (0x00002000&((data)<<13))
#define SYS_SOFT_RESET1_write_en7_src(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET1_get_write_en7(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET1_rstn_ve1_bist_shift                                          (12)
#define SYS_SOFT_RESET1_rstn_ve1_bist_mask                                           (0x00001000)
#define SYS_SOFT_RESET1_rstn_ve1_bist(data)                                          (0x00001000&((data)<<12))
#define SYS_SOFT_RESET1_rstn_ve1_bist_src(data)                                      ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET1_get_rstn_ve1_bist(data)                                      ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET1_write_en6_shift                                              (11)
#define SYS_SOFT_RESET1_write_en6_mask                                               (0x00000800)
#define SYS_SOFT_RESET1_write_en6(data)                                              (0x00000800&((data)<<11))
#define SYS_SOFT_RESET1_write_en6_src(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET1_get_write_en6(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET1_rstn_sds_phy_shift                                           (10)
#define SYS_SOFT_RESET1_rstn_sds_phy_mask                                            (0x00000400)
#define SYS_SOFT_RESET1_rstn_sds_phy(data)                                           (0x00000400&((data)<<10))
#define SYS_SOFT_RESET1_rstn_sds_phy_src(data)                                       ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET1_get_rstn_sds_phy(data)                                       ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET1_write_en5_shift                                              (9)
#define SYS_SOFT_RESET1_write_en5_mask                                               (0x00000200)
#define SYS_SOFT_RESET1_write_en5(data)                                              (0x00000200&((data)<<9))
#define SYS_SOFT_RESET1_write_en5_src(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET1_get_write_en5(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET1_rstn_sds_reg_shift                                           (8)
#define SYS_SOFT_RESET1_rstn_sds_reg_mask                                            (0x00000100)
#define SYS_SOFT_RESET1_rstn_sds_reg(data)                                           (0x00000100&((data)<<8))
#define SYS_SOFT_RESET1_rstn_sds_reg_src(data)                                       ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET1_get_rstn_sds_reg(data)                                       ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET1_write_en4_shift                                              (7)
#define SYS_SOFT_RESET1_write_en4_mask                                               (0x00000080)
#define SYS_SOFT_RESET1_write_en4(data)                                              (0x00000080&((data)<<7))
#define SYS_SOFT_RESET1_write_en4_src(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET1_get_write_en4(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET1_rstn_sds_shift                                               (6)
#define SYS_SOFT_RESET1_rstn_sds_mask                                                (0x00000040)
#define SYS_SOFT_RESET1_rstn_sds(data)                                               (0x00000040&((data)<<6))
#define SYS_SOFT_RESET1_rstn_sds_src(data)                                           ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET1_get_rstn_sds(data)                                           ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET1_write_en3_shift                                              (5)
#define SYS_SOFT_RESET1_write_en3_mask                                               (0x00000020)
#define SYS_SOFT_RESET1_write_en3(data)                                              (0x00000020&((data)<<5))
#define SYS_SOFT_RESET1_write_en3_src(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET1_get_write_en3(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET1_rstn_gspi_shift                                              (4)
#define SYS_SOFT_RESET1_rstn_gspi_mask                                               (0x00000010)
#define SYS_SOFT_RESET1_rstn_gspi(data)                                              (0x00000010&((data)<<4))
#define SYS_SOFT_RESET1_rstn_gspi_src(data)                                          ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET1_get_rstn_gspi(data)                                          ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET1_write_en2_shift                                              (3)
#define SYS_SOFT_RESET1_write_en2_mask                                               (0x00000008)
#define SYS_SOFT_RESET1_write_en2(data)                                              (0x00000008&((data)<<3))
#define SYS_SOFT_RESET1_write_en2_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET1_get_write_en2(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET1_rstn_dip_shift                                               (2)
#define SYS_SOFT_RESET1_rstn_dip_mask                                                (0x00000004)
#define SYS_SOFT_RESET1_rstn_dip(data)                                               (0x00000004&((data)<<2))
#define SYS_SOFT_RESET1_rstn_dip_src(data)                                           ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET1_get_rstn_dip(data)                                           ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET1_write_en1_shift                                              (1)
#define SYS_SOFT_RESET1_write_en1_mask                                               (0x00000002)
#define SYS_SOFT_RESET1_write_en1(data)                                              (0x00000002&((data)<<1))
#define SYS_SOFT_RESET1_write_en1_src(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET1_get_write_en1(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET1_rstn_misc_shift                                              (0)
#define SYS_SOFT_RESET1_rstn_misc_mask                                               (0x00000001)
#define SYS_SOFT_RESET1_rstn_misc(data)                                              (0x00000001&((data)<<0))
#define SYS_SOFT_RESET1_rstn_misc_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET1_get_rstn_misc(data)                                          ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET2                                                              0x004
#define SYS_SOFT_RESET2_reg_addr                                                     "0x98000004"
#define SYS_SOFT_RESET2_reg                                                          0x98000004
#define set_SYS_SOFT_RESET2_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET2_reg)=data)
#define get_SYS_SOFT_RESET2_reg   (*((volatile unsigned int*) SYS_SOFT_RESET2_reg))
#define SYS_SOFT_RESET2_inst_adr                                                     "0x0001"
#define SYS_SOFT_RESET2_inst                                                         0x0001
#define SYS_SOFT_RESET2_write_en16_shift                                             (31)
#define SYS_SOFT_RESET2_write_en16_mask                                              (0x80000000)
#define SYS_SOFT_RESET2_write_en16(data)                                             (0x80000000&((data)<<31))
#define SYS_SOFT_RESET2_write_en16_src(data)                                         ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET2_get_write_en16(data)                                         ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET2_rstn_misc_sc0_shift                                          (30)
#define SYS_SOFT_RESET2_rstn_misc_sc0_mask                                           (0x40000000)
#define SYS_SOFT_RESET2_rstn_misc_sc0(data)                                          (0x40000000&((data)<<30))
#define SYS_SOFT_RESET2_rstn_misc_sc0_src(data)                                      ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET2_get_rstn_misc_sc0(data)                                      ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET2_write_en15_shift                                             (29)
#define SYS_SOFT_RESET2_write_en15_mask                                              (0x20000000)
#define SYS_SOFT_RESET2_write_en15(data)                                             (0x20000000&((data)<<29))
#define SYS_SOFT_RESET2_write_en15_src(data)                                         ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET2_get_write_en15(data)                                         ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET2_rstn_ur1_shift                                               (28)
#define SYS_SOFT_RESET2_rstn_ur1_mask                                                (0x10000000)
#define SYS_SOFT_RESET2_rstn_ur1(data)                                               (0x10000000&((data)<<28))
#define SYS_SOFT_RESET2_rstn_ur1_src(data)                                           ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET2_get_rstn_ur1(data)                                           ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET2_write_en14_shift                                             (27)
#define SYS_SOFT_RESET2_write_en14_mask                                              (0x08000000)
#define SYS_SOFT_RESET2_write_en14(data)                                             (0x08000000&((data)<<27))
#define SYS_SOFT_RESET2_write_en14_src(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET2_get_write_en14(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET2_rstn_ur2_shift                                               (26)
#define SYS_SOFT_RESET2_rstn_ur2_mask                                                (0x04000000)
#define SYS_SOFT_RESET2_rstn_ur2(data)                                               (0x04000000&((data)<<26))
#define SYS_SOFT_RESET2_rstn_ur2_src(data)                                           ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET2_get_rstn_ur2(data)                                           ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET2_write_en13_shift                                             (25)
#define SYS_SOFT_RESET2_write_en13_mask                                              (0x02000000)
#define SYS_SOFT_RESET2_write_en13(data)                                             (0x02000000&((data)<<25))
#define SYS_SOFT_RESET2_write_en13_src(data)                                         ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET2_get_write_en13(data)                                         ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET2_rstn_pcie0_sgmii_mdio_shift                                  (24)
#define SYS_SOFT_RESET2_rstn_pcie0_sgmii_mdio_mask                                   (0x01000000)
#define SYS_SOFT_RESET2_rstn_pcie0_sgmii_mdio(data)                                  (0x01000000&((data)<<24))
#define SYS_SOFT_RESET2_rstn_pcie0_sgmii_mdio_src(data)                              ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET2_get_rstn_pcie0_sgmii_mdio(data)                              ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET2_write_en12_shift                                             (23)
#define SYS_SOFT_RESET2_write_en12_mask                                              (0x00800000)
#define SYS_SOFT_RESET2_write_en12(data)                                             (0x00800000&((data)<<23))
#define SYS_SOFT_RESET2_write_en12_src(data)                                         ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET2_get_write_en12(data)                                         ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET2_rstn_pcie0_phy_mdio_shift                                    (22)
#define SYS_SOFT_RESET2_rstn_pcie0_phy_mdio_mask                                     (0x00400000)
#define SYS_SOFT_RESET2_rstn_pcie0_phy_mdio(data)                                    (0x00400000&((data)<<22))
#define SYS_SOFT_RESET2_rstn_pcie0_phy_mdio_src(data)                                ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET2_get_rstn_pcie0_phy_mdio(data)                                ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET2_write_en11_shift                                             (21)
#define SYS_SOFT_RESET2_write_en11_mask                                              (0x00200000)
#define SYS_SOFT_RESET2_write_en11(data)                                             (0x00200000&((data)<<21))
#define SYS_SOFT_RESET2_write_en11_src(data)                                         ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET2_get_write_en11(data)                                         ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET2_rstn_pcie0_nonstich_shift                                    (20)
#define SYS_SOFT_RESET2_rstn_pcie0_nonstich_mask                                     (0x00100000)
#define SYS_SOFT_RESET2_rstn_pcie0_nonstich(data)                                    (0x00100000&((data)<<20))
#define SYS_SOFT_RESET2_rstn_pcie0_nonstich_src(data)                                ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET2_get_rstn_pcie0_nonstich(data)                                ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET2_write_en10_shift                                             (19)
#define SYS_SOFT_RESET2_write_en10_mask                                              (0x00080000)
#define SYS_SOFT_RESET2_write_en10(data)                                             (0x00080000&((data)<<19))
#define SYS_SOFT_RESET2_write_en10_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET2_get_write_en10(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET2_rstn_pcie0_power_shift                                       (18)
#define SYS_SOFT_RESET2_rstn_pcie0_power_mask                                        (0x00040000)
#define SYS_SOFT_RESET2_rstn_pcie0_power(data)                                       (0x00040000&((data)<<18))
#define SYS_SOFT_RESET2_rstn_pcie0_power_src(data)                                   ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET2_get_rstn_pcie0_power(data)                                   ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET2_write_en9_shift                                              (17)
#define SYS_SOFT_RESET2_write_en9_mask                                               (0x00020000)
#define SYS_SOFT_RESET2_write_en9(data)                                              (0x00020000&((data)<<17))
#define SYS_SOFT_RESET2_write_en9_src(data)                                          ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET2_get_write_en9(data)                                          ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET2_rstn_pcie0_core_shift                                        (16)
#define SYS_SOFT_RESET2_rstn_pcie0_core_mask                                         (0x00010000)
#define SYS_SOFT_RESET2_rstn_pcie0_core(data)                                        (0x00010000&((data)<<16))
#define SYS_SOFT_RESET2_rstn_pcie0_core_src(data)                                    ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET2_get_rstn_pcie0_core(data)                                    ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET2_write_en8_shift                                              (15)
#define SYS_SOFT_RESET2_write_en8_mask                                               (0x00008000)
#define SYS_SOFT_RESET2_write_en8(data)                                              (0x00008000&((data)<<15))
#define SYS_SOFT_RESET2_write_en8_src(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET2_get_write_en8(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET2_rstn_pcie0_shift                                             (14)
#define SYS_SOFT_RESET2_rstn_pcie0_mask                                              (0x00004000)
#define SYS_SOFT_RESET2_rstn_pcie0(data)                                             (0x00004000&((data)<<14))
#define SYS_SOFT_RESET2_rstn_pcie0_src(data)                                         ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET2_get_rstn_pcie0(data)                                         ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET2_write_en7_shift                                              (13)
#define SYS_SOFT_RESET2_write_en7_mask                                               (0x00002000)
#define SYS_SOFT_RESET2_write_en7(data)                                              (0x00002000&((data)<<13))
#define SYS_SOFT_RESET2_write_en7_src(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET2_get_write_en7(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET2_rstn_pcie0_phy_shift                                         (12)
#define SYS_SOFT_RESET2_rstn_pcie0_phy_mask                                          (0x00001000)
#define SYS_SOFT_RESET2_rstn_pcie0_phy(data)                                         (0x00001000&((data)<<12))
#define SYS_SOFT_RESET2_rstn_pcie0_phy_src(data)                                     ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET2_get_rstn_pcie0_phy(data)                                     ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET2_write_en6_shift                                              (11)
#define SYS_SOFT_RESET2_write_en6_mask                                               (0x00000800)
#define SYS_SOFT_RESET2_write_en6(data)                                              (0x00000800&((data)<<11))
#define SYS_SOFT_RESET2_write_en6_src(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET2_get_write_en6(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET2_rstn_pcie0_stitch_shift                                      (10)
#define SYS_SOFT_RESET2_rstn_pcie0_stitch_mask                                       (0x00000400)
#define SYS_SOFT_RESET2_rstn_pcie0_stitch(data)                                      (0x00000400&((data)<<10))
#define SYS_SOFT_RESET2_rstn_pcie0_stitch_src(data)                                  ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET2_get_rstn_pcie0_stitch(data)                                  ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET2_write_en5_shift                                              (9)
#define SYS_SOFT_RESET2_write_en5_mask                                               (0x00000200)
#define SYS_SOFT_RESET2_write_en5(data)                                              (0x00000200&((data)<<9))
#define SYS_SOFT_RESET2_write_en5_src(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET2_get_write_en5(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET2_rstn_pcr_cnt_shift                                           (8)
#define SYS_SOFT_RESET2_rstn_pcr_cnt_mask                                            (0x00000100)
#define SYS_SOFT_RESET2_rstn_pcr_cnt(data)                                           (0x00000100&((data)<<8))
#define SYS_SOFT_RESET2_rstn_pcr_cnt_src(data)                                       ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET2_get_rstn_pcr_cnt(data)                                       ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET2_write_en4_shift                                              (7)
#define SYS_SOFT_RESET2_write_en4_mask                                               (0x00000080)
#define SYS_SOFT_RESET2_write_en4(data)                                              (0x00000080&((data)<<7))
#define SYS_SOFT_RESET2_write_en4_src(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET2_get_write_en4(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET2_rstn_sdio_shift                                              (6)
#define SYS_SOFT_RESET2_rstn_sdio_mask                                               (0x00000040)
#define SYS_SOFT_RESET2_rstn_sdio(data)                                              (0x00000040&((data)<<6))
#define SYS_SOFT_RESET2_rstn_sdio_src(data)                                          ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET2_get_rstn_sdio(data)                                          ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET2_write_en3_shift                                              (5)
#define SYS_SOFT_RESET2_write_en3_mask                                               (0x00000020)
#define SYS_SOFT_RESET2_write_en3(data)                                              (0x00000020&((data)<<5))
#define SYS_SOFT_RESET2_write_en3_src(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET2_get_write_en3(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET2_rstn_emmc_bist_shift                                         (4)
#define SYS_SOFT_RESET2_rstn_emmc_bist_mask                                          (0x00000010)
#define SYS_SOFT_RESET2_rstn_emmc_bist(data)                                         (0x00000010&((data)<<4))
#define SYS_SOFT_RESET2_rstn_emmc_bist_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET2_get_rstn_emmc_bist(data)                                     ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET2_write_en2_shift                                              (3)
#define SYS_SOFT_RESET2_write_en2_mask                                               (0x00000008)
#define SYS_SOFT_RESET2_write_en2(data)                                              (0x00000008&((data)<<3))
#define SYS_SOFT_RESET2_write_en2_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET2_get_write_en2(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET2_rstn_sd_shift                                                (2)
#define SYS_SOFT_RESET2_rstn_sd_mask                                                 (0x00000004)
#define SYS_SOFT_RESET2_rstn_sd(data)                                                (0x00000004&((data)<<2))
#define SYS_SOFT_RESET2_rstn_sd_src(data)                                            ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET2_get_rstn_sd(data)                                            ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET2_write_en1_shift                                              (1)
#define SYS_SOFT_RESET2_write_en1_mask                                               (0x00000002)
#define SYS_SOFT_RESET2_write_en1(data)                                              (0x00000002&((data)<<1))
#define SYS_SOFT_RESET2_write_en1_src(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET2_get_write_en1(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET2_rstn_jpeg_shift                                              (0)
#define SYS_SOFT_RESET2_rstn_jpeg_mask                                               (0x00000001)
#define SYS_SOFT_RESET2_rstn_jpeg(data)                                              (0x00000001&((data)<<0))
#define SYS_SOFT_RESET2_rstn_jpeg_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET2_get_rstn_jpeg(data)                                          ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET3                                                              0x008
#define SYS_SOFT_RESET3_reg_addr                                                     "0x98000008"
#define SYS_SOFT_RESET3_reg                                                          0x98000008
#define set_SYS_SOFT_RESET3_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET3_reg)=data)
#define get_SYS_SOFT_RESET3_reg   (*((volatile unsigned int*) SYS_SOFT_RESET3_reg))
#define SYS_SOFT_RESET3_inst_adr                                                     "0x0002"
#define SYS_SOFT_RESET3_inst                                                         0x0002
#define SYS_SOFT_RESET3_write_en16_shift                                             (31)
#define SYS_SOFT_RESET3_write_en16_mask                                              (0x80000000)
#define SYS_SOFT_RESET3_write_en16(data)                                             (0x80000000&((data)<<31))
#define SYS_SOFT_RESET3_write_en16_src(data)                                         ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET3_get_write_en16(data)                                         ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET3_rstn_disp_shift                                              (30)
#define SYS_SOFT_RESET3_rstn_disp_mask                                               (0x40000000)
#define SYS_SOFT_RESET3_rstn_disp(data)                                              (0x40000000&((data)<<30))
#define SYS_SOFT_RESET3_rstn_disp_src(data)                                          ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET3_get_rstn_disp(data)                                          ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET3_write_en15_shift                                             (29)
#define SYS_SOFT_RESET3_write_en15_mask                                              (0x20000000)
#define SYS_SOFT_RESET3_write_en15(data)                                             (0x20000000&((data)<<29))
#define SYS_SOFT_RESET3_write_en15_src(data)                                         ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET3_get_write_en15(data)                                         ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET3_rstn_hdmi_shift                                              (28)
#define SYS_SOFT_RESET3_rstn_hdmi_mask                                               (0x10000000)
#define SYS_SOFT_RESET3_rstn_hdmi(data)                                              (0x10000000&((data)<<28))
#define SYS_SOFT_RESET3_rstn_hdmi_src(data)                                          ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET3_get_rstn_hdmi(data)                                          ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET3_write_en14_shift                                             (27)
#define SYS_SOFT_RESET3_write_en14_mask                                              (0x08000000)
#define SYS_SOFT_RESET3_write_en14(data)                                             (0x08000000&((data)<<27))
#define SYS_SOFT_RESET3_write_en14_src(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET3_get_write_en14(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET3_rstn_hdmirx_wrap_shift                                       (26)
#define SYS_SOFT_RESET3_rstn_hdmirx_wrap_mask                                        (0x04000000)
#define SYS_SOFT_RESET3_rstn_hdmirx_wrap(data)                                       (0x04000000&((data)<<26))
#define SYS_SOFT_RESET3_rstn_hdmirx_wrap_src(data)                                   ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET3_get_rstn_hdmirx_wrap(data)                                   ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET3_write_en13_shift                                             (25)
#define SYS_SOFT_RESET3_write_en13_mask                                              (0x02000000)
#define SYS_SOFT_RESET3_write_en13(data)                                             (0x02000000&((data)<<25))
#define SYS_SOFT_RESET3_write_en13_src(data)                                         ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET3_get_write_en13(data)                                         ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET3_rstn_hdmirx_shift                                            (24)
#define SYS_SOFT_RESET3_rstn_hdmirx_mask                                             (0x01000000)
#define SYS_SOFT_RESET3_rstn_hdmirx(data)                                            (0x01000000&((data)<<24))
#define SYS_SOFT_RESET3_rstn_hdmirx_src(data)                                        ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET3_get_rstn_hdmirx(data)                                        ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET3_write_en12_shift                                             (23)
#define SYS_SOFT_RESET3_write_en12_mask                                              (0x00800000)
#define SYS_SOFT_RESET3_write_en12(data)                                             (0x00800000&((data)<<23))
#define SYS_SOFT_RESET3_write_en12_src(data)                                         ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET3_get_write_en12(data)                                         ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET3_rstn_mipi_shift                                              (22)
#define SYS_SOFT_RESET3_rstn_mipi_mask                                               (0x00400000)
#define SYS_SOFT_RESET3_rstn_mipi(data)                                              (0x00400000&((data)<<22))
#define SYS_SOFT_RESET3_rstn_mipi_src(data)                                          ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET3_get_rstn_mipi(data)                                          ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET3_write_en11_shift                                             (21)
#define SYS_SOFT_RESET3_write_en11_mask                                              (0x00200000)
#define SYS_SOFT_RESET3_write_en11(data)                                             (0x00200000&((data)<<21))
#define SYS_SOFT_RESET3_write_en11_src(data)                                         ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET3_get_write_en11(data)                                         ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET3_rstn_vo_shift                                                (20)
#define SYS_SOFT_RESET3_rstn_vo_mask                                                 (0x00100000)
#define SYS_SOFT_RESET3_rstn_vo(data)                                                (0x00100000&((data)<<20))
#define SYS_SOFT_RESET3_rstn_vo_src(data)                                            ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET3_get_rstn_vo(data)                                            ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET3_write_en10_shift                                             (19)
#define SYS_SOFT_RESET3_write_en10_mask                                              (0x00080000)
#define SYS_SOFT_RESET3_write_en10(data)                                             (0x00080000&((data)<<19))
#define SYS_SOFT_RESET3_write_en10_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET3_get_write_en10(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET3_rstn_aio_shift                                               (18)
#define SYS_SOFT_RESET3_rstn_aio_mask                                                (0x00040000)
#define SYS_SOFT_RESET3_rstn_aio(data)                                               (0x00040000&((data)<<18))
#define SYS_SOFT_RESET3_rstn_aio_src(data)                                           ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET3_get_rstn_aio(data)                                           ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET3_write_en9_shift                                              (17)
#define SYS_SOFT_RESET3_write_en9_mask                                               (0x00020000)
#define SYS_SOFT_RESET3_write_en9(data)                                              (0x00020000&((data)<<17))
#define SYS_SOFT_RESET3_write_en9_src(data)                                          ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET3_get_write_en9(data)                                          ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET3_rstn_tve_shift                                               (16)
#define SYS_SOFT_RESET3_rstn_tve_mask                                                (0x00010000)
#define SYS_SOFT_RESET3_rstn_tve(data)                                               (0x00010000&((data)<<16))
#define SYS_SOFT_RESET3_rstn_tve_src(data)                                           ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET3_get_rstn_tve(data)                                           ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET3_write_en8_shift                                              (15)
#define SYS_SOFT_RESET3_write_en8_mask                                               (0x00008000)
#define SYS_SOFT_RESET3_write_en8(data)                                              (0x00008000&((data)<<15))
#define SYS_SOFT_RESET3_write_en8_src(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET3_get_write_en8(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET3_rstn_fan_shift                                               (14)
#define SYS_SOFT_RESET3_rstn_fan_mask                                                (0x00004000)
#define SYS_SOFT_RESET3_rstn_fan(data)                                               (0x00004000&((data)<<14))
#define SYS_SOFT_RESET3_rstn_fan_src(data)                                           ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET3_get_rstn_fan(data)                                           ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET3_write_en7_shift                                              (13)
#define SYS_SOFT_RESET3_write_en7_mask                                               (0x00002000)
#define SYS_SOFT_RESET3_write_en7(data)                                              (0x00002000&((data)<<13))
#define SYS_SOFT_RESET3_write_en7_src(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET3_get_write_en7(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET3_rstn_i2c_3_shift                                             (12)
#define SYS_SOFT_RESET3_rstn_i2c_3_mask                                              (0x00001000)
#define SYS_SOFT_RESET3_rstn_i2c_3(data)                                             (0x00001000&((data)<<12))
#define SYS_SOFT_RESET3_rstn_i2c_3_src(data)                                         ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET3_get_rstn_i2c_3(data)                                         ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET3_write_en6_shift                                              (11)
#define SYS_SOFT_RESET3_write_en6_mask                                               (0x00000800)
#define SYS_SOFT_RESET3_write_en6(data)                                              (0x00000800&((data)<<11))
#define SYS_SOFT_RESET3_write_en6_src(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET3_get_write_en6(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET3_rstn_misc_sc1_shift                                          (10)
#define SYS_SOFT_RESET3_rstn_misc_sc1_mask                                           (0x00000400)
#define SYS_SOFT_RESET3_rstn_misc_sc1(data)                                          (0x00000400&((data)<<10))
#define SYS_SOFT_RESET3_rstn_misc_sc1_src(data)                                      ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET3_get_rstn_misc_sc1(data)                                      ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET3_write_en5_shift                                              (9)
#define SYS_SOFT_RESET3_write_en5_mask                                               (0x00000200)
#define SYS_SOFT_RESET3_write_en5(data)                                              (0x00000200&((data)<<9))
#define SYS_SOFT_RESET3_write_en5_src(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET3_get_write_en5(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET3_rstn_nf_bist_shift                                           (8)
#define SYS_SOFT_RESET3_rstn_nf_bist_mask                                            (0x00000100)
#define SYS_SOFT_RESET3_rstn_nf_bist(data)                                           (0x00000100&((data)<<8))
#define SYS_SOFT_RESET3_rstn_nf_bist_src(data)                                       ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET3_get_rstn_nf_bist(data)                                       ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET3_write_en4_shift                                              (7)
#define SYS_SOFT_RESET3_write_en4_mask                                               (0x00000080)
#define SYS_SOFT_RESET3_write_en4(data)                                              (0x00000080&((data)<<7))
#define SYS_SOFT_RESET3_write_en4_src(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET3_get_write_en4(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET3_rstn_tp_bist_shift                                           (6)
#define SYS_SOFT_RESET3_rstn_tp_bist_mask                                            (0x00000040)
#define SYS_SOFT_RESET3_rstn_tp_bist(data)                                           (0x00000040&((data)<<6))
#define SYS_SOFT_RESET3_rstn_tp_bist_src(data)                                       ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET3_get_rstn_tp_bist(data)                                       ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET3_write_en3_shift                                              (5)
#define SYS_SOFT_RESET3_write_en3_mask                                               (0x00000020)
#define SYS_SOFT_RESET3_write_en3(data)                                              (0x00000020&((data)<<5))
#define SYS_SOFT_RESET3_write_en3_src(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET3_get_write_en3(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET3_rstn_md_shift                                                (4)
#define SYS_SOFT_RESET3_rstn_md_mask                                                 (0x00000010)
#define SYS_SOFT_RESET3_rstn_md(data)                                                (0x00000010&((data)<<4))
#define SYS_SOFT_RESET3_rstn_md_src(data)                                            ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET3_get_rstn_md(data)                                            ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET3_write_en2_shift                                              (3)
#define SYS_SOFT_RESET3_write_en2_mask                                               (0x00000008)
#define SYS_SOFT_RESET3_write_en2(data)                                              (0x00000008&((data)<<3))
#define SYS_SOFT_RESET3_write_en2_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET3_get_write_en2(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET3_rstn_cablerx_shift                                           (2)
#define SYS_SOFT_RESET3_rstn_cablerx_mask                                            (0x00000004)
#define SYS_SOFT_RESET3_rstn_cablerx(data)                                           (0x00000004&((data)<<2))
#define SYS_SOFT_RESET3_rstn_cablerx_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET3_get_rstn_cablerx(data)                                       ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET3_write_en1_shift                                              (1)
#define SYS_SOFT_RESET3_write_en1_mask                                               (0x00000002)
#define SYS_SOFT_RESET3_write_en1(data)                                              (0x00000002&((data)<<1))
#define SYS_SOFT_RESET3_write_en1_src(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET3_get_write_en1(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET3_rstn_ae_shift                                                (0)
#define SYS_SOFT_RESET3_rstn_ae_mask                                                 (0x00000001)
#define SYS_SOFT_RESET3_rstn_ae(data)                                                (0x00000001&((data)<<0))
#define SYS_SOFT_RESET3_rstn_ae_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET3_get_rstn_ae(data)                                            ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET4                                                              0x00C
#define SYS_SOFT_RESET4_reg_addr                                                     "0x9800000C"
#define SYS_SOFT_RESET4_reg                                                          0x9800000C
#define set_SYS_SOFT_RESET4_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET4_reg)=data)
#define get_SYS_SOFT_RESET4_reg   (*((volatile unsigned int*) SYS_SOFT_RESET4_reg))
#define SYS_SOFT_RESET4_inst_adr                                                     "0x0003"
#define SYS_SOFT_RESET4_inst                                                         0x0003
#define SYS_SOFT_RESET4_write_en16_shift                                             (31)
#define SYS_SOFT_RESET4_write_en16_mask                                              (0x80000000)
#define SYS_SOFT_RESET4_write_en16(data)                                             (0x80000000&((data)<<31))
#define SYS_SOFT_RESET4_write_en16_src(data)                                         ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET4_get_write_en16(data)                                         ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET4_rstn_hdmitop_shift                                           (30)
#define SYS_SOFT_RESET4_rstn_hdmitop_mask                                            (0x40000000)
#define SYS_SOFT_RESET4_rstn_hdmitop(data)                                           (0x40000000&((data)<<30))
#define SYS_SOFT_RESET4_rstn_hdmitop_src(data)                                       ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET4_get_rstn_hdmitop(data)                                       ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET4_write_en15_shift                                             (29)
#define SYS_SOFT_RESET4_write_en15_mask                                              (0x20000000)
#define SYS_SOFT_RESET4_write_en15(data)                                             (0x20000000&((data)<<29))
#define SYS_SOFT_RESET4_write_en15_src(data)                                         ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET4_get_write_en15(data)                                         ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET4_rstn_pcie1_phy_mdio_shift                                    (28)
#define SYS_SOFT_RESET4_rstn_pcie1_phy_mdio_mask                                     (0x10000000)
#define SYS_SOFT_RESET4_rstn_pcie1_phy_mdio(data)                                    (0x10000000&((data)<<28))
#define SYS_SOFT_RESET4_rstn_pcie1_phy_mdio_src(data)                                ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET4_get_rstn_pcie1_phy_mdio(data)                                ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET4_write_en14_shift                                             (27)
#define SYS_SOFT_RESET4_write_en14_mask                                              (0x08000000)
#define SYS_SOFT_RESET4_write_en14(data)                                             (0x08000000&((data)<<27))
#define SYS_SOFT_RESET4_write_en14_src(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET4_get_write_en14(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET4_rstn_pcie1_nonstich_shift                                    (26)
#define SYS_SOFT_RESET4_rstn_pcie1_nonstich_mask                                     (0x04000000)
#define SYS_SOFT_RESET4_rstn_pcie1_nonstich(data)                                    (0x04000000&((data)<<26))
#define SYS_SOFT_RESET4_rstn_pcie1_nonstich_src(data)                                ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET4_get_rstn_pcie1_nonstich(data)                                ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET4_write_en13_shift                                             (25)
#define SYS_SOFT_RESET4_write_en13_mask                                              (0x02000000)
#define SYS_SOFT_RESET4_write_en13(data)                                             (0x02000000&((data)<<25))
#define SYS_SOFT_RESET4_write_en13_src(data)                                         ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET4_get_write_en13(data)                                         ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET4_rstn_pcie1_power_shift                                       (24)
#define SYS_SOFT_RESET4_rstn_pcie1_power_mask                                        (0x01000000)
#define SYS_SOFT_RESET4_rstn_pcie1_power(data)                                       (0x01000000&((data)<<24))
#define SYS_SOFT_RESET4_rstn_pcie1_power_src(data)                                   ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET4_get_rstn_pcie1_power(data)                                   ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET4_write_en12_shift                                             (23)
#define SYS_SOFT_RESET4_write_en12_mask                                              (0x00800000)
#define SYS_SOFT_RESET4_write_en12(data)                                             (0x00800000&((data)<<23))
#define SYS_SOFT_RESET4_write_en12_src(data)                                         ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET4_get_write_en12(data)                                         ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET4_rstn_pcie1_core_shift                                        (22)
#define SYS_SOFT_RESET4_rstn_pcie1_core_mask                                         (0x00400000)
#define SYS_SOFT_RESET4_rstn_pcie1_core(data)                                        (0x00400000&((data)<<22))
#define SYS_SOFT_RESET4_rstn_pcie1_core_src(data)                                    ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET4_get_rstn_pcie1_core(data)                                    ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET4_write_en11_shift                                             (21)
#define SYS_SOFT_RESET4_write_en11_mask                                              (0x00200000)
#define SYS_SOFT_RESET4_write_en11(data)                                             (0x00200000&((data)<<21))
#define SYS_SOFT_RESET4_write_en11_src(data)                                         ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET4_get_write_en11(data)                                         ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET4_rstn_pcie1_shift                                             (20)
#define SYS_SOFT_RESET4_rstn_pcie1_mask                                              (0x00100000)
#define SYS_SOFT_RESET4_rstn_pcie1(data)                                             (0x00100000&((data)<<20))
#define SYS_SOFT_RESET4_rstn_pcie1_src(data)                                         ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET4_get_rstn_pcie1(data)                                         ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET4_write_en10_shift                                             (19)
#define SYS_SOFT_RESET4_write_en10_mask                                              (0x00080000)
#define SYS_SOFT_RESET4_write_en10(data)                                             (0x00080000&((data)<<19))
#define SYS_SOFT_RESET4_write_en10_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET4_get_write_en10(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET4_rstn_pcie1_phy_shift                                         (18)
#define SYS_SOFT_RESET4_rstn_pcie1_phy_mask                                          (0x00040000)
#define SYS_SOFT_RESET4_rstn_pcie1_phy(data)                                         (0x00040000&((data)<<18))
#define SYS_SOFT_RESET4_rstn_pcie1_phy_src(data)                                     ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET4_get_rstn_pcie1_phy(data)                                     ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET4_write_en9_shift                                              (17)
#define SYS_SOFT_RESET4_write_en9_mask                                               (0x00020000)
#define SYS_SOFT_RESET4_write_en9(data)                                              (0x00020000&((data)<<17))
#define SYS_SOFT_RESET4_write_en9_src(data)                                          ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET4_get_write_en9(data)                                          ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET4_rstn_pcie1_stitch_shift                                      (16)
#define SYS_SOFT_RESET4_rstn_pcie1_stitch_mask                                       (0x00010000)
#define SYS_SOFT_RESET4_rstn_pcie1_stitch(data)                                      (0x00010000&((data)<<16))
#define SYS_SOFT_RESET4_rstn_pcie1_stitch_src(data)                                  ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET4_get_rstn_pcie1_stitch(data)                                  ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET4_write_en8_shift                                              (15)
#define SYS_SOFT_RESET4_write_en8_mask                                               (0x00008000)
#define SYS_SOFT_RESET4_write_en8(data)                                              (0x00008000&((data)<<15))
#define SYS_SOFT_RESET4_write_en8_src(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET4_get_write_en8(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET4_rstn_sata_mac_com_shift                                      (14)
#define SYS_SOFT_RESET4_rstn_sata_mac_com_mask                                       (0x00004000)
#define SYS_SOFT_RESET4_rstn_sata_mac_com(data)                                      (0x00004000&((data)<<14))
#define SYS_SOFT_RESET4_rstn_sata_mac_com_src(data)                                  ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET4_get_rstn_sata_mac_com(data)                                  ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET4_write_en7_shift                                              (13)
#define SYS_SOFT_RESET4_write_en7_mask                                               (0x00002000)
#define SYS_SOFT_RESET4_write_en7(data)                                              (0x00002000&((data)<<13))
#define SYS_SOFT_RESET4_write_en7_src(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET4_get_write_en7(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET4_rstn_sata_mac_p0_shift                                       (12)
#define SYS_SOFT_RESET4_rstn_sata_mac_p0_mask                                        (0x00001000)
#define SYS_SOFT_RESET4_rstn_sata_mac_p0(data)                                       (0x00001000&((data)<<12))
#define SYS_SOFT_RESET4_rstn_sata_mac_p0_src(data)                                   ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET4_get_rstn_sata_mac_p0(data)                                   ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET4_write_en6_shift                                              (11)
#define SYS_SOFT_RESET4_write_en6_mask                                               (0x00000800)
#define SYS_SOFT_RESET4_write_en6(data)                                              (0x00000800&((data)<<11))
#define SYS_SOFT_RESET4_write_en6_src(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET4_get_write_en6(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET4_rstn_sata_mac_p1_shift                                       (10)
#define SYS_SOFT_RESET4_rstn_sata_mac_p1_mask                                        (0x00000400)
#define SYS_SOFT_RESET4_rstn_sata_mac_p1(data)                                       (0x00000400&((data)<<10))
#define SYS_SOFT_RESET4_rstn_sata_mac_p1_src(data)                                   ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET4_get_rstn_sata_mac_p1(data)                                   ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET4_write_en5_shift                                              (9)
#define SYS_SOFT_RESET4_write_en5_mask                                               (0x00000200)
#define SYS_SOFT_RESET4_write_en5(data)                                              (0x00000200&((data)<<9))
#define SYS_SOFT_RESET4_write_en5_src(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET4_get_write_en5(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET4_rstn_sata_wrap_shift                                         (8)
#define SYS_SOFT_RESET4_rstn_sata_wrap_mask                                          (0x00000100)
#define SYS_SOFT_RESET4_rstn_sata_wrap(data)                                         (0x00000100&((data)<<8))
#define SYS_SOFT_RESET4_rstn_sata_wrap_src(data)                                     ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET4_get_rstn_sata_wrap(data)                                     ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET4_write_en4_shift                                              (7)
#define SYS_SOFT_RESET4_write_en4_mask                                               (0x00000080)
#define SYS_SOFT_RESET4_write_en4(data)                                              (0x00000080&((data)<<7))
#define SYS_SOFT_RESET4_write_en4_src(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET4_get_write_en4(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET4_rstn_sata_mdio0_shift                                        (6)
#define SYS_SOFT_RESET4_rstn_sata_mdio0_mask                                         (0x00000040)
#define SYS_SOFT_RESET4_rstn_sata_mdio0(data)                                        (0x00000040&((data)<<6))
#define SYS_SOFT_RESET4_rstn_sata_mdio0_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET4_get_rstn_sata_mdio0(data)                                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET4_write_en3_shift                                              (5)
#define SYS_SOFT_RESET4_write_en3_mask                                               (0x00000020)
#define SYS_SOFT_RESET4_write_en3(data)                                              (0x00000020&((data)<<5))
#define SYS_SOFT_RESET4_write_en3_src(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET4_get_write_en3(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET4_rstn_sata_mdio1_shift                                        (4)
#define SYS_SOFT_RESET4_rstn_sata_mdio1_mask                                         (0x00000010)
#define SYS_SOFT_RESET4_rstn_sata_mdio1(data)                                        (0x00000010&((data)<<4))
#define SYS_SOFT_RESET4_rstn_sata_mdio1_src(data)                                    ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET4_get_rstn_sata_mdio1(data)                                    ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET4_write_en2_shift                                              (3)
#define SYS_SOFT_RESET4_write_en2_mask                                               (0x00000008)
#define SYS_SOFT_RESET4_write_en2(data)                                              (0x00000008&((data)<<3))
#define SYS_SOFT_RESET4_write_en2_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET4_get_write_en2(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET4_rstn_sata_phy_pow0_shift                                     (2)
#define SYS_SOFT_RESET4_rstn_sata_phy_pow0_mask                                      (0x00000004)
#define SYS_SOFT_RESET4_rstn_sata_phy_pow0(data)                                     (0x00000004&((data)<<2))
#define SYS_SOFT_RESET4_rstn_sata_phy_pow0_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET4_get_rstn_sata_phy_pow0(data)                                 ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET4_write_en1_shift                                              (1)
#define SYS_SOFT_RESET4_write_en1_mask                                               (0x00000002)
#define SYS_SOFT_RESET4_write_en1(data)                                              (0x00000002&((data)<<1))
#define SYS_SOFT_RESET4_write_en1_src(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET4_get_write_en1(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET4_rstn_sata_phy_pow1_shift                                     (0)
#define SYS_SOFT_RESET4_rstn_sata_phy_pow1_mask                                      (0x00000001)
#define SYS_SOFT_RESET4_rstn_sata_phy_pow1(data)                                     (0x00000001&((data)<<0))
#define SYS_SOFT_RESET4_rstn_sata_phy_pow1_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET4_get_rstn_sata_phy_pow1(data)                                 ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET5_SECURE                                                       0x010
#define SYS_SOFT_RESET5_SECURE_reg_addr                                              "0x98000010"
#define SYS_SOFT_RESET5_SECURE_reg                                                   0x98000010
#define set_SYS_SOFT_RESET5_SECURE_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET5_SECURE_reg)=data)
#define get_SYS_SOFT_RESET5_SECURE_reg   (*((volatile unsigned int*) SYS_SOFT_RESET5_SECURE_reg))
#define SYS_SOFT_RESET5_SECURE_inst_adr                                              "0x0004"
#define SYS_SOFT_RESET5_SECURE_inst                                                  0x0004
#define SYS_SOFT_RESET5_SECURE_write_en1_shift                                       (1)
#define SYS_SOFT_RESET5_SECURE_write_en1_mask                                        (0x00000002)
#define SYS_SOFT_RESET5_SECURE_write_en1(data)                                       (0x00000002&((data)<<1))
#define SYS_SOFT_RESET5_SECURE_write_en1_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET5_SECURE_get_write_en1(data)                                   ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET5_SECURE_rstn_sb2_shift                                        (0)
#define SYS_SOFT_RESET5_SECURE_rstn_sb2_mask                                         (0x00000001)
#define SYS_SOFT_RESET5_SECURE_rstn_sb2(data)                                        (0x00000001&((data)<<0))
#define SYS_SOFT_RESET5_SECURE_rstn_sb2_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET5_SECURE_get_rstn_sb2(data)                                    ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET6_SECURE                                                       0x014
#define SYS_SOFT_RESET6_SECURE_reg_addr                                              "0x98000014"
#define SYS_SOFT_RESET6_SECURE_reg                                                   0x98000014
#define set_SYS_SOFT_RESET6_SECURE_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET6_SECURE_reg)=data)
#define get_SYS_SOFT_RESET6_SECURE_reg   (*((volatile unsigned int*) SYS_SOFT_RESET6_SECURE_reg))
#define SYS_SOFT_RESET6_SECURE_inst_adr                                              "0x0005"
#define SYS_SOFT_RESET6_SECURE_inst                                                  0x0005
#define SYS_SOFT_RESET6_SECURE_write_en16_shift                                      (31)
#define SYS_SOFT_RESET6_SECURE_write_en16_mask                                       (0x80000000)
#define SYS_SOFT_RESET6_SECURE_write_en16(data)                                      (0x80000000&((data)<<31))
#define SYS_SOFT_RESET6_SECURE_write_en16_src(data)                                  ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET6_SECURE_get_write_en16(data)                                  ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET6_SECURE_rstn_tpc_shift                                        (30)
#define SYS_SOFT_RESET6_SECURE_rstn_tpc_mask                                         (0x40000000)
#define SYS_SOFT_RESET6_SECURE_rstn_tpc(data)                                        (0x40000000&((data)<<30))
#define SYS_SOFT_RESET6_SECURE_rstn_tpc_src(data)                                    ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET6_SECURE_get_rstn_tpc(data)                                    ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET6_SECURE_write_en15_shift                                      (29)
#define SYS_SOFT_RESET6_SECURE_write_en15_mask                                       (0x20000000)
#define SYS_SOFT_RESET6_SECURE_write_en15(data)                                      (0x20000000&((data)<<29))
#define SYS_SOFT_RESET6_SECURE_write_en15_src(data)                                  ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET6_SECURE_get_write_en15(data)                                  ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET6_SECURE_rstn_tpb_shift                                        (28)
#define SYS_SOFT_RESET6_SECURE_rstn_tpb_mask                                         (0x10000000)
#define SYS_SOFT_RESET6_SECURE_rstn_tpb(data)                                        (0x10000000&((data)<<28))
#define SYS_SOFT_RESET6_SECURE_rstn_tpb_src(data)                                    ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET6_SECURE_get_rstn_tpb(data)                                    ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET6_SECURE_write_en14_shift                                      (27)
#define SYS_SOFT_RESET6_SECURE_write_en14_mask                                       (0x08000000)
#define SYS_SOFT_RESET6_SECURE_write_en14(data)                                      (0x08000000&((data)<<27))
#define SYS_SOFT_RESET6_SECURE_write_en14_src(data)                                  ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET6_SECURE_get_write_en14(data)                                  ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET6_SECURE_rstn_tp_shift                                         (26)
#define SYS_SOFT_RESET6_SECURE_rstn_tp_mask                                          (0x04000000)
#define SYS_SOFT_RESET6_SECURE_rstn_tp(data)                                         (0x04000000&((data)<<26))
#define SYS_SOFT_RESET6_SECURE_rstn_tp_src(data)                                     ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET6_SECURE_get_rstn_tp(data)                                     ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET6_SECURE_write_en13_shift                                      (25)
#define SYS_SOFT_RESET6_SECURE_write_en13_mask                                       (0x02000000)
#define SYS_SOFT_RESET6_SECURE_write_en13(data)                                      (0x02000000&((data)<<25))
#define SYS_SOFT_RESET6_SECURE_write_en13_src(data)                                  ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET6_SECURE_get_write_en13(data)                                  ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET6_SECURE_rstn_emmc_shift                                       (24)
#define SYS_SOFT_RESET6_SECURE_rstn_emmc_mask                                        (0x01000000)
#define SYS_SOFT_RESET6_SECURE_rstn_emmc(data)                                       (0x01000000&((data)<<24))
#define SYS_SOFT_RESET6_SECURE_rstn_emmc_src(data)                                   ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET6_SECURE_get_rstn_emmc(data)                                   ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET6_SECURE_write_en12_shift                                      (23)
#define SYS_SOFT_RESET6_SECURE_write_en12_mask                                       (0x00800000)
#define SYS_SOFT_RESET6_SECURE_write_en12(data)                                      (0x00800000&((data)<<23))
#define SYS_SOFT_RESET6_SECURE_write_en12_src(data)                                  ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET6_SECURE_get_write_en12(data)                                  ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET6_SECURE_rstn_r2rdsc_shift                                     (22)
#define SYS_SOFT_RESET6_SECURE_rstn_r2rdsc_mask                                      (0x00400000)
#define SYS_SOFT_RESET6_SECURE_rstn_r2rdsc(data)                                     (0x00400000&((data)<<22))
#define SYS_SOFT_RESET6_SECURE_rstn_r2rdsc_src(data)                                 ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET6_SECURE_get_rstn_r2rdsc(data)                                 ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET6_SECURE_write_en11_shift                                      (21)
#define SYS_SOFT_RESET6_SECURE_write_en11_mask                                       (0x00200000)
#define SYS_SOFT_RESET6_SECURE_write_en11(data)                                      (0x00200000&((data)<<21))
#define SYS_SOFT_RESET6_SECURE_write_en11_src(data)                                  ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET6_SECURE_get_write_en11(data)                                  ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET6_SECURE_rstn_pcpu_irom_shift                                  (20)
#define SYS_SOFT_RESET6_SECURE_rstn_pcpu_irom_mask                                   (0x00100000)
#define SYS_SOFT_RESET6_SECURE_rstn_pcpu_irom(data)                                  (0x00100000&((data)<<20))
#define SYS_SOFT_RESET6_SECURE_rstn_pcpu_irom_src(data)                              ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET6_SECURE_get_rstn_pcpu_irom(data)                              ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET6_SECURE_write_en10_shift                                      (19)
#define SYS_SOFT_RESET6_SECURE_write_en10_mask                                       (0x00080000)
#define SYS_SOFT_RESET6_SECURE_write_en10(data)                                      (0x00080000&((data)<<19))
#define SYS_SOFT_RESET6_SECURE_write_en10_src(data)                                  ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET6_SECURE_get_write_en10(data)                                  ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET6_SECURE_rstn_pcpu_shift                                       (18)
#define SYS_SOFT_RESET6_SECURE_rstn_pcpu_mask                                        (0x00040000)
#define SYS_SOFT_RESET6_SECURE_rstn_pcpu(data)                                       (0x00040000&((data)<<18))
#define SYS_SOFT_RESET6_SECURE_rstn_pcpu_src(data)                                   ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET6_SECURE_get_rstn_pcpu(data)                                   ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET6_SECURE_write_en9_shift                                       (17)
#define SYS_SOFT_RESET6_SECURE_write_en9_mask                                        (0x00020000)
#define SYS_SOFT_RESET6_SECURE_write_en9(data)                                       (0x00020000&((data)<<17))
#define SYS_SOFT_RESET6_SECURE_write_en9_src(data)                                   ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET6_SECURE_get_write_en9(data)                                   ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET6_SECURE_rstn_cp_shift                                         (16)
#define SYS_SOFT_RESET6_SECURE_rstn_cp_mask                                          (0x00010000)
#define SYS_SOFT_RESET6_SECURE_rstn_cp(data)                                         (0x00010000&((data)<<16))
#define SYS_SOFT_RESET6_SECURE_rstn_cp_src(data)                                     ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET6_SECURE_get_rstn_cp(data)                                     ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET6_SECURE_write_en8_shift                                       (15)
#define SYS_SOFT_RESET6_SECURE_write_en8_mask                                        (0x00008000)
#define SYS_SOFT_RESET6_SECURE_write_en8(data)                                       (0x00008000&((data)<<15))
#define SYS_SOFT_RESET6_SECURE_write_en8_src(data)                                   ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET6_SECURE_get_write_en8(data)                                   ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET6_SECURE_rstn_hse_shift                                        (14)
#define SYS_SOFT_RESET6_SECURE_rstn_hse_mask                                         (0x00004000)
#define SYS_SOFT_RESET6_SECURE_rstn_hse(data)                                        (0x00004000&((data)<<14))
#define SYS_SOFT_RESET6_SECURE_rstn_hse_src(data)                                    ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET6_SECURE_get_rstn_hse(data)                                    ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET6_SECURE_write_en7_shift                                       (13)
#define SYS_SOFT_RESET6_SECURE_write_en7_mask                                        (0x00002000)
#define SYS_SOFT_RESET6_SECURE_write_en7(data)                                       (0x00002000&((data)<<13))
#define SYS_SOFT_RESET6_SECURE_write_en7_src(data)                                   ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET6_SECURE_get_write_en7(data)                                   ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET6_SECURE_rstn_gpu_shift                                        (12)
#define SYS_SOFT_RESET6_SECURE_rstn_gpu_mask                                         (0x00001000)
#define SYS_SOFT_RESET6_SECURE_rstn_gpu(data)                                        (0x00001000&((data)<<12))
#define SYS_SOFT_RESET6_SECURE_rstn_gpu_src(data)                                    ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET6_SECURE_get_rstn_gpu(data)                                    ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET6_SECURE_write_en6_shift                                       (11)
#define SYS_SOFT_RESET6_SECURE_write_en6_mask                                        (0x00000800)
#define SYS_SOFT_RESET6_SECURE_write_en6(data)                                       (0x00000800&((data)<<11))
#define SYS_SOFT_RESET6_SECURE_write_en6_src(data)                                   ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET6_SECURE_get_write_en6(data)                                   ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET6_SECURE_rstn_ve3_shift                                        (10)
#define SYS_SOFT_RESET6_SECURE_rstn_ve3_mask                                         (0x00000400)
#define SYS_SOFT_RESET6_SECURE_rstn_ve3(data)                                        (0x00000400&((data)<<10))
#define SYS_SOFT_RESET6_SECURE_rstn_ve3_src(data)                                    ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET6_SECURE_get_rstn_ve3(data)                                    ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET6_SECURE_write_en5_shift                                       (9)
#define SYS_SOFT_RESET6_SECURE_write_en5_mask                                        (0x00000200)
#define SYS_SOFT_RESET6_SECURE_write_en5(data)                                       (0x00000200&((data)<<9))
#define SYS_SOFT_RESET6_SECURE_write_en5_src(data)                                   ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET6_SECURE_get_write_en5(data)                                   ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET6_SECURE_rstn_ve2_shift                                        (8)
#define SYS_SOFT_RESET6_SECURE_rstn_ve2_mask                                         (0x00000100)
#define SYS_SOFT_RESET6_SECURE_rstn_ve2(data)                                        (0x00000100&((data)<<8))
#define SYS_SOFT_RESET6_SECURE_rstn_ve2_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET6_SECURE_get_rstn_ve2(data)                                    ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET6_SECURE_write_en4_shift                                       (7)
#define SYS_SOFT_RESET6_SECURE_write_en4_mask                                        (0x00000080)
#define SYS_SOFT_RESET6_SECURE_write_en4(data)                                       (0x00000080&((data)<<7))
#define SYS_SOFT_RESET6_SECURE_write_en4_src(data)                                   ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET6_SECURE_get_write_en4(data)                                   ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET6_SECURE_rstn_ve1_shift                                        (6)
#define SYS_SOFT_RESET6_SECURE_rstn_ve1_mask                                         (0x00000040)
#define SYS_SOFT_RESET6_SECURE_rstn_ve1(data)                                        (0x00000040&((data)<<6))
#define SYS_SOFT_RESET6_SECURE_rstn_ve1_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET6_SECURE_get_rstn_ve1(data)                                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET6_SECURE_write_en3_shift                                       (5)
#define SYS_SOFT_RESET6_SECURE_write_en3_mask                                        (0x00000020)
#define SYS_SOFT_RESET6_SECURE_write_en3(data)                                       (0x00000020&((data)<<5))
#define SYS_SOFT_RESET6_SECURE_write_en3_src(data)                                   ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET6_SECURE_get_write_en3(data)                                   ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET6_SECURE_rstn_acpu_shift                                       (4)
#define SYS_SOFT_RESET6_SECURE_rstn_acpu_mask                                        (0x00000010)
#define SYS_SOFT_RESET6_SECURE_rstn_acpu(data)                                       (0x00000010&((data)<<4))
#define SYS_SOFT_RESET6_SECURE_rstn_acpu_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET6_SECURE_get_rstn_acpu(data)                                   ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET6_SECURE_write_en2_shift                                       (3)
#define SYS_SOFT_RESET6_SECURE_write_en2_mask                                        (0x00000008)
#define SYS_SOFT_RESET6_SECURE_write_en2(data)                                       (0x00000008&((data)<<3))
#define SYS_SOFT_RESET6_SECURE_write_en2_src(data)                                   ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET6_SECURE_get_write_en2(data)                                   ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET6_SECURE_rstn_dcu_shift                                        (2)
#define SYS_SOFT_RESET6_SECURE_rstn_dcu_mask                                         (0x00000004)
#define SYS_SOFT_RESET6_SECURE_rstn_dcu(data)                                        (0x00000004&((data)<<2))
#define SYS_SOFT_RESET6_SECURE_rstn_dcu_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET6_SECURE_get_rstn_dcu(data)                                    ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET6_SECURE_write_en1_shift                                       (1)
#define SYS_SOFT_RESET6_SECURE_write_en1_mask                                        (0x00000002)
#define SYS_SOFT_RESET6_SECURE_write_en1(data)                                       (0x00000002&((data)<<1))
#define SYS_SOFT_RESET6_SECURE_write_en1_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET6_SECURE_get_write_en1(data)                                   ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET6_SECURE_rstn_rng_shift                                        (0)
#define SYS_SOFT_RESET6_SECURE_rstn_rng_mask                                         (0x00000001)
#define SYS_SOFT_RESET6_SECURE_rstn_rng(data)                                        (0x00000001&((data)<<0))
#define SYS_SOFT_RESET6_SECURE_rstn_rng_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET6_SECURE_get_rstn_rng(data)                                    ((0x00000001&(data))>>0)


#define SYS_GROUP1_CK_SEL                                                            0x018
#define SYS_GROUP1_CK_SEL_reg_addr                                                   "0x98000018"
#define SYS_GROUP1_CK_SEL_reg                                                        0x98000018
#define set_SYS_GROUP1_CK_SEL_reg(data)   (*((volatile unsigned int*) SYS_GROUP1_CK_SEL_reg)=data)
#define get_SYS_GROUP1_CK_SEL_reg   (*((volatile unsigned int*) SYS_GROUP1_CK_SEL_reg))
#define SYS_GROUP1_CK_SEL_inst_adr                                                   "0x0006"
#define SYS_GROUP1_CK_SEL_inst                                                       0x0006
#define SYS_GROUP1_CK_SEL_scpu_sclk_sel_shift                                        (2)
#define SYS_GROUP1_CK_SEL_scpu_sclk_sel_mask                                         (0x00000004)
#define SYS_GROUP1_CK_SEL_scpu_sclk_sel(data)                                        (0x00000004&((data)<<2))
#define SYS_GROUP1_CK_SEL_scpu_sclk_sel_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_GROUP1_CK_SEL_get_scpu_sclk_sel(data)                                    ((0x00000004&(data))>>2)
#define SYS_GROUP1_CK_SEL_sclk_sel_sysh_shift                                        (1)
#define SYS_GROUP1_CK_SEL_sclk_sel_sysh_mask                                         (0x00000002)
#define SYS_GROUP1_CK_SEL_sclk_sel_sysh(data)                                        (0x00000002&((data)<<1))
#define SYS_GROUP1_CK_SEL_sclk_sel_sysh_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_GROUP1_CK_SEL_get_sclk_sel_sysh(data)                                    ((0x00000002&(data))>>1)
#define SYS_GROUP1_CK_SEL_sclk_sel_shift                                             (0)
#define SYS_GROUP1_CK_SEL_sclk_sel_mask                                              (0x00000001)
#define SYS_GROUP1_CK_SEL_sclk_sel(data)                                             (0x00000001&((data)<<0))
#define SYS_GROUP1_CK_SEL_sclk_sel_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_GROUP1_CK_SEL_get_sclk_sel(data)                                         ((0x00000001&(data))>>0)


#define SYS_TVE_CK_SEL                                                               0x01C
#define SYS_TVE_CK_SEL_reg_addr                                                      "0x9800001C"
#define SYS_TVE_CK_SEL_reg                                                           0x9800001C
#define set_SYS_TVE_CK_SEL_reg(data)   (*((volatile unsigned int*) SYS_TVE_CK_SEL_reg)=data)
#define get_SYS_TVE_CK_SEL_reg   (*((volatile unsigned int*) SYS_TVE_CK_SEL_reg))
#define SYS_TVE_CK_SEL_inst_adr                                                      "0x0007"
#define SYS_TVE_CK_SEL_inst                                                          0x0007
#define SYS_TVE_CK_SEL_write_en8_shift                                               (18)
#define SYS_TVE_CK_SEL_write_en8_mask                                                (0x00040000)
#define SYS_TVE_CK_SEL_write_en8(data)                                               (0x00040000&((data)<<18))
#define SYS_TVE_CK_SEL_write_en8_src(data)                                           ((0x00040000&(data))>>18)
#define SYS_TVE_CK_SEL_get_write_en8(data)                                           ((0x00040000&(data))>>18)
#define SYS_TVE_CK_SEL_cablerx_ctrl_ck_out_inv_shift                                 (17)
#define SYS_TVE_CK_SEL_cablerx_ctrl_ck_out_inv_mask                                  (0x00020000)
#define SYS_TVE_CK_SEL_cablerx_ctrl_ck_out_inv(data)                                 (0x00020000&((data)<<17))
#define SYS_TVE_CK_SEL_cablerx_ctrl_ck_out_inv_src(data)                             ((0x00020000&(data))>>17)
#define SYS_TVE_CK_SEL_get_cablerx_ctrl_ck_out_inv(data)                             ((0x00020000&(data))>>17)
#define SYS_TVE_CK_SEL_write_en7_shift                                               (16)
#define SYS_TVE_CK_SEL_write_en7_mask                                                (0x00010000)
#define SYS_TVE_CK_SEL_write_en7(data)                                               (0x00010000&((data)<<16))
#define SYS_TVE_CK_SEL_write_en7_src(data)                                           ((0x00010000&(data))>>16)
#define SYS_TVE_CK_SEL_get_write_en7(data)                                           ((0x00010000&(data))>>16)
#define SYS_TVE_CK_SEL_cablerx_ctrl_adc_dac_test_en_shift                            (15)
#define SYS_TVE_CK_SEL_cablerx_ctrl_adc_dac_test_en_mask                             (0x00008000)
#define SYS_TVE_CK_SEL_cablerx_ctrl_adc_dac_test_en(data)                            (0x00008000&((data)<<15))
#define SYS_TVE_CK_SEL_cablerx_ctrl_adc_dac_test_en_src(data)                        ((0x00008000&(data))>>15)
#define SYS_TVE_CK_SEL_get_cablerx_ctrl_adc_dac_test_en(data)                        ((0x00008000&(data))>>15)
#define SYS_TVE_CK_SEL_write_en6_shift                                               (14)
#define SYS_TVE_CK_SEL_write_en6_mask                                                (0x00004000)
#define SYS_TVE_CK_SEL_write_en6(data)                                               (0x00004000&((data)<<14))
#define SYS_TVE_CK_SEL_write_en6_src(data)                                           ((0x00004000&(data))>>14)
#define SYS_TVE_CK_SEL_get_write_en6(data)                                           ((0x00004000&(data))>>14)
#define SYS_TVE_CK_SEL_cablerx_ctrl_adc_dac_test_ck_inv_shift                        (13)
#define SYS_TVE_CK_SEL_cablerx_ctrl_adc_dac_test_ck_inv_mask                         (0x00002000)
#define SYS_TVE_CK_SEL_cablerx_ctrl_adc_dac_test_ck_inv(data)                        (0x00002000&((data)<<13))
#define SYS_TVE_CK_SEL_cablerx_ctrl_adc_dac_test_ck_inv_src(data)                    ((0x00002000&(data))>>13)
#define SYS_TVE_CK_SEL_get_cablerx_ctrl_adc_dac_test_ck_inv(data)                    ((0x00002000&(data))>>13)
#define SYS_TVE_CK_SEL_write_en5_shift                                               (12)
#define SYS_TVE_CK_SEL_write_en5_mask                                                (0x00001000)
#define SYS_TVE_CK_SEL_write_en5(data)                                               (0x00001000&((data)<<12))
#define SYS_TVE_CK_SEL_write_en5_src(data)                                           ((0x00001000&(data))>>12)
#define SYS_TVE_CK_SEL_get_write_en5(data)                                           ((0x00001000&(data))>>12)
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel2_shift                                   (11)
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel2_mask                                    (0x00000800)
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel2(data)                                   (0x00000800&((data)<<11))
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel2_src(data)                               ((0x00000800&(data))>>11)
#define SYS_TVE_CK_SEL_get_clk_tve_p_vo_clk_sel2(data)                               ((0x00000800&(data))>>11)
#define SYS_TVE_CK_SEL_write_en4_shift                                               (10)
#define SYS_TVE_CK_SEL_write_en4_mask                                                (0x00000400)
#define SYS_TVE_CK_SEL_write_en4(data)                                               (0x00000400&((data)<<10))
#define SYS_TVE_CK_SEL_write_en4_src(data)                                           ((0x00000400&(data))>>10)
#define SYS_TVE_CK_SEL_get_write_en4(data)                                           ((0x00000400&(data))>>10)
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel_shift                                    (9)
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel_mask                                     (0x00000200)
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel(data)                                    (0x00000200&((data)<<9))
#define SYS_TVE_CK_SEL_clk_tve_p_vo_clk_sel_src(data)                                ((0x00000200&(data))>>9)
#define SYS_TVE_CK_SEL_get_clk_tve_p_vo_clk_sel(data)                                ((0x00000200&(data))>>9)
#define SYS_TVE_CK_SEL_write_en3_shift                                               (8)
#define SYS_TVE_CK_SEL_write_en3_mask                                                (0x00000100)
#define SYS_TVE_CK_SEL_write_en3(data)                                               (0x00000100&((data)<<8))
#define SYS_TVE_CK_SEL_write_en3_src(data)                                           ((0x00000100&(data))>>8)
#define SYS_TVE_CK_SEL_get_write_en3(data)                                           ((0x00000100&(data))>>8)
#define SYS_TVE_CK_SEL_hdmi_phy_ckinv_shift                                          (7)
#define SYS_TVE_CK_SEL_hdmi_phy_ckinv_mask                                           (0x00000080)
#define SYS_TVE_CK_SEL_hdmi_phy_ckinv(data)                                          (0x00000080&((data)<<7))
#define SYS_TVE_CK_SEL_hdmi_phy_ckinv_src(data)                                      ((0x00000080&(data))>>7)
#define SYS_TVE_CK_SEL_get_hdmi_phy_ckinv(data)                                      ((0x00000080&(data))>>7)
#define SYS_TVE_CK_SEL_write_en2_shift                                               (6)
#define SYS_TVE_CK_SEL_write_en2_mask                                                (0x00000040)
#define SYS_TVE_CK_SEL_write_en2(data)                                               (0x00000040&((data)<<6))
#define SYS_TVE_CK_SEL_write_en2_src(data)                                           ((0x00000040&(data))>>6)
#define SYS_TVE_CK_SEL_get_write_en2(data)                                           ((0x00000040&(data))>>6)
#define SYS_TVE_CK_SEL_dac2_ckinv_shift                                              (3)
#define SYS_TVE_CK_SEL_dac2_ckinv_mask                                               (0x00000008)
#define SYS_TVE_CK_SEL_dac2_ckinv(data)                                              (0x00000008&((data)<<3))
#define SYS_TVE_CK_SEL_dac2_ckinv_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_TVE_CK_SEL_get_dac2_ckinv(data)                                          ((0x00000008&(data))>>3)
#define SYS_TVE_CK_SEL_dac1_ckinv_shift                                              (2)
#define SYS_TVE_CK_SEL_dac1_ckinv_mask                                               (0x00000004)
#define SYS_TVE_CK_SEL_dac1_ckinv(data)                                              (0x00000004&((data)<<2))
#define SYS_TVE_CK_SEL_dac1_ckinv_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_TVE_CK_SEL_get_dac1_ckinv(data)                                          ((0x00000004&(data))>>2)
#define SYS_TVE_CK_SEL_write_en1_shift                                               (1)
#define SYS_TVE_CK_SEL_write_en1_mask                                                (0x00000002)
#define SYS_TVE_CK_SEL_write_en1(data)                                               (0x00000002&((data)<<1))
#define SYS_TVE_CK_SEL_write_en1_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_TVE_CK_SEL_get_write_en1(data)                                           ((0x00000002&(data))>>1)
#define SYS_TVE_CK_SEL_tveck_mix_sel_shift                                           (0)
#define SYS_TVE_CK_SEL_tveck_mix_sel_mask                                            (0x00000001)
#define SYS_TVE_CK_SEL_tveck_mix_sel(data)                                           (0x00000001&((data)<<0))
#define SYS_TVE_CK_SEL_tveck_mix_sel_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_TVE_CK_SEL_get_tveck_mix_sel(data)                                       ((0x00000001&(data))>>0)


#define SYS_DISP_PLL_DIV                                                             0x020
#define SYS_DISP_PLL_DIV_reg_addr                                                    "0x98000020"
#define SYS_DISP_PLL_DIV_reg                                                         0x98000020
#define set_SYS_DISP_PLL_DIV_reg(data)   (*((volatile unsigned int*) SYS_DISP_PLL_DIV_reg)=data)
#define get_SYS_DISP_PLL_DIV_reg   (*((volatile unsigned int*) SYS_DISP_PLL_DIV_reg))
#define SYS_DISP_PLL_DIV_inst_adr                                                    "0x0008"
#define SYS_DISP_PLL_DIV_inst                                                        0x0008
#define SYS_DISP_PLL_DIV_write_en2_shift                                             (11)
#define SYS_DISP_PLL_DIV_write_en2_mask                                              (0x00000800)
#define SYS_DISP_PLL_DIV_write_en2(data)                                             (0x00000800&((data)<<11))
#define SYS_DISP_PLL_DIV_write_en2_src(data)                                         ((0x00000800&(data))>>11)
#define SYS_DISP_PLL_DIV_get_write_en2(data)                                         ((0x00000800&(data))>>11)
#define SYS_DISP_PLL_DIV_dac2_div_shift                                              (6)
#define SYS_DISP_PLL_DIV_dac2_div_mask                                               (0x000007C0)
#define SYS_DISP_PLL_DIV_dac2_div(data)                                              (0x000007C0&((data)<<6))
#define SYS_DISP_PLL_DIV_dac2_div_src(data)                                          ((0x000007C0&(data))>>6)
#define SYS_DISP_PLL_DIV_get_dac2_div(data)                                          ((0x000007C0&(data))>>6)
#define SYS_DISP_PLL_DIV_write_en1_shift                                             (5)
#define SYS_DISP_PLL_DIV_write_en1_mask                                              (0x00000020)
#define SYS_DISP_PLL_DIV_write_en1(data)                                             (0x00000020&((data)<<5))
#define SYS_DISP_PLL_DIV_write_en1_src(data)                                         ((0x00000020&(data))>>5)
#define SYS_DISP_PLL_DIV_get_write_en1(data)                                         ((0x00000020&(data))>>5)
#define SYS_DISP_PLL_DIV_dac1_div_shift                                              (0)
#define SYS_DISP_PLL_DIV_dac1_div_mask                                               (0x0000001F)
#define SYS_DISP_PLL_DIV_dac1_div(data)                                              (0x0000001F&((data)<<0))
#define SYS_DISP_PLL_DIV_dac1_div_src(data)                                          ((0x0000001F&(data))>>0)
#define SYS_DISP_PLL_DIV_get_dac1_div(data)                                          ((0x0000001F&(data))>>0)


#define SYS_DISP_PLL_DIV2                                                            0x024
#define SYS_DISP_PLL_DIV2_reg_addr                                                   "0x98000024"
#define SYS_DISP_PLL_DIV2_reg                                                        0x98000024
#define set_SYS_DISP_PLL_DIV2_reg(data)   (*((volatile unsigned int*) SYS_DISP_PLL_DIV2_reg)=data)
#define get_SYS_DISP_PLL_DIV2_reg   (*((volatile unsigned int*) SYS_DISP_PLL_DIV2_reg))
#define SYS_DISP_PLL_DIV2_inst_adr                                                   "0x0009"
#define SYS_DISP_PLL_DIV2_inst                                                       0x0009
#define SYS_DISP_PLL_DIV2_write_en11_shift                                           (26)
#define SYS_DISP_PLL_DIV2_write_en11_mask                                            (0x04000000)
#define SYS_DISP_PLL_DIV2_write_en11(data)                                           (0x04000000&((data)<<26))
#define SYS_DISP_PLL_DIV2_write_en11_src(data)                                       ((0x04000000&(data))>>26)
#define SYS_DISP_PLL_DIV2_get_write_en11(data)                                       ((0x04000000&(data))>>26)
#define SYS_DISP_PLL_DIV2_sel_prefifo_din_shift                                      (25)
#define SYS_DISP_PLL_DIV2_sel_prefifo_din_mask                                       (0x02000000)
#define SYS_DISP_PLL_DIV2_sel_prefifo_din(data)                                      (0x02000000&((data)<<25))
#define SYS_DISP_PLL_DIV2_sel_prefifo_din_src(data)                                  ((0x02000000&(data))>>25)
#define SYS_DISP_PLL_DIV2_get_sel_prefifo_din(data)                                  ((0x02000000&(data))>>25)
#define SYS_DISP_PLL_DIV2_write_en10_shift                                           (24)
#define SYS_DISP_PLL_DIV2_write_en10_mask                                            (0x01000000)
#define SYS_DISP_PLL_DIV2_write_en10(data)                                           (0x01000000&((data)<<24))
#define SYS_DISP_PLL_DIV2_write_en10_src(data)                                       ((0x01000000&(data))>>24)
#define SYS_DISP_PLL_DIV2_get_write_en10(data)                                       ((0x01000000&(data))>>24)
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_mhl_shift                                      (23)
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_mhl_mask                                       (0x00800000)
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_mhl(data)                                      (0x00800000&((data)<<23))
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_mhl_src(data)                                  ((0x00800000&(data))>>23)
#define SYS_DISP_PLL_DIV2_get_sel_pllhdmi_mhl(data)                                  ((0x00800000&(data))>>23)
#define SYS_DISP_PLL_DIV2_write_en9_shift                                            (22)
#define SYS_DISP_PLL_DIV2_write_en9_mask                                             (0x00400000)
#define SYS_DISP_PLL_DIV2_write_en9(data)                                            (0x00400000&((data)<<22))
#define SYS_DISP_PLL_DIV2_write_en9_src(data)                                        ((0x00400000&(data))>>22)
#define SYS_DISP_PLL_DIV2_get_write_en9(data)                                        ((0x00400000&(data))>>22)
#define SYS_DISP_PLL_DIV2_write_en8_shift                                            (16)
#define SYS_DISP_PLL_DIV2_write_en8_mask                                             (0x00010000)
#define SYS_DISP_PLL_DIV2_write_en8(data)                                            (0x00010000&((data)<<16))
#define SYS_DISP_PLL_DIV2_write_en8_src(data)                                        ((0x00010000&(data))>>16)
#define SYS_DISP_PLL_DIV2_get_write_en8(data)                                        ((0x00010000&(data))>>16)
#define SYS_DISP_PLL_DIV2_sel_plldisp_clk2_shift                                     (15)
#define SYS_DISP_PLL_DIV2_sel_plldisp_clk2_mask                                      (0x00008000)
#define SYS_DISP_PLL_DIV2_sel_plldisp_clk2(data)                                     (0x00008000&((data)<<15))
#define SYS_DISP_PLL_DIV2_sel_plldisp_clk2_src(data)                                 ((0x00008000&(data))>>15)
#define SYS_DISP_PLL_DIV2_get_sel_plldisp_clk2(data)                                 ((0x00008000&(data))>>15)
#define SYS_DISP_PLL_DIV2_write_en7_shift                                            (14)
#define SYS_DISP_PLL_DIV2_write_en7_mask                                             (0x00004000)
#define SYS_DISP_PLL_DIV2_write_en7(data)                                            (0x00004000&((data)<<14))
#define SYS_DISP_PLL_DIV2_write_en7_src(data)                                        ((0x00004000&(data))>>14)
#define SYS_DISP_PLL_DIV2_get_write_en7(data)                                        ((0x00004000&(data))>>14)
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_clk_shift                                      (13)
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_clk_mask                                       (0x00002000)
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_clk(data)                                      (0x00002000&((data)<<13))
#define SYS_DISP_PLL_DIV2_sel_pllhdmi_clk_src(data)                                  ((0x00002000&(data))>>13)
#define SYS_DISP_PLL_DIV2_get_sel_pllhdmi_clk(data)                                  ((0x00002000&(data))>>13)
#define SYS_DISP_PLL_DIV2_write_en6_shift                                            (12)
#define SYS_DISP_PLL_DIV2_write_en6_mask                                             (0x00001000)
#define SYS_DISP_PLL_DIV2_write_en6(data)                                            (0x00001000&((data)<<12))
#define SYS_DISP_PLL_DIV2_write_en6_src(data)                                        ((0x00001000&(data))>>12)
#define SYS_DISP_PLL_DIV2_get_write_en6(data)                                        ((0x00001000&(data))>>12)
#define SYS_DISP_PLL_DIV2_hdmi_pxl_repeat_shift                                      (11)
#define SYS_DISP_PLL_DIV2_hdmi_pxl_repeat_mask                                       (0x00000800)
#define SYS_DISP_PLL_DIV2_hdmi_pxl_repeat(data)                                      (0x00000800&((data)<<11))
#define SYS_DISP_PLL_DIV2_hdmi_pxl_repeat_src(data)                                  ((0x00000800&(data))>>11)
#define SYS_DISP_PLL_DIV2_get_hdmi_pxl_repeat(data)                                  ((0x00000800&(data))>>11)
#define SYS_DISP_PLL_DIV2_write_en5_shift                                            (10)
#define SYS_DISP_PLL_DIV2_write_en5_mask                                             (0x00000400)
#define SYS_DISP_PLL_DIV2_write_en5(data)                                            (0x00000400&((data)<<10))
#define SYS_DISP_PLL_DIV2_write_en5_src(data)                                        ((0x00000400&(data))>>10)
#define SYS_DISP_PLL_DIV2_get_write_en5(data)                                        ((0x00000400&(data))>>10)
#define SYS_DISP_PLL_DIV2_hdmi_phy_clk_sel_shift                                     (9)
#define SYS_DISP_PLL_DIV2_hdmi_phy_clk_sel_mask                                      (0x00000200)
#define SYS_DISP_PLL_DIV2_hdmi_phy_clk_sel(data)                                     (0x00000200&((data)<<9))
#define SYS_DISP_PLL_DIV2_hdmi_phy_clk_sel_src(data)                                 ((0x00000200&(data))>>9)
#define SYS_DISP_PLL_DIV2_get_hdmi_phy_clk_sel(data)                                 ((0x00000200&(data))>>9)
#define SYS_DISP_PLL_DIV2_write_en4_shift                                            (8)
#define SYS_DISP_PLL_DIV2_write_en4_mask                                             (0x00000100)
#define SYS_DISP_PLL_DIV2_write_en4(data)                                            (0x00000100&((data)<<8))
#define SYS_DISP_PLL_DIV2_write_en4_src(data)                                        ((0x00000100&(data))>>8)
#define SYS_DISP_PLL_DIV2_get_write_en4(data)                                        ((0x00000100&(data))>>8)
#define SYS_DISP_PLL_DIV2_hdmi_div_shift                                             (5)
#define SYS_DISP_PLL_DIV2_hdmi_div_mask                                              (0x000000E0)
#define SYS_DISP_PLL_DIV2_hdmi_div(data)                                             (0x000000E0&((data)<<5))
#define SYS_DISP_PLL_DIV2_hdmi_div_src(data)                                         ((0x000000E0&(data))>>5)
#define SYS_DISP_PLL_DIV2_get_hdmi_div(data)                                         ((0x000000E0&(data))>>5)
#define SYS_DISP_PLL_DIV2_write_en3_shift                                            (4)
#define SYS_DISP_PLL_DIV2_write_en3_mask                                             (0x00000010)
#define SYS_DISP_PLL_DIV2_write_en3(data)                                            (0x00000010&((data)<<4))
#define SYS_DISP_PLL_DIV2_write_en3_src(data)                                        ((0x00000010&(data))>>4)
#define SYS_DISP_PLL_DIV2_get_write_en3(data)                                        ((0x00000010&(data))>>4)
#define SYS_DISP_PLL_DIV2_tve_div_shift                                              (0)
#define SYS_DISP_PLL_DIV2_tve_div_mask                                               (0x0000000F)
#define SYS_DISP_PLL_DIV2_tve_div(data)                                              (0x0000000F&((data)<<0))
#define SYS_DISP_PLL_DIV2_tve_div_src(data)                                          ((0x0000000F&(data))>>0)
#define SYS_DISP_PLL_DIV2_get_tve_div(data)                                          ((0x0000000F&(data))>>0)


#define SYS_DDS_VIDEO_CK_SEL                                                         0x028
#define SYS_DDS_VIDEO_CK_SEL_reg_addr                                                "0x98000028"
#define SYS_DDS_VIDEO_CK_SEL_reg                                                     0x98000028
#define set_SYS_DDS_VIDEO_CK_SEL_reg(data)   (*((volatile unsigned int*) SYS_DDS_VIDEO_CK_SEL_reg)=data)
#define get_SYS_DDS_VIDEO_CK_SEL_reg   (*((volatile unsigned int*) SYS_DDS_VIDEO_CK_SEL_reg))
#define SYS_DDS_VIDEO_CK_SEL_inst_adr                                                "0x000A"
#define SYS_DDS_VIDEO_CK_SEL_inst                                                    0x000A
#define SYS_DDS_VIDEO_CK_SEL_bus_clk_sel_shift                                       (1)
#define SYS_DDS_VIDEO_CK_SEL_bus_clk_sel_mask                                        (0x00000002)
#define SYS_DDS_VIDEO_CK_SEL_bus_clk_sel(data)                                       (0x00000002&((data)<<1))
#define SYS_DDS_VIDEO_CK_SEL_bus_clk_sel_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_DDS_VIDEO_CK_SEL_get_bus_clk_sel(data)                                   ((0x00000002&(data))>>1)
#define SYS_DDS_VIDEO_CK_SEL_dds_clk_sel_shift                                       (0)
#define SYS_DDS_VIDEO_CK_SEL_dds_clk_sel_mask                                        (0x00000001)
#define SYS_DDS_VIDEO_CK_SEL_dds_clk_sel(data)                                       (0x00000001&((data)<<0))
#define SYS_DDS_VIDEO_CK_SEL_dds_clk_sel_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_DDS_VIDEO_CK_SEL_get_dds_clk_sel(data)                                   ((0x00000001&(data))>>0)


#define SYS_AUDIO_CLK_CTL                                                            0x02C
#define SYS_AUDIO_CLK_CTL_reg_addr                                                   "0x9800002C"
#define SYS_AUDIO_CLK_CTL_reg                                                        0x9800002C
#define set_SYS_AUDIO_CLK_CTL_reg(data)   (*((volatile unsigned int*) SYS_AUDIO_CLK_CTL_reg)=data)
#define get_SYS_AUDIO_CLK_CTL_reg   (*((volatile unsigned int*) SYS_AUDIO_CLK_CTL_reg))
#define SYS_AUDIO_CLK_CTL_inst_adr                                                   "0x000B"
#define SYS_AUDIO_CLK_CTL_inst                                                       0x000B
#define SYS_AUDIO_CLK_CTL_mipi_div_shift                                             (4)
#define SYS_AUDIO_CLK_CTL_mipi_div_mask                                              (0x00000030)
#define SYS_AUDIO_CLK_CTL_mipi_div(data)                                             (0x00000030&((data)<<4))
#define SYS_AUDIO_CLK_CTL_mipi_div_src(data)                                         ((0x00000030&(data))>>4)
#define SYS_AUDIO_CLK_CTL_get_mipi_div(data)                                         ((0x00000030&(data))>>4)
#define SYS_AUDIO_CLK_CTL_vo_div_shift                                               (2)
#define SYS_AUDIO_CLK_CTL_vo_div_mask                                                (0x0000000C)
#define SYS_AUDIO_CLK_CTL_vo_div(data)                                               (0x0000000C&((data)<<2))
#define SYS_AUDIO_CLK_CTL_vo_div_src(data)                                           ((0x0000000C&(data))>>2)
#define SYS_AUDIO_CLK_CTL_get_vo_div(data)                                           ((0x0000000C&(data))>>2)
#define SYS_AUDIO_CLK_CTL_audio_use_sysclk_shift                                     (0)
#define SYS_AUDIO_CLK_CTL_audio_use_sysclk_mask                                      (0x00000001)
#define SYS_AUDIO_CLK_CTL_audio_use_sysclk(data)                                     (0x00000001&((data)<<0))
#define SYS_AUDIO_CLK_CTL_audio_use_sysclk_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_AUDIO_CLK_CTL_get_audio_use_sysclk(data)                                 ((0x00000001&(data))>>0)


#define SYS_PLL_DIV                                                                  0x030
#define SYS_PLL_DIV_reg_addr                                                         "0x98000030"
#define SYS_PLL_DIV_reg                                                              0x98000030
#define set_SYS_PLL_DIV_reg(data)   (*((volatile unsigned int*) SYS_PLL_DIV_reg)=data)
#define get_SYS_PLL_DIV_reg   (*((volatile unsigned int*) SYS_PLL_DIV_reg))
#define SYS_PLL_DIV_inst_adr                                                         "0x000C"
#define SYS_PLL_DIV_inst                                                             0x000C
#define SYS_PLL_DIV_acpu_freq_sel_shift                                              (22)
#define SYS_PLL_DIV_acpu_freq_sel_mask                                               (0x07C00000)
#define SYS_PLL_DIV_acpu_freq_sel(data)                                              (0x07C00000&((data)<<22))
#define SYS_PLL_DIV_acpu_freq_sel_src(data)                                          ((0x07C00000&(data))>>22)
#define SYS_PLL_DIV_get_acpu_freq_sel(data)                                          ((0x07C00000&(data))>>22)
#define SYS_PLL_DIV_scpu_freq_sel_shift                                              (6)
#define SYS_PLL_DIV_scpu_freq_sel_mask                                               (0x00003FC0)
#define SYS_PLL_DIV_scpu_freq_sel(data)                                              (0x00003FC0&((data)<<6))
#define SYS_PLL_DIV_scpu_freq_sel_src(data)                                          ((0x00003FC0&(data))>>6)
#define SYS_PLL_DIV_get_scpu_freq_sel(data)                                          ((0x00003FC0&(data))>>6)
#define SYS_PLL_DIV_dcsb_freq_sel_shift                                              (2)
#define SYS_PLL_DIV_dcsb_freq_sel_mask                                               (0x0000000C)
#define SYS_PLL_DIV_dcsb_freq_sel(data)                                              (0x0000000C&((data)<<2))
#define SYS_PLL_DIV_dcsb_freq_sel_src(data)                                          ((0x0000000C&(data))>>2)
#define SYS_PLL_DIV_get_dcsb_freq_sel(data)                                          ((0x0000000C&(data))>>2)
#define SYS_PLL_DIV_bus_freq_sel_shift                                               (0)
#define SYS_PLL_DIV_bus_freq_sel_mask                                                (0x00000003)
#define SYS_PLL_DIV_bus_freq_sel(data)                                               (0x00000003&((data)<<0))
#define SYS_PLL_DIV_bus_freq_sel_src(data)                                           ((0x00000003&(data))>>0)
#define SYS_PLL_DIV_get_bus_freq_sel(data)                                           ((0x00000003&(data))>>0)


#define SYS_NF_CKSEL                                                                 0x038
#define SYS_NF_CKSEL_reg_addr                                                        "0x98000038"
#define SYS_NF_CKSEL_reg                                                             0x98000038
#define set_SYS_NF_CKSEL_reg(data)   (*((volatile unsigned int*) SYS_NF_CKSEL_reg)=data)
#define get_SYS_NF_CKSEL_reg   (*((volatile unsigned int*) SYS_NF_CKSEL_reg))
#define SYS_NF_CKSEL_inst_adr                                                        "0x000E"
#define SYS_NF_CKSEL_inst                                                            0x000E
#define SYS_NF_CKSEL_emmc_div_sel_shift                                              (24)
#define SYS_NF_CKSEL_emmc_div_sel_mask                                               (0x03000000)
#define SYS_NF_CKSEL_emmc_div_sel(data)                                              (0x03000000&((data)<<24))
#define SYS_NF_CKSEL_emmc_div_sel_src(data)                                          ((0x03000000&(data))>>24)
#define SYS_NF_CKSEL_get_emmc_div_sel(data)                                          ((0x03000000&(data))>>24)
#define SYS_NF_CKSEL_cr_div_sel_shift                                                (16)
#define SYS_NF_CKSEL_cr_div_sel_mask                                                 (0x00030000)
#define SYS_NF_CKSEL_cr_div_sel(data)                                                (0x00030000&((data)<<16))
#define SYS_NF_CKSEL_cr_div_sel_src(data)                                            ((0x00030000&(data))>>16)
#define SYS_NF_CKSEL_get_cr_div_sel(data)                                            ((0x00030000&(data))>>16)
#define SYS_NF_CKSEL_sdio_div_sel_shift                                              (8)
#define SYS_NF_CKSEL_sdio_div_sel_mask                                               (0x00000300)
#define SYS_NF_CKSEL_sdio_div_sel(data)                                              (0x00000300&((data)<<8))
#define SYS_NF_CKSEL_sdio_div_sel_src(data)                                          ((0x00000300&(data))>>8)
#define SYS_NF_CKSEL_get_sdio_div_sel(data)                                          ((0x00000300&(data))>>8)
#define SYS_NF_CKSEL_nf_div_sel_shift                                                (0)
#define SYS_NF_CKSEL_nf_div_sel_mask                                                 (0x0000000F)
#define SYS_NF_CKSEL_nf_div_sel(data)                                                (0x0000000F&((data)<<0))
#define SYS_NF_CKSEL_nf_div_sel_src(data)                                            ((0x0000000F&(data))>>0)
#define SYS_NF_CKSEL_get_nf_div_sel(data)                                            ((0x0000000F&(data))>>0)


#define SYS_NDS_SC_CKSEL                                                             0x03C
#define SYS_NDS_SC_CKSEL_reg_addr                                                    "0x9800003C"
#define SYS_NDS_SC_CKSEL_reg                                                         0x9800003C
#define set_SYS_NDS_SC_CKSEL_reg(data)   (*((volatile unsigned int*) SYS_NDS_SC_CKSEL_reg)=data)
#define get_SYS_NDS_SC_CKSEL_reg   (*((volatile unsigned int*) SYS_NDS_SC_CKSEL_reg))
#define SYS_NDS_SC_CKSEL_inst_adr                                                    "0x000F"
#define SYS_NDS_SC_CKSEL_inst                                                        0x000F
#define SYS_NDS_SC_CKSEL_nds_sc_div_shift                                            (0)
#define SYS_NDS_SC_CKSEL_nds_sc_div_mask                                             (0x00000007)
#define SYS_NDS_SC_CKSEL_nds_sc_div(data)                                            (0x00000007&((data)<<0))
#define SYS_NDS_SC_CKSEL_nds_sc_div_src(data)                                        ((0x00000007&(data))>>0)
#define SYS_NDS_SC_CKSEL_get_nds_sc_div(data)                                        ((0x00000007&(data))>>0)


#define SYS_DCPHY_CKSEL                                                              0x040
#define SYS_DCPHY_CKSEL_reg_addr                                                     "0x98000040"
#define SYS_DCPHY_CKSEL_reg                                                          0x98000040
#define set_SYS_DCPHY_CKSEL_reg(data)   (*((volatile unsigned int*) SYS_DCPHY_CKSEL_reg)=data)
#define get_SYS_DCPHY_CKSEL_reg   (*((volatile unsigned int*) SYS_DCPHY_CKSEL_reg))
#define SYS_DCPHY_CKSEL_inst_adr                                                     "0x0010"
#define SYS_DCPHY_CKSEL_inst                                                         0x0010
#define SYS_DCPHY_CKSEL_ref_bypass_mode_dcphy_0_shift                                (0)
#define SYS_DCPHY_CKSEL_ref_bypass_mode_dcphy_0_mask                                 (0x00000001)
#define SYS_DCPHY_CKSEL_ref_bypass_mode_dcphy_0(data)                                (0x00000001&((data)<<0))
#define SYS_DCPHY_CKSEL_ref_bypass_mode_dcphy_0_src(data)                            ((0x00000001&(data))>>0)
#define SYS_DCPHY_CKSEL_get_ref_bypass_mode_dcphy_0(data)                            ((0x00000001&(data))>>0)


#define SYS_DCPHY_CKSEL2                                                             0x450
#define SYS_DCPHY_CKSEL2_reg_addr                                                    "0x98000450"
#define SYS_DCPHY_CKSEL2_reg                                                         0x98000450
#define set_SYS_DCPHY_CKSEL2_reg(data)   (*((volatile unsigned int*) SYS_DCPHY_CKSEL2_reg)=data)
#define get_SYS_DCPHY_CKSEL2_reg   (*((volatile unsigned int*) SYS_DCPHY_CKSEL2_reg))
#define SYS_DCPHY_CKSEL2_inst_adr                                                    "0x0014"
#define SYS_DCPHY_CKSEL2_inst                                                        0x0014
#define SYS_DCPHY_CKSEL2_dcphy_test_clk_en_shift                                     (0)
#define SYS_DCPHY_CKSEL2_dcphy_test_clk_en_mask                                      (0x00000001)
#define SYS_DCPHY_CKSEL2_dcphy_test_clk_en(data)                                     (0x00000001&((data)<<0))
#define SYS_DCPHY_CKSEL2_dcphy_test_clk_en_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_DCPHY_CKSEL2_get_dcphy_test_clk_en(data)                                 ((0x00000001&(data))>>0)


#define SYS_SCPU_CKSEL                                                               0x048
#define SYS_SCPU_CKSEL_reg_addr                                                      "0x98000048"
#define SYS_SCPU_CKSEL_reg                                                           0x98000048
#define set_SYS_SCPU_CKSEL_reg(data)   (*((volatile unsigned int*) SYS_SCPU_CKSEL_reg)=data)
#define get_SYS_SCPU_CKSEL_reg   (*((volatile unsigned int*) SYS_SCPU_CKSEL_reg))
#define SYS_SCPU_CKSEL_inst_adr                                                      "0x0012"
#define SYS_SCPU_CKSEL_inst                                                          0x0012
#define SYS_SCPU_CKSEL_CLKTRC_SEL_shift                                              (0)
#define SYS_SCPU_CKSEL_CLKTRC_SEL_mask                                               (0x00000003)
#define SYS_SCPU_CKSEL_CLKTRC_SEL(data)                                              (0x00000003&((data)<<0))
#define SYS_SCPU_CKSEL_CLKTRC_SEL_src(data)                                          ((0x00000003&(data))>>0)
#define SYS_SCPU_CKSEL_get_CLKTRC_SEL(data)                                          ((0x00000003&(data))>>0)


#define SYS_VE_CKSEL                                                                 0x04C
#define SYS_VE_CKSEL_reg_addr                                                        "0x9800004C"
#define SYS_VE_CKSEL_reg                                                             0x9800004C
#define set_SYS_VE_CKSEL_reg(data)   (*((volatile unsigned int*) SYS_VE_CKSEL_reg)=data)
#define get_SYS_VE_CKSEL_reg   (*((volatile unsigned int*) SYS_VE_CKSEL_reg))
#define SYS_VE_CKSEL_inst_adr                                                        "0x0013"
#define SYS_VE_CKSEL_inst                                                            0x0013
#define SYS_VE_CKSEL_clk_ve3_bpu_sel_shift                                           (9)
#define SYS_VE_CKSEL_clk_ve3_bpu_sel_mask                                            (0x00000E00)
#define SYS_VE_CKSEL_clk_ve3_bpu_sel(data)                                           (0x00000E00&((data)<<9))
#define SYS_VE_CKSEL_clk_ve3_bpu_sel_src(data)                                       ((0x00000E00&(data))>>9)
#define SYS_VE_CKSEL_get_clk_ve3_bpu_sel(data)                                       ((0x00000E00&(data))>>9)
#define SYS_VE_CKSEL_clk_ve3_sel_shift                                               (6)
#define SYS_VE_CKSEL_clk_ve3_sel_mask                                                (0x000001C0)
#define SYS_VE_CKSEL_clk_ve3_sel(data)                                               (0x000001C0&((data)<<6))
#define SYS_VE_CKSEL_clk_ve3_sel_src(data)                                           ((0x000001C0&(data))>>6)
#define SYS_VE_CKSEL_get_clk_ve3_sel(data)                                           ((0x000001C0&(data))>>6)
#define SYS_VE_CKSEL_clk_ve2_sel_shift                                               (3)
#define SYS_VE_CKSEL_clk_ve2_sel_mask                                                (0x00000038)
#define SYS_VE_CKSEL_clk_ve2_sel(data)                                               (0x00000038&((data)<<3))
#define SYS_VE_CKSEL_clk_ve2_sel_src(data)                                           ((0x00000038&(data))>>3)
#define SYS_VE_CKSEL_get_clk_ve2_sel(data)                                           ((0x00000038&(data))>>3)
#define SYS_VE_CKSEL_clk_ve1_sel_shift                                               (0)
#define SYS_VE_CKSEL_clk_ve1_sel_mask                                                (0x00000007)
#define SYS_VE_CKSEL_clk_ve1_sel(data)                                               (0x00000007&((data)<<0))
#define SYS_VE_CKSEL_clk_ve1_sel_src(data)                                           ((0x00000007&(data))>>0)
#define SYS_VE_CKSEL_get_clk_ve1_sel(data)                                           ((0x00000007&(data))>>0)


#define SYS_CLOCK_ENABLE1                                                            0x050
#define SYS_CLOCK_ENABLE1_reg_addr                                                   "0x98000050"
#define SYS_CLOCK_ENABLE1_reg                                                        0x98000050
#define set_SYS_CLOCK_ENABLE1_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE1_reg)=data)
#define get_SYS_CLOCK_ENABLE1_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE1_reg))
#define SYS_CLOCK_ENABLE1_inst_adr                                                   "0x0014"
#define SYS_CLOCK_ENABLE1_inst                                                       0x0014
#define SYS_CLOCK_ENABLE1_write_en16_shift                                           (31)
#define SYS_CLOCK_ENABLE1_write_en16_mask                                            (0x80000000)
#define SYS_CLOCK_ENABLE1_write_en16(data)                                           (0x80000000&((data)<<31))
#define SYS_CLOCK_ENABLE1_write_en16_src(data)                                       ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE1_get_write_en16(data)                                       ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE1_clk_en_se_shift                                            (30)
#define SYS_CLOCK_ENABLE1_clk_en_se_mask                                             (0x40000000)
#define SYS_CLOCK_ENABLE1_clk_en_se(data)                                            (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE1_clk_en_se_src(data)                                        ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE1_get_clk_en_se(data)                                        ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE1_write_en15_shift                                           (29)
#define SYS_CLOCK_ENABLE1_write_en15_mask                                            (0x20000000)
#define SYS_CLOCK_ENABLE1_write_en15(data)                                           (0x20000000&((data)<<29))
#define SYS_CLOCK_ENABLE1_write_en15_src(data)                                       ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE1_get_write_en15(data)                                       ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE1_clk_en_lsadc_shift                                         (28)
#define SYS_CLOCK_ENABLE1_clk_en_lsadc_mask                                          (0x10000000)
#define SYS_CLOCK_ENABLE1_clk_en_lsadc(data)                                         (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE1_clk_en_lsadc_src(data)                                     ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE1_get_clk_en_lsadc(data)                                     ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE1_write_en14_shift                                           (27)
#define SYS_CLOCK_ENABLE1_write_en14_mask                                            (0x08000000)
#define SYS_CLOCK_ENABLE1_write_en14(data)                                           (0x08000000&((data)<<27))
#define SYS_CLOCK_ENABLE1_write_en14_src(data)                                       ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE1_get_write_en14(data)                                       ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE1_clk_en_vo_shift                                            (26)
#define SYS_CLOCK_ENABLE1_clk_en_vo_mask                                             (0x04000000)
#define SYS_CLOCK_ENABLE1_clk_en_vo(data)                                            (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE1_clk_en_vo_src(data)                                        ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE1_get_clk_en_vo(data)                                        ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE1_write_en13_shift                                           (25)
#define SYS_CLOCK_ENABLE1_write_en13_mask                                            (0x02000000)
#define SYS_CLOCK_ENABLE1_write_en13(data)                                           (0x02000000&((data)<<25))
#define SYS_CLOCK_ENABLE1_write_en13_src(data)                                       ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE1_get_write_en13(data)                                       ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE1_clk_en_tve_shift                                           (24)
#define SYS_CLOCK_ENABLE1_clk_en_tve_mask                                            (0x01000000)
#define SYS_CLOCK_ENABLE1_clk_en_tve(data)                                           (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE1_clk_en_tve_src(data)                                       ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE1_get_clk_en_tve(data)                                       ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE1_write_en12_shift                                           (23)
#define SYS_CLOCK_ENABLE1_write_en12_mask                                            (0x00800000)
#define SYS_CLOCK_ENABLE1_write_en12(data)                                           (0x00800000&((data)<<23))
#define SYS_CLOCK_ENABLE1_write_en12_src(data)                                       ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE1_get_write_en12(data)                                       ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE1_clk_en_ve2_shift                                           (22)
#define SYS_CLOCK_ENABLE1_clk_en_ve2_mask                                            (0x00400000)
#define SYS_CLOCK_ENABLE1_clk_en_ve2(data)                                           (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE1_clk_en_ve2_src(data)                                       ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE1_get_clk_en_ve2(data)                                       ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE1_write_en11_shift                                           (21)
#define SYS_CLOCK_ENABLE1_write_en11_mask                                            (0x00200000)
#define SYS_CLOCK_ENABLE1_write_en11(data)                                           (0x00200000&((data)<<21))
#define SYS_CLOCK_ENABLE1_write_en11_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE1_get_write_en11(data)                                       ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE1_clk_en_ve1_shift                                           (20)
#define SYS_CLOCK_ENABLE1_clk_en_ve1_mask                                            (0x00100000)
#define SYS_CLOCK_ENABLE1_clk_en_ve1(data)                                           (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE1_clk_en_ve1_src(data)                                       ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE1_get_clk_en_ve1(data)                                       ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE1_write_en10_shift                                           (19)
#define SYS_CLOCK_ENABLE1_write_en10_mask                                            (0x00080000)
#define SYS_CLOCK_ENABLE1_write_en10(data)                                           (0x00080000&((data)<<19))
#define SYS_CLOCK_ENABLE1_write_en10_src(data)                                       ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE1_get_write_en10(data)                                       ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE1_clk_en_gpu_shift                                           (18)
#define SYS_CLOCK_ENABLE1_clk_en_gpu_mask                                            (0x00040000)
#define SYS_CLOCK_ENABLE1_clk_en_gpu(data)                                           (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE1_clk_en_gpu_src(data)                                       ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE1_get_clk_en_gpu(data)                                       ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE1_write_en9_shift                                            (17)
#define SYS_CLOCK_ENABLE1_write_en9_mask                                             (0x00020000)
#define SYS_CLOCK_ENABLE1_write_en9(data)                                            (0x00020000&((data)<<17))
#define SYS_CLOCK_ENABLE1_write_en9_src(data)                                        ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE1_get_write_en9(data)                                        ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE1_clk_en_aio_shift                                           (16)
#define SYS_CLOCK_ENABLE1_clk_en_aio_mask                                            (0x00010000)
#define SYS_CLOCK_ENABLE1_clk_en_aio(data)                                           (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE1_clk_en_aio_src(data)                                       ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE1_get_clk_en_aio(data)                                       ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE1_write_en8_shift                                            (15)
#define SYS_CLOCK_ENABLE1_write_en8_mask                                             (0x00008000)
#define SYS_CLOCK_ENABLE1_write_en8(data)                                            (0x00008000&((data)<<15))
#define SYS_CLOCK_ENABLE1_write_en8_src(data)                                        ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE1_get_write_en8(data)                                        ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE1_clk_en_hdmi_shift                                          (14)
#define SYS_CLOCK_ENABLE1_clk_en_hdmi_mask                                           (0x00004000)
#define SYS_CLOCK_ENABLE1_clk_en_hdmi(data)                                          (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE1_clk_en_hdmi_src(data)                                      ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE1_get_clk_en_hdmi(data)                                      ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE1_write_en7_shift                                            (13)
#define SYS_CLOCK_ENABLE1_write_en7_mask                                             (0x00002000)
#define SYS_CLOCK_ENABLE1_write_en7(data)                                            (0x00002000&((data)<<13))
#define SYS_CLOCK_ENABLE1_write_en7_src(data)                                        ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE1_get_write_en7(data)                                        ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE1_clk_en_sds_shift                                           (12)
#define SYS_CLOCK_ENABLE1_clk_en_sds_mask                                            (0x00001000)
#define SYS_CLOCK_ENABLE1_clk_en_sds(data)                                           (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE1_clk_en_sds_src(data)                                       ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE1_get_clk_en_sds(data)                                       ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE1_write_en6_shift                                            (11)
#define SYS_CLOCK_ENABLE1_write_en6_mask                                             (0x00000800)
#define SYS_CLOCK_ENABLE1_write_en6(data)                                            (0x00000800&((data)<<11))
#define SYS_CLOCK_ENABLE1_write_en6_src(data)                                        ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE1_get_write_en6(data)                                        ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE1_clk_en_iso_misc_shift                                      (10)
#define SYS_CLOCK_ENABLE1_clk_en_iso_misc_mask                                       (0x00000400)
#define SYS_CLOCK_ENABLE1_clk_en_iso_misc(data)                                      (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE1_clk_en_iso_misc_src(data)                                  ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE1_get_clk_en_iso_misc(data)                                  ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE1_write_en5_shift                                            (9)
#define SYS_CLOCK_ENABLE1_write_en5_mask                                             (0x00000200)
#define SYS_CLOCK_ENABLE1_write_en5(data)                                            (0x00000200&((data)<<9))
#define SYS_CLOCK_ENABLE1_write_en5_src(data)                                        ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE1_get_write_en5(data)                                        ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE1_clk_en_pcr_shift                                           (8)
#define SYS_CLOCK_ENABLE1_clk_en_pcr_mask                                            (0x00000100)
#define SYS_CLOCK_ENABLE1_clk_en_pcr(data)                                           (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE1_clk_en_pcr_src(data)                                       ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE1_get_clk_en_pcr(data)                                       ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE1_write_en4_shift                                            (7)
#define SYS_CLOCK_ENABLE1_write_en4_mask                                             (0x00000080)
#define SYS_CLOCK_ENABLE1_write_en4(data)                                            (0x00000080&((data)<<7))
#define SYS_CLOCK_ENABLE1_write_en4_src(data)                                        ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE1_get_write_en4(data)                                        ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE1_clk_en_gspi_shift                                          (6)
#define SYS_CLOCK_ENABLE1_clk_en_gspi_mask                                           (0x00000040)
#define SYS_CLOCK_ENABLE1_clk_en_gspi(data)                                          (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE1_clk_en_gspi_src(data)                                      ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE1_get_clk_en_gspi(data)                                      ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE1_write_en3_shift                                            (5)
#define SYS_CLOCK_ENABLE1_write_en3_mask                                             (0x00000020)
#define SYS_CLOCK_ENABLE1_write_en3(data)                                            (0x00000020&((data)<<5))
#define SYS_CLOCK_ENABLE1_write_en3_src(data)                                        ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE1_get_write_en3(data)                                        ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE1_clk_en_dip_shift                                           (4)
#define SYS_CLOCK_ENABLE1_clk_en_dip_mask                                            (0x00000010)
#define SYS_CLOCK_ENABLE1_clk_en_dip(data)                                           (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE1_clk_en_dip_src(data)                                       ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE1_get_clk_en_dip(data)                                       ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE1_write_en2_shift                                            (3)
#define SYS_CLOCK_ENABLE1_write_en2_mask                                             (0x00000008)
#define SYS_CLOCK_ENABLE1_write_en2(data)                                            (0x00000008&((data)<<3))
#define SYS_CLOCK_ENABLE1_write_en2_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE1_get_write_en2(data)                                        ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE1_clk_en_pcie0_shift                                         (2)
#define SYS_CLOCK_ENABLE1_clk_en_pcie0_mask                                          (0x00000004)
#define SYS_CLOCK_ENABLE1_clk_en_pcie0(data)                                         (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE1_clk_en_pcie0_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE1_get_clk_en_pcie0(data)                                     ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE1_write_en1_shift                                            (1)
#define SYS_CLOCK_ENABLE1_write_en1_mask                                             (0x00000002)
#define SYS_CLOCK_ENABLE1_write_en1(data)                                            (0x00000002&((data)<<1))
#define SYS_CLOCK_ENABLE1_write_en1_src(data)                                        ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE1_get_write_en1(data)                                        ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE1_clk_en_misc_shift                                          (0)
#define SYS_CLOCK_ENABLE1_clk_en_misc_mask                                           (0x00000001)
#define SYS_CLOCK_ENABLE1_clk_en_misc(data)                                          (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE1_clk_en_misc_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE1_get_clk_en_misc(data)                                      ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE2                                                            0x054
#define SYS_CLOCK_ENABLE2_reg_addr                                                   "0x98000054"
#define SYS_CLOCK_ENABLE2_reg                                                        0x98000054
#define set_SYS_CLOCK_ENABLE2_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE2_reg)=data)
#define get_SYS_CLOCK_ENABLE2_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE2_reg))
#define SYS_CLOCK_ENABLE2_inst_adr                                                   "0x0015"
#define SYS_CLOCK_ENABLE2_inst                                                       0x0015
#define SYS_CLOCK_ENABLE2_write_en16_shift                                           (31)
#define SYS_CLOCK_ENABLE2_write_en16_mask                                            (0x80000000)
#define SYS_CLOCK_ENABLE2_write_en16(data)                                           (0x80000000&((data)<<31))
#define SYS_CLOCK_ENABLE2_write_en16_src(data)                                       ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE2_get_write_en16(data)                                       ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE2_clk_en_misc_sc1_shift                                      (30)
#define SYS_CLOCK_ENABLE2_clk_en_misc_sc1_mask                                       (0x40000000)
#define SYS_CLOCK_ENABLE2_clk_en_misc_sc1(data)                                      (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE2_clk_en_misc_sc1_src(data)                                  ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE2_get_clk_en_misc_sc1(data)                                  ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE2_write_en15_shift                                           (29)
#define SYS_CLOCK_ENABLE2_write_en15_mask                                            (0x20000000)
#define SYS_CLOCK_ENABLE2_write_en15(data)                                           (0x20000000&((data)<<29))
#define SYS_CLOCK_ENABLE2_write_en15_src(data)                                       ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE2_get_write_en15(data)                                       ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE2_clk_en_tpb_shift                                           (28)
#define SYS_CLOCK_ENABLE2_clk_en_tpb_mask                                            (0x10000000)
#define SYS_CLOCK_ENABLE2_clk_en_tpb(data)                                           (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE2_clk_en_tpb_src(data)                                       ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE2_get_clk_en_tpb(data)                                       ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE2_write_en14_shift                                           (27)
#define SYS_CLOCK_ENABLE2_write_en14_mask                                            (0x08000000)
#define SYS_CLOCK_ENABLE2_write_en14(data)                                           (0x08000000&((data)<<27))
#define SYS_CLOCK_ENABLE2_write_en14_src(data)                                       ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE2_get_write_en14(data)                                       ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE2_clk_en_cablerx_shift                                       (26)
#define SYS_CLOCK_ENABLE2_clk_en_cablerx_mask                                        (0x04000000)
#define SYS_CLOCK_ENABLE2_clk_en_cablerx(data)                                       (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE2_clk_en_cablerx_src(data)                                   ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE2_get_clk_en_cablerx(data)                                   ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE2_write_en13_shift                                           (25)
#define SYS_CLOCK_ENABLE2_write_en13_mask                                            (0x02000000)
#define SYS_CLOCK_ENABLE2_write_en13(data)                                           (0x02000000&((data)<<25))
#define SYS_CLOCK_ENABLE2_write_en13_src(data)                                       ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE2_get_write_en13(data)                                       ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE2_clk_en_sd_ip_shift                                         (24)
#define SYS_CLOCK_ENABLE2_clk_en_sd_ip_mask                                          (0x01000000)
#define SYS_CLOCK_ENABLE2_clk_en_sd_ip(data)                                         (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE2_clk_en_sd_ip_src(data)                                     ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE2_get_clk_en_sd_ip(data)                                     ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE2_write_en12_shift                                           (23)
#define SYS_CLOCK_ENABLE2_write_en12_mask                                            (0x00800000)
#define SYS_CLOCK_ENABLE2_write_en12(data)                                           (0x00800000&((data)<<23))
#define SYS_CLOCK_ENABLE2_write_en12_src(data)                                       ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE2_get_write_en12(data)                                       ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE2_clk_en_sdio_shift                                          (22)
#define SYS_CLOCK_ENABLE2_clk_en_sdio_mask                                           (0x00400000)
#define SYS_CLOCK_ENABLE2_clk_en_sdio(data)                                          (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE2_clk_en_sdio_src(data)                                      ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE2_get_clk_en_sdio(data)                                      ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE2_write_en11_shift                                           (21)
#define SYS_CLOCK_ENABLE2_write_en11_mask                                            (0x00200000)
#define SYS_CLOCK_ENABLE2_write_en11(data)                                           (0x00200000&((data)<<21))
#define SYS_CLOCK_ENABLE2_write_en11_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE2_get_write_en11(data)                                       ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE2_clk_en_emmc_ip_shift                                       (20)
#define SYS_CLOCK_ENABLE2_clk_en_emmc_ip_mask                                        (0x00100000)
#define SYS_CLOCK_ENABLE2_clk_en_emmc_ip(data)                                       (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE2_clk_en_emmc_ip_src(data)                                   ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE2_get_clk_en_emmc_ip(data)                                   ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE2_write_en10_shift                                           (19)
#define SYS_CLOCK_ENABLE2_write_en10_mask                                            (0x00080000)
#define SYS_CLOCK_ENABLE2_write_en10(data)                                           (0x00080000&((data)<<19))
#define SYS_CLOCK_ENABLE2_write_en10_src(data)                                       ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE2_get_write_en10(data)                                       ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE2_clk_en_mipi_shift                                          (18)
#define SYS_CLOCK_ENABLE2_clk_en_mipi_mask                                           (0x00040000)
#define SYS_CLOCK_ENABLE2_clk_en_mipi(data)                                          (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE2_clk_en_mipi_src(data)                                      ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE2_get_clk_en_mipi(data)                                      ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE2_write_en9_shift                                            (17)
#define SYS_CLOCK_ENABLE2_write_en9_mask                                             (0x00020000)
#define SYS_CLOCK_ENABLE2_write_en9(data)                                            (0x00020000&((data)<<17))
#define SYS_CLOCK_ENABLE2_write_en9_src(data)                                        ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE2_get_write_en9(data)                                        ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE2_clk_en_sdio_ip_shift                                       (16)
#define SYS_CLOCK_ENABLE2_clk_en_sdio_ip_mask                                        (0x00010000)
#define SYS_CLOCK_ENABLE2_clk_en_sdio_ip(data)                                       (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE2_clk_en_sdio_ip_src(data)                                   ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE2_get_clk_en_sdio_ip(data)                                   ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE2_write_en8_shift                                            (15)
#define SYS_CLOCK_ENABLE2_write_en8_mask                                             (0x00008000)
#define SYS_CLOCK_ENABLE2_write_en8(data)                                            (0x00008000&((data)<<15))
#define SYS_CLOCK_ENABLE2_write_en8_src(data)                                        ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE2_get_write_en8(data)                                        ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE2_clk_en_sd_shift                                            (14)
#define SYS_CLOCK_ENABLE2_clk_en_sd_mask                                             (0x00004000)
#define SYS_CLOCK_ENABLE2_clk_en_sd(data)                                            (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE2_clk_en_sd_src(data)                                        ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE2_get_clk_en_sd(data)                                        ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE2_write_en7_shift                                            (13)
#define SYS_CLOCK_ENABLE2_write_en7_mask                                             (0x00002000)
#define SYS_CLOCK_ENABLE2_write_en7(data)                                            (0x00002000&((data)<<13))
#define SYS_CLOCK_ENABLE2_write_en7_src(data)                                        ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE2_get_write_en7(data)                                        ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE2_clk_en_emmc_shift                                          (12)
#define SYS_CLOCK_ENABLE2_clk_en_emmc_mask                                           (0x00001000)
#define SYS_CLOCK_ENABLE2_clk_en_emmc(data)                                          (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE2_clk_en_emmc_src(data)                                      ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE2_get_clk_en_emmc(data)                                      ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE2_write_en6_shift                                            (11)
#define SYS_CLOCK_ENABLE2_write_en6_mask                                             (0x00000800)
#define SYS_CLOCK_ENABLE2_write_en6(data)                                            (0x00000800&((data)<<11))
#define SYS_CLOCK_ENABLE2_write_en6_src(data)                                        ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE2_get_write_en6(data)                                        ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE2_clk_en_nf_shift                                            (10)
#define SYS_CLOCK_ENABLE2_clk_en_nf_mask                                             (0x00000400)
#define SYS_CLOCK_ENABLE2_clk_en_nf(data)                                            (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE2_clk_en_nf_src(data)                                        ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE2_get_clk_en_nf(data)                                        ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE2_write_en5_shift                                            (9)
#define SYS_CLOCK_ENABLE2_write_en5_mask                                             (0x00000200)
#define SYS_CLOCK_ENABLE2_write_en5(data)                                            (0x00000200&((data)<<9))
#define SYS_CLOCK_ENABLE2_write_en5_src(data)                                        ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE2_get_write_en5(data)                                        ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE2_clk_en_rsa_shift                                           (8)
#define SYS_CLOCK_ENABLE2_clk_en_rsa_mask                                            (0x00000100)
#define SYS_CLOCK_ENABLE2_clk_en_rsa(data)                                           (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE2_clk_en_rsa_src(data)                                       ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE2_get_clk_en_rsa(data)                                       ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE2_write_en4_shift                                            (7)
#define SYS_CLOCK_ENABLE2_write_en4_mask                                             (0x00000080)
#define SYS_CLOCK_ENABLE2_write_en4(data)                                            (0x00000080&((data)<<7))
#define SYS_CLOCK_ENABLE2_write_en4_src(data)                                        ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE2_get_write_en4(data)                                        ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE2_clk_en_tp_shift                                            (6)
#define SYS_CLOCK_ENABLE2_clk_en_tp_mask                                             (0x00000040)
#define SYS_CLOCK_ENABLE2_clk_en_tp(data)                                            (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE2_clk_en_tp_src(data)                                        ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE2_get_clk_en_tp(data)                                        ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE2_write_en3_shift                                            (5)
#define SYS_CLOCK_ENABLE2_write_en3_mask                                             (0x00000020)
#define SYS_CLOCK_ENABLE2_write_en3(data)                                            (0x00000020&((data)<<5))
#define SYS_CLOCK_ENABLE2_write_en3_src(data)                                        ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE2_get_write_en3(data)                                        ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE2_clk_en_md_shift                                            (4)
#define SYS_CLOCK_ENABLE2_clk_en_md_mask                                             (0x00000010)
#define SYS_CLOCK_ENABLE2_clk_en_md(data)                                            (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE2_clk_en_md_src(data)                                        ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE2_get_clk_en_md(data)                                        ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE2_write_en2_shift                                            (3)
#define SYS_CLOCK_ENABLE2_write_en2_mask                                             (0x00000008)
#define SYS_CLOCK_ENABLE2_write_en2(data)                                            (0x00000008&((data)<<3))
#define SYS_CLOCK_ENABLE2_write_en2_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE2_get_write_en2(data)                                        ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE2_clk_en_cp_shift                                            (2)
#define SYS_CLOCK_ENABLE2_clk_en_cp_mask                                             (0x00000004)
#define SYS_CLOCK_ENABLE2_clk_en_cp(data)                                            (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE2_clk_en_cp_src(data)                                        ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE2_get_clk_en_cp(data)                                        ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE2_write_en1_shift                                            (1)
#define SYS_CLOCK_ENABLE2_write_en1_mask                                             (0x00000002)
#define SYS_CLOCK_ENABLE2_write_en1(data)                                            (0x00000002&((data)<<1))
#define SYS_CLOCK_ENABLE2_write_en1_src(data)                                        ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE2_get_write_en1(data)                                        ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE2_clk_en_dcu_shift                                           (0)
#define SYS_CLOCK_ENABLE2_clk_en_dcu_mask                                            (0x00000001)
#define SYS_CLOCK_ENABLE2_clk_en_dcu(data)                                           (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE2_clk_en_dcu_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE2_get_clk_en_dcu(data)                                       ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE3                                                            0x058
#define SYS_CLOCK_ENABLE3_reg_addr                                                   "0x98000058"
#define SYS_CLOCK_ENABLE3_reg                                                        0x98000058
#define set_SYS_CLOCK_ENABLE3_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE3_reg)=data)
#define get_SYS_CLOCK_ENABLE3_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE3_reg))
#define SYS_CLOCK_ENABLE3_inst_adr                                                   "0x0016"
#define SYS_CLOCK_ENABLE3_inst                                                       0x0016
#define SYS_CLOCK_ENABLE3_write_en16_shift                                           (31)
#define SYS_CLOCK_ENABLE3_write_en16_mask                                            (0x80000000)
#define SYS_CLOCK_ENABLE3_write_en16(data)                                           (0x80000000&((data)<<31))
#define SYS_CLOCK_ENABLE3_write_en16_src(data)                                       ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE3_get_write_en16(data)                                       ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE3_clk_en_ur2_shift                                           (30)
#define SYS_CLOCK_ENABLE3_clk_en_ur2_mask                                            (0x40000000)
#define SYS_CLOCK_ENABLE3_clk_en_ur2(data)                                           (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE3_clk_en_ur2_src(data)                                       ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE3_get_clk_en_ur2(data)                                       ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE3_write_en15_shift                                           (29)
#define SYS_CLOCK_ENABLE3_write_en15_mask                                            (0x20000000)
#define SYS_CLOCK_ENABLE3_write_en15(data)                                           (0x20000000&((data)<<29))
#define SYS_CLOCK_ENABLE3_write_en15_src(data)                                       ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE3_get_write_en15(data)                                       ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE3_clk_en_hse_shift                                           (28)
#define SYS_CLOCK_ENABLE3_clk_en_hse_mask                                            (0x10000000)
#define SYS_CLOCK_ENABLE3_clk_en_hse(data)                                           (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE3_clk_en_hse_src(data)                                       ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE3_get_clk_en_hse(data)                                       ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE3_write_en14_shift                                           (27)
#define SYS_CLOCK_ENABLE3_write_en14_mask                                            (0x08000000)
#define SYS_CLOCK_ENABLE3_write_en14(data)                                           (0x08000000&((data)<<27))
#define SYS_CLOCK_ENABLE3_write_en14_src(data)                                       ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE3_get_write_en14(data)                                       ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE3_clk_en_hdmirx_shift                                        (26)
#define SYS_CLOCK_ENABLE3_clk_en_hdmirx_mask                                         (0x04000000)
#define SYS_CLOCK_ENABLE3_clk_en_hdmirx(data)                                        (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE3_clk_en_hdmirx_src(data)                                    ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE3_get_clk_en_hdmirx(data)                                    ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE3_write_en13_shift                                           (25)
#define SYS_CLOCK_ENABLE3_write_en13_mask                                            (0x02000000)
#define SYS_CLOCK_ENABLE3_write_en13(data)                                           (0x02000000&((data)<<25))
#define SYS_CLOCK_ENABLE3_write_en13_src(data)                                       ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE3_get_write_en13(data)                                       ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE3_clk_en_aio_mclk_shift                                      (24)
#define SYS_CLOCK_ENABLE3_clk_en_aio_mclk_mask                                       (0x01000000)
#define SYS_CLOCK_ENABLE3_clk_en_aio_mclk(data)                                      (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE3_clk_en_aio_mclk_src(data)                                  ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE3_get_clk_en_aio_mclk(data)                                  ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE3_write_en12_shift                                           (23)
#define SYS_CLOCK_ENABLE3_write_en12_mask                                            (0x00800000)
#define SYS_CLOCK_ENABLE3_write_en12(data)                                           (0x00800000&((data)<<23))
#define SYS_CLOCK_ENABLE3_write_en12_src(data)                                       ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE3_get_write_en12(data)                                       ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE3_clk_en_aio_i2s_shift                                       (22)
#define SYS_CLOCK_ENABLE3_clk_en_aio_i2s_mask                                        (0x00400000)
#define SYS_CLOCK_ENABLE3_clk_en_aio_i2s(data)                                       (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE3_clk_en_aio_i2s_src(data)                                   ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE3_get_clk_en_aio_i2s(data)                                   ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE3_write_en11_shift                                           (21)
#define SYS_CLOCK_ENABLE3_write_en11_mask                                            (0x00200000)
#define SYS_CLOCK_ENABLE3_write_en11(data)                                           (0x00200000&((data)<<21))
#define SYS_CLOCK_ENABLE3_write_en11_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE3_get_write_en11(data)                                       ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE3_clk_en_aio_spdif_shift                                     (20)
#define SYS_CLOCK_ENABLE3_clk_en_aio_spdif_mask                                      (0x00100000)
#define SYS_CLOCK_ENABLE3_clk_en_aio_spdif(data)                                     (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE3_clk_en_aio_spdif_src(data)                                 ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE3_get_clk_en_aio_spdif(data)                                 ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE3_write_en10_shift                                           (19)
#define SYS_CLOCK_ENABLE3_write_en10_mask                                            (0x00080000)
#define SYS_CLOCK_ENABLE3_write_en10(data)                                           (0x00080000&((data)<<19))
#define SYS_CLOCK_ENABLE3_write_en10_src(data)                                       ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE3_get_write_en10(data)                                       ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE3_clk_en_aio_hdmi_shift                                      (18)
#define SYS_CLOCK_ENABLE3_clk_en_aio_hdmi_mask                                       (0x00040000)
#define SYS_CLOCK_ENABLE3_clk_en_aio_hdmi(data)                                      (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE3_clk_en_aio_hdmi_src(data)                                  ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE3_get_clk_en_aio_hdmi(data)                                  ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE3_write_en9_shift                                            (17)
#define SYS_CLOCK_ENABLE3_write_en9_mask                                             (0x00020000)
#define SYS_CLOCK_ENABLE3_write_en9(data)                                            (0x00020000&((data)<<17))
#define SYS_CLOCK_ENABLE3_write_en9_src(data)                                        ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE3_get_write_en9(data)                                        ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE3_clk_en_aio_da_shift                                        (16)
#define SYS_CLOCK_ENABLE3_clk_en_aio_da_mask                                         (0x00010000)
#define SYS_CLOCK_ENABLE3_clk_en_aio_da(data)                                        (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE3_clk_en_aio_da_src(data)                                    ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE3_get_clk_en_aio_da(data)                                    ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE3_write_en8_shift                                            (15)
#define SYS_CLOCK_ENABLE3_write_en8_mask                                             (0x00008000)
#define SYS_CLOCK_ENABLE3_write_en8(data)                                            (0x00008000&((data)<<15))
#define SYS_CLOCK_ENABLE3_write_en8_src(data)                                        ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE3_get_write_en8(data)                                        ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE3_clk_en_aio_mod_shift                                       (14)
#define SYS_CLOCK_ENABLE3_clk_en_aio_mod_mask                                        (0x00004000)
#define SYS_CLOCK_ENABLE3_clk_en_aio_mod(data)                                       (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE3_clk_en_aio_mod_src(data)                                   ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE3_get_clk_en_aio_mod(data)                                   ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE3_write_en7_shift                                            (13)
#define SYS_CLOCK_ENABLE3_write_en7_mask                                             (0x00002000)
#define SYS_CLOCK_ENABLE3_write_en7(data)                                            (0x00002000&((data)<<13))
#define SYS_CLOCK_ENABLE3_write_en7_src(data)                                        ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE3_get_write_en7(data)                                        ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE3_clk_en_aio_au_codec_shift                                  (12)
#define SYS_CLOCK_ENABLE3_clk_en_aio_au_codec_mask                                   (0x00001000)
#define SYS_CLOCK_ENABLE3_clk_en_aio_au_codec(data)                                  (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE3_clk_en_aio_au_codec_src(data)                              ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE3_get_clk_en_aio_au_codec(data)                              ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE3_write_en6_shift                                            (11)
#define SYS_CLOCK_ENABLE3_write_en6_mask                                             (0x00000800)
#define SYS_CLOCK_ENABLE3_write_en6(data)                                            (0x00000800&((data)<<11))
#define SYS_CLOCK_ENABLE3_write_en6_src(data)                                        ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE3_get_write_en6(data)                                        ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE3_clk_en_misc_sc0_shift                                      (10)
#define SYS_CLOCK_ENABLE3_clk_en_misc_sc0_mask                                       (0x00000400)
#define SYS_CLOCK_ENABLE3_clk_en_misc_sc0(data)                                      (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE3_clk_en_misc_sc0_src(data)                                  ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE3_get_clk_en_misc_sc0(data)                                  ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE3_write_en5_shift                                            (9)
#define SYS_CLOCK_ENABLE3_write_en5_mask                                             (0x00000200)
#define SYS_CLOCK_ENABLE3_write_en5(data)                                            (0x00000200&((data)<<9))
#define SYS_CLOCK_ENABLE3_write_en5_src(data)                                        ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE3_get_write_en5(data)                                        ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE3_clk_en_ae_shift                                            (8)
#define SYS_CLOCK_ENABLE3_clk_en_ae_mask                                             (0x00000100)
#define SYS_CLOCK_ENABLE3_clk_en_ae(data)                                            (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE3_clk_en_ae_src(data)                                        ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE3_get_clk_en_ae(data)                                        ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE3_write_en4_shift                                            (7)
#define SYS_CLOCK_ENABLE3_write_en4_mask                                             (0x00000080)
#define SYS_CLOCK_ENABLE3_write_en4(data)                                            (0x00000080&((data)<<7))
#define SYS_CLOCK_ENABLE3_write_en4_src(data)                                        ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE3_get_write_en4(data)                                        ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE3_clk_en_acpu_shift                                          (6)
#define SYS_CLOCK_ENABLE3_clk_en_acpu_mask                                           (0x00000040)
#define SYS_CLOCK_ENABLE3_clk_en_acpu(data)                                          (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE3_clk_en_acpu_src(data)                                      ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE3_get_clk_en_acpu(data)                                      ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE3_write_en3_shift                                            (5)
#define SYS_CLOCK_ENABLE3_write_en3_mask                                             (0x00000020)
#define SYS_CLOCK_ENABLE3_write_en3(data)                                            (0x00000020&((data)<<5))
#define SYS_CLOCK_ENABLE3_write_en3_src(data)                                        ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE3_get_write_en3(data)                                        ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE3_clk_en_jpeg_shift                                          (4)
#define SYS_CLOCK_ENABLE3_clk_en_jpeg_mask                                           (0x00000010)
#define SYS_CLOCK_ENABLE3_clk_en_jpeg(data)                                          (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE3_clk_en_jpeg_src(data)                                      ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE3_get_clk_en_jpeg(data)                                      ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE3_write_en2_shift                                            (3)
#define SYS_CLOCK_ENABLE3_write_en2_mask                                             (0x00000008)
#define SYS_CLOCK_ENABLE3_write_en2(data)                                            (0x00000008&((data)<<3))
#define SYS_CLOCK_ENABLE3_write_en2_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE3_get_write_en2(data)                                        ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE3_clk_en_scpu_shift                                          (2)
#define SYS_CLOCK_ENABLE3_clk_en_scpu_mask                                           (0x00000004)
#define SYS_CLOCK_ENABLE3_clk_en_scpu(data)                                          (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE3_clk_en_scpu_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE3_get_clk_en_scpu(data)                                      ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE3_write_en1_shift                                            (1)
#define SYS_CLOCK_ENABLE3_write_en1_mask                                             (0x00000002)
#define SYS_CLOCK_ENABLE3_write_en1(data)                                            (0x00000002&((data)<<1))
#define SYS_CLOCK_ENABLE3_write_en1_src(data)                                        ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE3_get_write_en1(data)                                        ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE3_clk_en_misc_i2c_3_shift                                    (0)
#define SYS_CLOCK_ENABLE3_clk_en_misc_i2c_3_mask                                     (0x00000001)
#define SYS_CLOCK_ENABLE3_clk_en_misc_i2c_3(data)                                    (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE3_clk_en_misc_i2c_3_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE3_get_clk_en_misc_i2c_3(data)                                ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE4                                                            0x05C
#define SYS_CLOCK_ENABLE4_reg_addr                                                   "0x9800005C"
#define SYS_CLOCK_ENABLE4_reg                                                        0x9800005C
#define set_SYS_CLOCK_ENABLE4_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE4_reg)=data)
#define get_SYS_CLOCK_ENABLE4_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE4_reg))
#define SYS_CLOCK_ENABLE4_inst_adr                                                   "0x0017"
#define SYS_CLOCK_ENABLE4_inst                                                       0x0017
#define SYS_CLOCK_ENABLE4_write_en16_shift                                           (31)
#define SYS_CLOCK_ENABLE4_write_en16_mask                                            (0x80000000)
#define SYS_CLOCK_ENABLE4_write_en16(data)                                           (0x80000000&((data)<<31))
#define SYS_CLOCK_ENABLE4_write_en16_src(data)                                       ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE4_get_write_en16(data)                                       ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE4_clk_en_tsio_trx_shift                                      (30)
#define SYS_CLOCK_ENABLE4_clk_en_tsio_trx_mask                                       (0x40000000)
#define SYS_CLOCK_ENABLE4_clk_en_tsio_trx(data)                                      (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE4_clk_en_tsio_trx_src(data)                                  ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE4_get_clk_en_tsio_trx(data)                                  ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE4_write_en15_shift                                           (29)
#define SYS_CLOCK_ENABLE4_write_en15_mask                                            (0x20000000)
#define SYS_CLOCK_ENABLE4_write_en15(data)                                           (0x20000000&((data)<<29))
#define SYS_CLOCK_ENABLE4_write_en15_src(data)                                       ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE4_get_write_en15(data)                                       ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE4_clk_en_edp_shift                                           (28)
#define SYS_CLOCK_ENABLE4_clk_en_edp_mask                                            (0x10000000)
#define SYS_CLOCK_ENABLE4_clk_en_edp(data)                                           (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE4_clk_en_edp_src(data)                                       ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE4_get_clk_en_edp(data)                                       ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE4_write_en14_shift                                           (27)
#define SYS_CLOCK_ENABLE4_write_en14_mask                                            (0x08000000)
#define SYS_CLOCK_ENABLE4_write_en14(data)                                           (0x08000000&((data)<<27))
#define SYS_CLOCK_ENABLE4_write_en14_src(data)                                       ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE4_get_write_en14(data)                                       ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE4_clk_en_ve3_shift                                           (26)
#define SYS_CLOCK_ENABLE4_clk_en_ve3_mask                                            (0x04000000)
#define SYS_CLOCK_ENABLE4_clk_en_ve3(data)                                           (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE4_clk_en_ve3_src(data)                                       ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE4_get_clk_en_ve3(data)                                       ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE4_write_en13_shift                                           (25)
#define SYS_CLOCK_ENABLE4_write_en13_mask                                            (0x02000000)
#define SYS_CLOCK_ENABLE4_write_en13(data)                                           (0x02000000&((data)<<25))
#define SYS_CLOCK_ENABLE4_write_en13_src(data)                                       ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE4_get_write_en13(data)                                       ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE4_clk_en_tsio_shift                                          (24)
#define SYS_CLOCK_ENABLE4_clk_en_tsio_mask                                           (0x01000000)
#define SYS_CLOCK_ENABLE4_clk_en_tsio(data)                                          (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE4_clk_en_tsio_src(data)                                      ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE4_get_clk_en_tsio(data)                                      ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE4_write_en12_shift                                           (23)
#define SYS_CLOCK_ENABLE4_write_en12_mask                                            (0x00800000)
#define SYS_CLOCK_ENABLE4_write_en12(data)                                           (0x00800000&((data)<<23))
#define SYS_CLOCK_ENABLE4_write_en12_src(data)                                       ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE4_get_write_en12(data)                                       ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE4_clk_en_misc_i2c_5_shift                                    (22)
#define SYS_CLOCK_ENABLE4_clk_en_misc_i2c_5_mask                                     (0x00400000)
#define SYS_CLOCK_ENABLE4_clk_en_misc_i2c_5(data)                                    (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE4_clk_en_misc_i2c_5_src(data)                                ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE4_get_clk_en_misc_i2c_5(data)                                ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE4_write_en11_shift                                           (21)
#define SYS_CLOCK_ENABLE4_write_en11_mask                                            (0x00200000)
#define SYS_CLOCK_ENABLE4_write_en11(data)                                           (0x00200000&((data)<<21))
#define SYS_CLOCK_ENABLE4_write_en11_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE4_get_write_en11(data)                                       ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE4_clk_en_misc_i2c_4_shift                                    (20)
#define SYS_CLOCK_ENABLE4_clk_en_misc_i2c_4_mask                                     (0x00100000)
#define SYS_CLOCK_ENABLE4_clk_en_misc_i2c_4(data)                                    (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE4_clk_en_misc_i2c_4_src(data)                                ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE4_get_clk_en_misc_i2c_4(data)                                ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE4_write_en10_shift                                           (19)
#define SYS_CLOCK_ENABLE4_write_en10_mask                                            (0x00080000)
#define SYS_CLOCK_ENABLE4_write_en10(data)                                           (0x00080000&((data)<<19))
#define SYS_CLOCK_ENABLE4_write_en10_src(data)                                       ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE4_get_write_en10(data)                                       ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE4_clk_en_pcie1_shift                                         (18)
#define SYS_CLOCK_ENABLE4_clk_en_pcie1_mask                                          (0x00040000)
#define SYS_CLOCK_ENABLE4_clk_en_pcie1(data)                                         (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE4_clk_en_pcie1_src(data)                                     ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE4_get_clk_en_pcie1(data)                                     ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE4_write_en9_shift                                            (17)
#define SYS_CLOCK_ENABLE4_write_en9_mask                                             (0x00020000)
#define SYS_CLOCK_ENABLE4_write_en9(data)                                            (0x00020000&((data)<<17))
#define SYS_CLOCK_ENABLE4_write_en9_src(data)                                        ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE4_get_write_en9(data)                                        ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE4_clk_en_tpc_shift                                           (16)
#define SYS_CLOCK_ENABLE4_clk_en_tpc_mask                                            (0x00010000)
#define SYS_CLOCK_ENABLE4_clk_en_tpc(data)                                           (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE4_clk_en_tpc_src(data)                                       ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE4_get_clk_en_tpc(data)                                       ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE4_write_en8_shift                                            (15)
#define SYS_CLOCK_ENABLE4_write_en8_mask                                             (0x00008000)
#define SYS_CLOCK_ENABLE4_write_en8(data)                                            (0x00008000&((data)<<15))
#define SYS_CLOCK_ENABLE4_write_en8_src(data)                                        ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE4_get_write_en8(data)                                        ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE4_clk_en_r2rdsc_shift                                        (14)
#define SYS_CLOCK_ENABLE4_clk_en_r2rdsc_mask                                         (0x00004000)
#define SYS_CLOCK_ENABLE4_clk_en_r2rdsc(data)                                        (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE4_clk_en_r2rdsc_src(data)                                    ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE4_get_clk_en_r2rdsc(data)                                    ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE4_write_en7_shift                                            (13)
#define SYS_CLOCK_ENABLE4_write_en7_mask                                             (0x00002000)
#define SYS_CLOCK_ENABLE4_write_en7(data)                                            (0x00002000&((data)<<13))
#define SYS_CLOCK_ENABLE4_write_en7_src(data)                                        ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE4_get_write_en7(data)                                        ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE4_clk_en_sata_mac_sysh_shift                                 (12)
#define SYS_CLOCK_ENABLE4_clk_en_sata_mac_sysh_mask                                  (0x00001000)
#define SYS_CLOCK_ENABLE4_clk_en_sata_mac_sysh(data)                                 (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE4_clk_en_sata_mac_sysh_src(data)                             ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE4_get_clk_en_sata_mac_sysh(data)                             ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE4_write_en6_shift                                            (11)
#define SYS_CLOCK_ENABLE4_write_en6_mask                                             (0x00000800)
#define SYS_CLOCK_ENABLE4_write_en6(data)                                            (0x00000800&((data)<<11))
#define SYS_CLOCK_ENABLE4_write_en6_src(data)                                        ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE4_get_write_en6(data)                                        ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE4_clk_en_sata_wrap_sysh_shift                                (10)
#define SYS_CLOCK_ENABLE4_clk_en_sata_wrap_sysh_mask                                 (0x00000400)
#define SYS_CLOCK_ENABLE4_clk_en_sata_wrap_sysh(data)                                (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE4_clk_en_sata_wrap_sysh_src(data)                            ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE4_get_clk_en_sata_wrap_sysh(data)                            ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE4_write_en5_shift                                            (9)
#define SYS_CLOCK_ENABLE4_write_en5_mask                                             (0x00000200)
#define SYS_CLOCK_ENABLE4_write_en5(data)                                            (0x00000200&((data)<<9))
#define SYS_CLOCK_ENABLE4_write_en5_src(data)                                        ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE4_get_write_en5(data)                                        ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE4_clk_en_sata_wrap_sys_shift                                 (8)
#define SYS_CLOCK_ENABLE4_clk_en_sata_wrap_sys_mask                                  (0x00000100)
#define SYS_CLOCK_ENABLE4_clk_en_sata_wrap_sys(data)                                 (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE4_clk_en_sata_wrap_sys_src(data)                             ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE4_get_clk_en_sata_wrap_sys(data)                             ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE4_write_en4_shift                                            (7)
#define SYS_CLOCK_ENABLE4_write_en4_mask                                             (0x00000080)
#define SYS_CLOCK_ENABLE4_write_en4(data)                                            (0x00000080&((data)<<7))
#define SYS_CLOCK_ENABLE4_write_en4_src(data)                                        ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE4_get_write_en4(data)                                        ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE4_clk_en_dcphy_1_shift                                       (6)
#define SYS_CLOCK_ENABLE4_clk_en_dcphy_1_mask                                        (0x00000040)
#define SYS_CLOCK_ENABLE4_clk_en_dcphy_1(data)                                       (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE4_clk_en_dcphy_1_src(data)                                   ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE4_get_clk_en_dcphy_1(data)                                   ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE4_write_en3_shift                                            (5)
#define SYS_CLOCK_ENABLE4_write_en3_mask                                             (0x00000020)
#define SYS_CLOCK_ENABLE4_write_en3(data)                                            (0x00000020&((data)<<5))
#define SYS_CLOCK_ENABLE4_write_en3_src(data)                                        ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE4_get_write_en3(data)                                        ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE4_clk_en_dcphy_0_shift                                       (4)
#define SYS_CLOCK_ENABLE4_clk_en_dcphy_0_mask                                        (0x00000010)
#define SYS_CLOCK_ENABLE4_clk_en_dcphy_0(data)                                       (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE4_clk_en_dcphy_0_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE4_get_clk_en_dcphy_0(data)                                   ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE4_write_en2_shift                                            (3)
#define SYS_CLOCK_ENABLE4_write_en2_mask                                             (0x00000008)
#define SYS_CLOCK_ENABLE4_write_en2(data)                                            (0x00000008&((data)<<3))
#define SYS_CLOCK_ENABLE4_write_en2_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE4_get_write_en2(data)                                        ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE4_clk_en_fan_shift                                           (2)
#define SYS_CLOCK_ENABLE4_clk_en_fan_mask                                            (0x00000004)
#define SYS_CLOCK_ENABLE4_clk_en_fan(data)                                           (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE4_clk_en_fan_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE4_get_clk_en_fan(data)                                       ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE4_write_en1_shift                                            (1)
#define SYS_CLOCK_ENABLE4_write_en1_mask                                             (0x00000002)
#define SYS_CLOCK_ENABLE4_write_en1(data)                                            (0x00000002&((data)<<1))
#define SYS_CLOCK_ENABLE4_write_en1_src(data)                                        ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE4_get_write_en1(data)                                        ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE4_clk_en_ur1_shift                                           (0)
#define SYS_CLOCK_ENABLE4_clk_en_ur1_mask                                            (0x00000001)
#define SYS_CLOCK_ENABLE4_clk_en_ur1(data)                                           (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE4_clk_en_ur1_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE4_get_clk_en_ur1(data)                                       ((0x00000001&(data))>>0)


#define SYS_GROUP1_CK_EN                                                             0x060
#define SYS_GROUP1_CK_EN_reg_addr                                                    "0x98000060"
#define SYS_GROUP1_CK_EN_reg                                                         0x98000060
#define set_SYS_GROUP1_CK_EN_reg(data)   (*((volatile unsigned int*) SYS_GROUP1_CK_EN_reg)=data)
#define get_SYS_GROUP1_CK_EN_reg   (*((volatile unsigned int*) SYS_GROUP1_CK_EN_reg))
#define SYS_GROUP1_CK_EN_inst_adr                                                    "0x0018"
#define SYS_GROUP1_CK_EN_inst                                                        0x0018
#define SYS_GROUP1_CK_EN_reserved_group1_ck_en_shift                                 (0)
#define SYS_GROUP1_CK_EN_reserved_group1_ck_en_mask                                  (0x00000001)
#define SYS_GROUP1_CK_EN_reserved_group1_ck_en(data)                                 (0x00000001&((data)<<0))
#define SYS_GROUP1_CK_EN_reserved_group1_ck_en_src(data)                             ((0x00000001&(data))>>0)
#define SYS_GROUP1_CK_EN_get_reserved_group1_ck_en(data)                             ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET7                                                              0x068
#define SYS_SOFT_RESET7_reg_addr                                                     "0x98000068"
#define SYS_SOFT_RESET7_reg                                                          0x98000068
#define set_SYS_SOFT_RESET7_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET7_reg)=data)
#define get_SYS_SOFT_RESET7_reg   (*((volatile unsigned int*) SYS_SOFT_RESET7_reg))
#define SYS_SOFT_RESET7_inst_adr                                                     "0x001A"
#define SYS_SOFT_RESET7_inst                                                         0x001A
#define SYS_SOFT_RESET7_write_en15_shift                                             (29)
#define SYS_SOFT_RESET7_write_en15_mask                                              (0x20000000)
#define SYS_SOFT_RESET7_write_en15(data)                                             (0x20000000&((data)<<29))
#define SYS_SOFT_RESET7_write_en15_src(data)                                         ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET7_get_write_en15(data)                                         ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET7_rstn_earc_shift                                              (28)
#define SYS_SOFT_RESET7_rstn_earc_mask                                               (0x10000000)
#define SYS_SOFT_RESET7_rstn_earc(data)                                              (0x10000000&((data)<<28))
#define SYS_SOFT_RESET7_rstn_earc_src(data)                                          ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET7_get_rstn_earc(data)                                          ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET7_write_en14_shift                                             (27)
#define SYS_SOFT_RESET7_write_en14_mask                                              (0x08000000)
#define SYS_SOFT_RESET7_write_en14(data)                                             (0x08000000&((data)<<27))
#define SYS_SOFT_RESET7_write_en14_src(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET7_get_write_en14(data)                                         ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET7_rstn_spi2emmc_shift                                          (26)
#define SYS_SOFT_RESET7_rstn_spi2emmc_mask                                           (0x04000000)
#define SYS_SOFT_RESET7_rstn_spi2emmc(data)                                          (0x04000000&((data)<<26))
#define SYS_SOFT_RESET7_rstn_spi2emmc_src(data)                                      ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET7_get_rstn_spi2emmc(data)                                      ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET7_write_en13_shift                                             (25)
#define SYS_SOFT_RESET7_write_en13_mask                                              (0x02000000)
#define SYS_SOFT_RESET7_write_en13(data)                                             (0x02000000&((data)<<25))
#define SYS_SOFT_RESET7_write_en13_src(data)                                         ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET7_get_write_en13(data)                                         ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET7_rstn_acpu_bist_shift                                         (24)
#define SYS_SOFT_RESET7_rstn_acpu_bist_mask                                          (0x01000000)
#define SYS_SOFT_RESET7_rstn_acpu_bist(data)                                         (0x01000000&((data)<<24))
#define SYS_SOFT_RESET7_rstn_acpu_bist_src(data)                                     ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET7_get_rstn_acpu_bist(data)                                     ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET7_write_en12_shift                                             (23)
#define SYS_SOFT_RESET7_write_en12_mask                                              (0x00800000)
#define SYS_SOFT_RESET7_write_en12(data)                                             (0x00800000&((data)<<23))
#define SYS_SOFT_RESET7_write_en12_src(data)                                         ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET7_get_write_en12(data)                                         ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET7_rstn_iso_gspi_shift                                          (22)
#define SYS_SOFT_RESET7_rstn_iso_gspi_mask                                           (0x00400000)
#define SYS_SOFT_RESET7_rstn_iso_gspi(data)                                          (0x00400000&((data)<<22))
#define SYS_SOFT_RESET7_rstn_iso_gspi_src(data)                                      ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET7_get_rstn_iso_gspi(data)                                      ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET7_write_en11_shift                                             (21)
#define SYS_SOFT_RESET7_write_en11_mask                                              (0x00200000)
#define SYS_SOFT_RESET7_write_en11(data)                                             (0x00200000&((data)<<21))
#define SYS_SOFT_RESET7_write_en11_src(data)                                         ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET7_get_write_en11(data)                                         ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET7_rstn_tpc_bist_shift                                          (20)
#define SYS_SOFT_RESET7_rstn_tpc_bist_mask                                           (0x00100000)
#define SYS_SOFT_RESET7_rstn_tpc_bist(data)                                          (0x00100000&((data)<<20))
#define SYS_SOFT_RESET7_rstn_tpc_bist_src(data)                                      ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET7_get_rstn_tpc_bist(data)                                      ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET7_write_en10_shift                                             (19)
#define SYS_SOFT_RESET7_write_en10_mask                                              (0x00080000)
#define SYS_SOFT_RESET7_write_en10(data)                                             (0x00080000&((data)<<19))
#define SYS_SOFT_RESET7_write_en10_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET7_get_write_en10(data)                                         ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET7_rstn_akl_bist_shift                                          (18)
#define SYS_SOFT_RESET7_rstn_akl_bist_mask                                           (0x00040000)
#define SYS_SOFT_RESET7_rstn_akl_bist(data)                                          (0x00040000&((data)<<18))
#define SYS_SOFT_RESET7_rstn_akl_bist_src(data)                                      ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET7_get_rstn_akl_bist(data)                                      ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET7_write_en9_shift                                              (17)
#define SYS_SOFT_RESET7_write_en9_mask                                               (0x00020000)
#define SYS_SOFT_RESET7_write_en9(data)                                              (0x00020000&((data)<<17))
#define SYS_SOFT_RESET7_write_en9_src(data)                                          ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET7_get_write_en9(data)                                          ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET7_rstn_kt_bist_shift                                           (16)
#define SYS_SOFT_RESET7_rstn_kt_bist_mask                                            (0x00010000)
#define SYS_SOFT_RESET7_rstn_kt_bist(data)                                           (0x00010000&((data)<<16))
#define SYS_SOFT_RESET7_rstn_kt_bist_src(data)                                       ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET7_get_rstn_kt_bist(data)                                       ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET7_write_en8_shift                                              (15)
#define SYS_SOFT_RESET7_write_en8_mask                                               (0x00008000)
#define SYS_SOFT_RESET7_write_en8(data)                                              (0x00008000&((data)<<15))
#define SYS_SOFT_RESET7_write_en8_src(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET7_get_write_en8(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET7_rstn_dcu_bist_shift                                          (14)
#define SYS_SOFT_RESET7_rstn_dcu_bist_mask                                           (0x00004000)
#define SYS_SOFT_RESET7_rstn_dcu_bist(data)                                          (0x00004000&((data)<<14))
#define SYS_SOFT_RESET7_rstn_dcu_bist_src(data)                                      ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET7_get_rstn_dcu_bist(data)                                      ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET7_write_en7_shift                                              (13)
#define SYS_SOFT_RESET7_write_en7_mask                                               (0x00002000)
#define SYS_SOFT_RESET7_write_en7(data)                                              (0x00002000&((data)<<13))
#define SYS_SOFT_RESET7_write_en7_src(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET7_get_write_en7(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET7_rstn_cp_bist_shift                                           (12)
#define SYS_SOFT_RESET7_rstn_cp_bist_mask                                            (0x00001000)
#define SYS_SOFT_RESET7_rstn_cp_bist(data)                                           (0x00001000&((data)<<12))
#define SYS_SOFT_RESET7_rstn_cp_bist_src(data)                                       ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET7_get_rstn_cp_bist(data)                                       ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET7_write_en6_shift                                              (11)
#define SYS_SOFT_RESET7_write_en6_mask                                               (0x00000800)
#define SYS_SOFT_RESET7_write_en6(data)                                              (0x00000800&((data)<<11))
#define SYS_SOFT_RESET7_write_en6_src(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET7_get_write_en6(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET7_rstn_edp_shift                                               (10)
#define SYS_SOFT_RESET7_rstn_edp_mask                                                (0x00000400)
#define SYS_SOFT_RESET7_rstn_edp(data)                                               (0x00000400&((data)<<10))
#define SYS_SOFT_RESET7_rstn_edp_src(data)                                           ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET7_get_rstn_edp(data)                                           ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET7_write_en5_shift                                              (9)
#define SYS_SOFT_RESET7_write_en5_mask                                               (0x00000200)
#define SYS_SOFT_RESET7_write_en5(data)                                              (0x00000200&((data)<<9))
#define SYS_SOFT_RESET7_write_en5_src(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET7_get_write_en5(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET7_rstn_ve3_bist_shift                                          (8)
#define SYS_SOFT_RESET7_rstn_ve3_bist_mask                                           (0x00000100)
#define SYS_SOFT_RESET7_rstn_ve3_bist(data)                                          (0x00000100&((data)<<8))
#define SYS_SOFT_RESET7_rstn_ve3_bist_src(data)                                      ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET7_get_rstn_ve3_bist(data)                                      ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET7_write_en4_shift                                              (7)
#define SYS_SOFT_RESET7_write_en4_mask                                               (0x00000080)
#define SYS_SOFT_RESET7_write_en4(data)                                              (0x00000080&((data)<<7))
#define SYS_SOFT_RESET7_write_en4_src(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET7_get_write_en4(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET7_rstn_tsio_shift                                              (6)
#define SYS_SOFT_RESET7_rstn_tsio_mask                                               (0x00000040)
#define SYS_SOFT_RESET7_rstn_tsio(data)                                              (0x00000040&((data)<<6))
#define SYS_SOFT_RESET7_rstn_tsio_src(data)                                          ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET7_get_rstn_tsio(data)                                          ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET7_write_en3_shift                                              (5)
#define SYS_SOFT_RESET7_write_en3_mask                                               (0x00000020)
#define SYS_SOFT_RESET7_write_en3(data)                                              (0x00000020&((data)<<5))
#define SYS_SOFT_RESET7_write_en3_src(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET7_get_write_en3(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET7_rstn_i2c_5_shift                                             (4)
#define SYS_SOFT_RESET7_rstn_i2c_5_mask                                              (0x00000010)
#define SYS_SOFT_RESET7_rstn_i2c_5(data)                                             (0x00000010&((data)<<4))
#define SYS_SOFT_RESET7_rstn_i2c_5_src(data)                                         ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET7_get_rstn_i2c_5(data)                                         ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET7_write_en2_shift                                              (3)
#define SYS_SOFT_RESET7_write_en2_mask                                               (0x00000008)
#define SYS_SOFT_RESET7_write_en2(data)                                              (0x00000008&((data)<<3))
#define SYS_SOFT_RESET7_write_en2_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET7_get_write_en2(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET7_rstn_i2c_4_shift                                             (2)
#define SYS_SOFT_RESET7_rstn_i2c_4_mask                                              (0x00000004)
#define SYS_SOFT_RESET7_rstn_i2c_4(data)                                             (0x00000004&((data)<<2))
#define SYS_SOFT_RESET7_rstn_i2c_4_src(data)                                         ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET7_get_rstn_i2c_4(data)                                         ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET7_write_en1_shift                                              (1)
#define SYS_SOFT_RESET7_write_en1_mask                                               (0x00000002)
#define SYS_SOFT_RESET7_write_en1(data)                                              (0x00000002&((data)<<1))
#define SYS_SOFT_RESET7_write_en1_src(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET7_get_write_en1(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET7_rstn_tpb_bist_shift                                          (0)
#define SYS_SOFT_RESET7_rstn_tpb_bist_mask                                           (0x00000001)
#define SYS_SOFT_RESET7_rstn_tpb_bist(data)                                          (0x00000001&((data)<<0))
#define SYS_SOFT_RESET7_rstn_tpb_bist_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET7_get_rstn_tpb_bist(data)                                      ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE5_SECURE                                                     0x06C
#define SYS_CLOCK_ENABLE5_SECURE_reg_addr                                            "0x9800006C"
#define SYS_CLOCK_ENABLE5_SECURE_reg                                                 0x9800006C
#define set_SYS_CLOCK_ENABLE5_SECURE_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE5_SECURE_reg)=data)
#define get_SYS_CLOCK_ENABLE5_SECURE_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE5_SECURE_reg))
#define SYS_CLOCK_ENABLE5_SECURE_inst_adr                                            "0x001B"
#define SYS_CLOCK_ENABLE5_SECURE_inst                                                0x001B
#define SYS_CLOCK_ENABLE5_SECURE_write_en1_shift                                     (1)
#define SYS_CLOCK_ENABLE5_SECURE_write_en1_mask                                      (0x00000002)
#define SYS_CLOCK_ENABLE5_SECURE_write_en1(data)                                     (0x00000002&((data)<<1))
#define SYS_CLOCK_ENABLE5_SECURE_write_en1_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE5_SECURE_get_write_en1(data)                                 ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE5_SECURE_clk_en_pcpu_shift                                   (0)
#define SYS_CLOCK_ENABLE5_SECURE_clk_en_pcpu_mask                                    (0x00000001)
#define SYS_CLOCK_ENABLE5_SECURE_clk_en_pcpu(data)                                   (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE5_SECURE_clk_en_pcpu_src(data)                               ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE5_SECURE_get_clk_en_pcpu(data)                               ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE6_SECURE                                                     0x084
#define SYS_CLOCK_ENABLE6_SECURE_reg_addr                                            "0x98000084"
#define SYS_CLOCK_ENABLE6_SECURE_reg                                                 0x98000084
#define set_SYS_CLOCK_ENABLE6_SECURE_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE6_SECURE_reg)=data)
#define get_SYS_CLOCK_ENABLE6_SECURE_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE6_SECURE_reg))
#define SYS_CLOCK_ENABLE6_SECURE_inst_adr                                            "0x0021"
#define SYS_CLOCK_ENABLE6_SECURE_inst                                                0x0021
#define SYS_CLOCK_ENABLE6_SECURE_write_en16_shift                                    (31)
#define SYS_CLOCK_ENABLE6_SECURE_write_en16_mask                                     (0x80000000)
#define SYS_CLOCK_ENABLE6_SECURE_write_en16(data)                                    (0x80000000&((data)<<31))
#define SYS_CLOCK_ENABLE6_SECURE_write_en16_src(data)                                ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en16(data)                                ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_10_shift                            (30)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_10_mask                             (0x40000000)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_10(data)                            (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_10_src(data)                        ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_10(data)                        ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE6_SECURE_write_en15_shift                                    (29)
#define SYS_CLOCK_ENABLE6_SECURE_write_en15_mask                                     (0x20000000)
#define SYS_CLOCK_ENABLE6_SECURE_write_en15(data)                                    (0x20000000&((data)<<29))
#define SYS_CLOCK_ENABLE6_SECURE_write_en15_src(data)                                ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en15(data)                                ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_9_shift                             (28)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_9_mask                              (0x10000000)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_9(data)                             (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_9_src(data)                         ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_9(data)                         ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE6_SECURE_write_en14_shift                                    (27)
#define SYS_CLOCK_ENABLE6_SECURE_write_en14_mask                                     (0x08000000)
#define SYS_CLOCK_ENABLE6_SECURE_write_en14(data)                                    (0x08000000&((data)<<27))
#define SYS_CLOCK_ENABLE6_SECURE_write_en14_src(data)                                ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en14(data)                                ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_8_shift                             (26)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_8_mask                              (0x04000000)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_8(data)                             (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_8_src(data)                         ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_8(data)                         ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE6_SECURE_write_en13_shift                                    (25)
#define SYS_CLOCK_ENABLE6_SECURE_write_en13_mask                                     (0x02000000)
#define SYS_CLOCK_ENABLE6_SECURE_write_en13(data)                                    (0x02000000&((data)<<25))
#define SYS_CLOCK_ENABLE6_SECURE_write_en13_src(data)                                ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en13(data)                                ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_7_shift                             (24)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_7_mask                              (0x01000000)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_7(data)                             (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_7_src(data)                         ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_7(data)                         ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE6_SECURE_write_en12_shift                                    (23)
#define SYS_CLOCK_ENABLE6_SECURE_write_en12_mask                                     (0x00800000)
#define SYS_CLOCK_ENABLE6_SECURE_write_en12(data)                                    (0x00800000&((data)<<23))
#define SYS_CLOCK_ENABLE6_SECURE_write_en12_src(data)                                ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en12(data)                                ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_6_shift                             (22)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_6_mask                              (0x00400000)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_6(data)                             (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_6_src(data)                         ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_6(data)                         ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE6_SECURE_write_en11_shift                                    (21)
#define SYS_CLOCK_ENABLE6_SECURE_write_en11_mask                                     (0x00200000)
#define SYS_CLOCK_ENABLE6_SECURE_write_en11(data)                                    (0x00200000&((data)<<21))
#define SYS_CLOCK_ENABLE6_SECURE_write_en11_src(data)                                ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en11(data)                                ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_5_shift                             (20)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_5_mask                              (0x00100000)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_5(data)                             (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_5_src(data)                         ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_5(data)                         ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE6_SECURE_write_en10_shift                                    (19)
#define SYS_CLOCK_ENABLE6_SECURE_write_en10_mask                                     (0x00080000)
#define SYS_CLOCK_ENABLE6_SECURE_write_en10(data)                                    (0x00080000&((data)<<19))
#define SYS_CLOCK_ENABLE6_SECURE_write_en10_src(data)                                ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en10(data)                                ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_4_shift                             (18)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_4_mask                              (0x00040000)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_4(data)                             (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_4_src(data)                         ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_4(data)                         ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE6_SECURE_write_en9_shift                                     (17)
#define SYS_CLOCK_ENABLE6_SECURE_write_en9_mask                                      (0x00020000)
#define SYS_CLOCK_ENABLE6_SECURE_write_en9(data)                                     (0x00020000&((data)<<17))
#define SYS_CLOCK_ENABLE6_SECURE_write_en9_src(data)                                 ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en9(data)                                 ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_3_shift                             (16)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_3_mask                              (0x00010000)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_3(data)                             (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_3_src(data)                         ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_3(data)                         ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE6_SECURE_write_en8_shift                                     (15)
#define SYS_CLOCK_ENABLE6_SECURE_write_en8_mask                                      (0x00008000)
#define SYS_CLOCK_ENABLE6_SECURE_write_en8(data)                                     (0x00008000&((data)<<15))
#define SYS_CLOCK_ENABLE6_SECURE_write_en8_src(data)                                 ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en8(data)                                 ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_2_shift                             (14)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_2_mask                              (0x00004000)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_2(data)                             (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_2_src(data)                         ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_2(data)                         ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE6_SECURE_write_en7_shift                                     (13)
#define SYS_CLOCK_ENABLE6_SECURE_write_en7_mask                                      (0x00002000)
#define SYS_CLOCK_ENABLE6_SECURE_write_en7(data)                                     (0x00002000&((data)<<13))
#define SYS_CLOCK_ENABLE6_SECURE_write_en7_src(data)                                 ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en7(data)                                 ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_1_shift                             (12)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_1_mask                              (0x00001000)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_1(data)                             (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_1_src(data)                         ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_1(data)                         ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE6_SECURE_write_en6_shift                                     (11)
#define SYS_CLOCK_ENABLE6_SECURE_write_en6_mask                                      (0x00000800)
#define SYS_CLOCK_ENABLE6_SECURE_write_en6(data)                                     (0x00000800&((data)<<11))
#define SYS_CLOCK_ENABLE6_SECURE_write_en6_src(data)                                 ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en6(data)                                 ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_0_shift                             (10)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_0_mask                              (0x00000400)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_0(data)                             (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nxxx_dmy_0_src(data)                         ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nxxx_dmy_0(data)                         ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE6_SECURE_write_en5_shift                                     (9)
#define SYS_CLOCK_ENABLE6_SECURE_write_en5_mask                                      (0x00000200)
#define SYS_CLOCK_ENABLE6_SECURE_write_en5(data)                                     (0x00000200&((data)<<9))
#define SYS_CLOCK_ENABLE6_SECURE_write_en5_src(data)                                 ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en5(data)                                 ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_kt_shift                                     (8)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_kt_mask                                      (0x00000100)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_kt(data)                                     (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_kt_src(data)                                 ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_kt(data)                                 ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE6_SECURE_write_en4_shift                                     (7)
#define SYS_CLOCK_ENABLE6_SECURE_write_en4_mask                                      (0x00000080)
#define SYS_CLOCK_ENABLE6_SECURE_write_en4(data)                                     (0x00000080&((data)<<7))
#define SYS_CLOCK_ENABLE6_SECURE_write_en4_src(data)                                 ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en4(data)                                 ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_sce_shift                                    (6)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_sce_mask                                     (0x00000040)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_sce(data)                                    (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_sce_src(data)                                ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_sce(data)                                ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE6_SECURE_write_en3_shift                                     (5)
#define SYS_CLOCK_ENABLE6_SECURE_write_en3_mask                                      (0x00000020)
#define SYS_CLOCK_ENABLE6_SECURE_write_en3(data)                                     (0x00000020&((data)<<5))
#define SYS_CLOCK_ENABLE6_SECURE_write_en3_src(data)                                 ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en3(data)                                 ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_akl_shift                                    (4)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_akl_mask                                     (0x00000010)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_akl(data)                                    (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_akl_src(data)                                ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_akl(data)                                ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE6_SECURE_write_en2_shift                                     (3)
#define SYS_CLOCK_ENABLE6_SECURE_write_en2_mask                                      (0x00000008)
#define SYS_CLOCK_ENABLE6_SECURE_write_en2(data)                                     (0x00000008&((data)<<3))
#define SYS_CLOCK_ENABLE6_SECURE_write_en2_src(data)                                 ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en2(data)                                 ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nd_shift                                     (2)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nd_mask                                      (0x00000004)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nd(data)                                     (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_nd_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_nd(data)                                 ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE6_SECURE_write_en1_shift                                     (1)
#define SYS_CLOCK_ENABLE6_SECURE_write_en1_mask                                      (0x00000002)
#define SYS_CLOCK_ENABLE6_SECURE_write_en1(data)                                     (0x00000002&((data)<<1))
#define SYS_CLOCK_ENABLE6_SECURE_write_en1_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE6_SECURE_get_write_en1(data)                                 ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_dsc_shift                                    (0)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_dsc_mask                                     (0x00000001)
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_dsc(data)                                    (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE6_SECURE_clk_en_dsc_src(data)                                ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE6_SECURE_get_clk_en_dsc(data)                                ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET8_SECURE                                                       0x088
#define SYS_SOFT_RESET8_SECURE_reg_addr                                              "0x98000088"
#define SYS_SOFT_RESET8_SECURE_reg                                                   0x98000088
#define set_SYS_SOFT_RESET8_SECURE_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET8_SECURE_reg)=data)
#define get_SYS_SOFT_RESET8_SECURE_reg   (*((volatile unsigned int*) SYS_SOFT_RESET8_SECURE_reg))
#define SYS_SOFT_RESET8_SECURE_inst_adr                                              "0x0022"
#define SYS_SOFT_RESET8_SECURE_inst                                                  0x0022
#define SYS_SOFT_RESET8_SECURE_write_en16_shift                                      (31)
#define SYS_SOFT_RESET8_SECURE_write_en16_mask                                       (0x80000000)
#define SYS_SOFT_RESET8_SECURE_write_en16(data)                                      (0x80000000&((data)<<31))
#define SYS_SOFT_RESET8_SECURE_write_en16_src(data)                                  ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET8_SECURE_get_write_en16(data)                                  ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_10_shift                                (30)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_10_mask                                 (0x40000000)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_10(data)                                (0x40000000&((data)<<30))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_10_src(data)                            ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_10(data)                            ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET8_SECURE_write_en15_shift                                      (29)
#define SYS_SOFT_RESET8_SECURE_write_en15_mask                                       (0x20000000)
#define SYS_SOFT_RESET8_SECURE_write_en15(data)                                      (0x20000000&((data)<<29))
#define SYS_SOFT_RESET8_SECURE_write_en15_src(data)                                  ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET8_SECURE_get_write_en15(data)                                  ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_9_shift                                 (28)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_9_mask                                  (0x10000000)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_9(data)                                 (0x10000000&((data)<<28))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_9_src(data)                             ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_9(data)                             ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET8_SECURE_write_en14_shift                                      (27)
#define SYS_SOFT_RESET8_SECURE_write_en14_mask                                       (0x08000000)
#define SYS_SOFT_RESET8_SECURE_write_en14(data)                                      (0x08000000&((data)<<27))
#define SYS_SOFT_RESET8_SECURE_write_en14_src(data)                                  ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET8_SECURE_get_write_en14(data)                                  ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_8_shift                                 (26)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_8_mask                                  (0x04000000)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_8(data)                                 (0x04000000&((data)<<26))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_8_src(data)                             ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_8(data)                             ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET8_SECURE_write_en13_shift                                      (25)
#define SYS_SOFT_RESET8_SECURE_write_en13_mask                                       (0x02000000)
#define SYS_SOFT_RESET8_SECURE_write_en13(data)                                      (0x02000000&((data)<<25))
#define SYS_SOFT_RESET8_SECURE_write_en13_src(data)                                  ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET8_SECURE_get_write_en13(data)                                  ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_7_shift                                 (24)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_7_mask                                  (0x01000000)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_7(data)                                 (0x01000000&((data)<<24))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_7_src(data)                             ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_7(data)                             ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET8_SECURE_write_en12_shift                                      (23)
#define SYS_SOFT_RESET8_SECURE_write_en12_mask                                       (0x00800000)
#define SYS_SOFT_RESET8_SECURE_write_en12(data)                                      (0x00800000&((data)<<23))
#define SYS_SOFT_RESET8_SECURE_write_en12_src(data)                                  ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET8_SECURE_get_write_en12(data)                                  ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_6_shift                                 (22)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_6_mask                                  (0x00400000)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_6(data)                                 (0x00400000&((data)<<22))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_6_src(data)                             ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_6(data)                             ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET8_SECURE_write_en11_shift                                      (21)
#define SYS_SOFT_RESET8_SECURE_write_en11_mask                                       (0x00200000)
#define SYS_SOFT_RESET8_SECURE_write_en11(data)                                      (0x00200000&((data)<<21))
#define SYS_SOFT_RESET8_SECURE_write_en11_src(data)                                  ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET8_SECURE_get_write_en11(data)                                  ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_5_shift                                 (20)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_5_mask                                  (0x00100000)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_5(data)                                 (0x00100000&((data)<<20))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_5_src(data)                             ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_5(data)                             ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET8_SECURE_write_en10_shift                                      (19)
#define SYS_SOFT_RESET8_SECURE_write_en10_mask                                       (0x00080000)
#define SYS_SOFT_RESET8_SECURE_write_en10(data)                                      (0x00080000&((data)<<19))
#define SYS_SOFT_RESET8_SECURE_write_en10_src(data)                                  ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET8_SECURE_get_write_en10(data)                                  ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_4_shift                                 (18)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_4_mask                                  (0x00040000)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_4(data)                                 (0x00040000&((data)<<18))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_4_src(data)                             ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_4(data)                             ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET8_SECURE_write_en9_shift                                       (17)
#define SYS_SOFT_RESET8_SECURE_write_en9_mask                                        (0x00020000)
#define SYS_SOFT_RESET8_SECURE_write_en9(data)                                       (0x00020000&((data)<<17))
#define SYS_SOFT_RESET8_SECURE_write_en9_src(data)                                   ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET8_SECURE_get_write_en9(data)                                   ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_3_shift                                 (16)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_3_mask                                  (0x00010000)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_3(data)                                 (0x00010000&((data)<<16))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_3_src(data)                             ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_3(data)                             ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET8_SECURE_write_en8_shift                                       (15)
#define SYS_SOFT_RESET8_SECURE_write_en8_mask                                        (0x00008000)
#define SYS_SOFT_RESET8_SECURE_write_en8(data)                                       (0x00008000&((data)<<15))
#define SYS_SOFT_RESET8_SECURE_write_en8_src(data)                                   ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET8_SECURE_get_write_en8(data)                                   ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_2_shift                                 (14)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_2_mask                                  (0x00004000)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_2(data)                                 (0x00004000&((data)<<14))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_2_src(data)                             ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_2(data)                             ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET8_SECURE_write_en7_shift                                       (13)
#define SYS_SOFT_RESET8_SECURE_write_en7_mask                                        (0x00002000)
#define SYS_SOFT_RESET8_SECURE_write_en7(data)                                       (0x00002000&((data)<<13))
#define SYS_SOFT_RESET8_SECURE_write_en7_src(data)                                   ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET8_SECURE_get_write_en7(data)                                   ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_1_shift                                 (12)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_1_mask                                  (0x00001000)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_1(data)                                 (0x00001000&((data)<<12))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_1_src(data)                             ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_1(data)                             ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET8_SECURE_write_en6_shift                                       (11)
#define SYS_SOFT_RESET8_SECURE_write_en6_mask                                        (0x00000800)
#define SYS_SOFT_RESET8_SECURE_write_en6(data)                                       (0x00000800&((data)<<11))
#define SYS_SOFT_RESET8_SECURE_write_en6_src(data)                                   ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET8_SECURE_get_write_en6(data)                                   ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_0_shift                                 (10)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_0_mask                                  (0x00000400)
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_0(data)                                 (0x00000400&((data)<<10))
#define SYS_SOFT_RESET8_SECURE_rstn_nxxx_dmy_0_src(data)                             ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nxxx_dmy_0(data)                             ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET8_SECURE_write_en5_shift                                       (9)
#define SYS_SOFT_RESET8_SECURE_write_en5_mask                                        (0x00000200)
#define SYS_SOFT_RESET8_SECURE_write_en5(data)                                       (0x00000200&((data)<<9))
#define SYS_SOFT_RESET8_SECURE_write_en5_src(data)                                   ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET8_SECURE_get_write_en5(data)                                   ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET8_SECURE_rstn_kt_shift                                         (8)
#define SYS_SOFT_RESET8_SECURE_rstn_kt_mask                                          (0x00000100)
#define SYS_SOFT_RESET8_SECURE_rstn_kt(data)                                         (0x00000100&((data)<<8))
#define SYS_SOFT_RESET8_SECURE_rstn_kt_src(data)                                     ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET8_SECURE_get_rstn_kt(data)                                     ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET8_SECURE_write_en4_shift                                       (7)
#define SYS_SOFT_RESET8_SECURE_write_en4_mask                                        (0x00000080)
#define SYS_SOFT_RESET8_SECURE_write_en4(data)                                       (0x00000080&((data)<<7))
#define SYS_SOFT_RESET8_SECURE_write_en4_src(data)                                   ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET8_SECURE_get_write_en4(data)                                   ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET8_SECURE_rstn_sce_shift                                        (6)
#define SYS_SOFT_RESET8_SECURE_rstn_sce_mask                                         (0x00000040)
#define SYS_SOFT_RESET8_SECURE_rstn_sce(data)                                        (0x00000040&((data)<<6))
#define SYS_SOFT_RESET8_SECURE_rstn_sce_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET8_SECURE_get_rstn_sce(data)                                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET8_SECURE_write_en3_shift                                       (5)
#define SYS_SOFT_RESET8_SECURE_write_en3_mask                                        (0x00000020)
#define SYS_SOFT_RESET8_SECURE_write_en3(data)                                       (0x00000020&((data)<<5))
#define SYS_SOFT_RESET8_SECURE_write_en3_src(data)                                   ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET8_SECURE_get_write_en3(data)                                   ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET8_SECURE_rstn_akl_shift                                        (4)
#define SYS_SOFT_RESET8_SECURE_rstn_akl_mask                                         (0x00000010)
#define SYS_SOFT_RESET8_SECURE_rstn_akl(data)                                        (0x00000010&((data)<<4))
#define SYS_SOFT_RESET8_SECURE_rstn_akl_src(data)                                    ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET8_SECURE_get_rstn_akl(data)                                    ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET8_SECURE_write_en2_shift                                       (3)
#define SYS_SOFT_RESET8_SECURE_write_en2_mask                                        (0x00000008)
#define SYS_SOFT_RESET8_SECURE_write_en2(data)                                       (0x00000008&((data)<<3))
#define SYS_SOFT_RESET8_SECURE_write_en2_src(data)                                   ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET8_SECURE_get_write_en2(data)                                   ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET8_SECURE_rstn_nd_shift                                         (2)
#define SYS_SOFT_RESET8_SECURE_rstn_nd_mask                                          (0x00000004)
#define SYS_SOFT_RESET8_SECURE_rstn_nd(data)                                         (0x00000004&((data)<<2))
#define SYS_SOFT_RESET8_SECURE_rstn_nd_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET8_SECURE_get_rstn_nd(data)                                     ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET8_SECURE_write_en1_shift                                       (1)
#define SYS_SOFT_RESET8_SECURE_write_en1_mask                                        (0x00000002)
#define SYS_SOFT_RESET8_SECURE_write_en1(data)                                       (0x00000002&((data)<<1))
#define SYS_SOFT_RESET8_SECURE_write_en1_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET8_SECURE_get_write_en1(data)                                   ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET8_SECURE_rstn_dsc_shift                                        (0)
#define SYS_SOFT_RESET8_SECURE_rstn_dsc_mask                                         (0x00000001)
#define SYS_SOFT_RESET8_SECURE_rstn_dsc(data)                                        (0x00000001&((data)<<0))
#define SYS_SOFT_RESET8_SECURE_rstn_dsc_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET8_SECURE_get_rstn_dsc(data)                                    ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE7                                                            0x08C
#define SYS_CLOCK_ENABLE7_reg_addr                                                   "0x9800008C"
#define SYS_CLOCK_ENABLE7_reg                                                        0x9800008C
#define set_SYS_CLOCK_ENABLE7_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE7_reg)=data)
#define get_SYS_CLOCK_ENABLE7_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE7_reg))
#define SYS_CLOCK_ENABLE7_inst_adr                                                   "0x0023"
#define SYS_CLOCK_ENABLE7_inst                                                       0x0023
#define SYS_CLOCK_ENABLE7_write_en3_shift                                            (5)
#define SYS_CLOCK_ENABLE7_write_en3_mask                                             (0x00000020)
#define SYS_CLOCK_ENABLE7_write_en3(data)                                            (0x00000020&((data)<<5))
#define SYS_CLOCK_ENABLE7_write_en3_src(data)                                        ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE7_get_write_en3(data)                                        ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE7_clk_en_earc_shift                                          (4)
#define SYS_CLOCK_ENABLE7_clk_en_earc_mask                                           (0x00000010)
#define SYS_CLOCK_ENABLE7_clk_en_earc(data)                                          (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE7_clk_en_earc_src(data)                                      ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE7_get_clk_en_earc(data)                                      ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE7_write_en2_shift                                            (3)
#define SYS_CLOCK_ENABLE7_write_en2_mask                                             (0x00000008)
#define SYS_CLOCK_ENABLE7_write_en2(data)                                            (0x00000008&((data)<<3))
#define SYS_CLOCK_ENABLE7_write_en2_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE7_get_write_en2(data)                                        ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE7_clk_en_iso_gspi_shift                                      (2)
#define SYS_CLOCK_ENABLE7_clk_en_iso_gspi_mask                                       (0x00000004)
#define SYS_CLOCK_ENABLE7_clk_en_iso_gspi(data)                                      (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE7_clk_en_iso_gspi_src(data)                                  ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE7_get_clk_en_iso_gspi(data)                                  ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE7_write_en1_shift                                            (1)
#define SYS_CLOCK_ENABLE7_write_en1_mask                                             (0x00000002)
#define SYS_CLOCK_ENABLE7_write_en1(data)                                            (0x00000002&((data)<<1))
#define SYS_CLOCK_ENABLE7_write_en1_src(data)                                        ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE7_get_write_en1(data)                                        ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE7_clk_en_pcie2_shift                                         (0)
#define SYS_CLOCK_ENABLE7_clk_en_pcie2_mask                                          (0x00000001)
#define SYS_CLOCK_ENABLE7_clk_en_pcie2(data)                                         (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE7_clk_en_pcie2_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE7_get_clk_en_pcie2(data)                                     ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET9                                                              0x090
#define SYS_SOFT_RESET9_reg_addr                                                     "0x98000090"
#define SYS_SOFT_RESET9_reg                                                          0x98000090
#define set_SYS_SOFT_RESET9_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET9_reg)=data)
#define get_SYS_SOFT_RESET9_reg   (*((volatile unsigned int*) SYS_SOFT_RESET9_reg))
#define SYS_SOFT_RESET9_inst_adr                                                     "0x0024"
#define SYS_SOFT_RESET9_inst                                                         0x0024
#define SYS_SOFT_RESET9_write_en8_shift                                              (15)
#define SYS_SOFT_RESET9_write_en8_mask                                               (0x00008000)
#define SYS_SOFT_RESET9_write_en8(data)                                              (0x00008000&((data)<<15))
#define SYS_SOFT_RESET9_write_en8_src(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET9_get_write_en8(data)                                          ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET9_rstn_dcphy_umctl2_shift                                      (14)
#define SYS_SOFT_RESET9_rstn_dcphy_umctl2_mask                                       (0x00004000)
#define SYS_SOFT_RESET9_rstn_dcphy_umctl2(data)                                      (0x00004000&((data)<<14))
#define SYS_SOFT_RESET9_rstn_dcphy_umctl2_src(data)                                  ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET9_get_rstn_dcphy_umctl2(data)                                  ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET9_write_en7_shift                                              (13)
#define SYS_SOFT_RESET9_write_en7_mask                                               (0x00002000)
#define SYS_SOFT_RESET9_write_en7(data)                                              (0x00002000&((data)<<13))
#define SYS_SOFT_RESET9_write_en7_src(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET9_get_write_en7(data)                                          ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET9_rstn_pcie2_phy_mdio_shift                                    (12)
#define SYS_SOFT_RESET9_rstn_pcie2_phy_mdio_mask                                     (0x00001000)
#define SYS_SOFT_RESET9_rstn_pcie2_phy_mdio(data)                                    (0x00001000&((data)<<12))
#define SYS_SOFT_RESET9_rstn_pcie2_phy_mdio_src(data)                                ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET9_get_rstn_pcie2_phy_mdio(data)                                ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET9_write_en6_shift                                              (11)
#define SYS_SOFT_RESET9_write_en6_mask                                               (0x00000800)
#define SYS_SOFT_RESET9_write_en6(data)                                              (0x00000800&((data)<<11))
#define SYS_SOFT_RESET9_write_en6_src(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET9_get_write_en6(data)                                          ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET9_rstn_pcie2_nonstich_shift                                    (10)
#define SYS_SOFT_RESET9_rstn_pcie2_nonstich_mask                                     (0x00000400)
#define SYS_SOFT_RESET9_rstn_pcie2_nonstich(data)                                    (0x00000400&((data)<<10))
#define SYS_SOFT_RESET9_rstn_pcie2_nonstich_src(data)                                ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET9_get_rstn_pcie2_nonstich(data)                                ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET9_write_en5_shift                                              (9)
#define SYS_SOFT_RESET9_write_en5_mask                                               (0x00000200)
#define SYS_SOFT_RESET9_write_en5(data)                                              (0x00000200&((data)<<9))
#define SYS_SOFT_RESET9_write_en5_src(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET9_get_write_en5(data)                                          ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET9_rstn_pcie2_power_shift                                       (8)
#define SYS_SOFT_RESET9_rstn_pcie2_power_mask                                        (0x00000100)
#define SYS_SOFT_RESET9_rstn_pcie2_power(data)                                       (0x00000100&((data)<<8))
#define SYS_SOFT_RESET9_rstn_pcie2_power_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET9_get_rstn_pcie2_power(data)                                   ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET9_write_en4_shift                                              (7)
#define SYS_SOFT_RESET9_write_en4_mask                                               (0x00000080)
#define SYS_SOFT_RESET9_write_en4(data)                                              (0x00000080&((data)<<7))
#define SYS_SOFT_RESET9_write_en4_src(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET9_get_write_en4(data)                                          ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET9_rstn_pcie2_core_shift                                        (6)
#define SYS_SOFT_RESET9_rstn_pcie2_core_mask                                         (0x00000040)
#define SYS_SOFT_RESET9_rstn_pcie2_core(data)                                        (0x00000040&((data)<<6))
#define SYS_SOFT_RESET9_rstn_pcie2_core_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET9_get_rstn_pcie2_core(data)                                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET9_write_en3_shift                                              (5)
#define SYS_SOFT_RESET9_write_en3_mask                                               (0x00000020)
#define SYS_SOFT_RESET9_write_en3(data)                                              (0x00000020&((data)<<5))
#define SYS_SOFT_RESET9_write_en3_src(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET9_get_write_en3(data)                                          ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET9_rstn_pcie2_shift                                             (4)
#define SYS_SOFT_RESET9_rstn_pcie2_mask                                              (0x00000010)
#define SYS_SOFT_RESET9_rstn_pcie2(data)                                             (0x00000010&((data)<<4))
#define SYS_SOFT_RESET9_rstn_pcie2_src(data)                                         ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET9_get_rstn_pcie2(data)                                         ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET9_write_en2_shift                                              (3)
#define SYS_SOFT_RESET9_write_en2_mask                                               (0x00000008)
#define SYS_SOFT_RESET9_write_en2(data)                                              (0x00000008&((data)<<3))
#define SYS_SOFT_RESET9_write_en2_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET9_get_write_en2(data)                                          ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET9_rstn_pcie2_phy_shift                                         (2)
#define SYS_SOFT_RESET9_rstn_pcie2_phy_mask                                          (0x00000004)
#define SYS_SOFT_RESET9_rstn_pcie2_phy(data)                                         (0x00000004&((data)<<2))
#define SYS_SOFT_RESET9_rstn_pcie2_phy_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET9_get_rstn_pcie2_phy(data)                                     ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET9_write_en1_shift                                              (1)
#define SYS_SOFT_RESET9_write_en1_mask                                               (0x00000002)
#define SYS_SOFT_RESET9_write_en1(data)                                              (0x00000002&((data)<<1))
#define SYS_SOFT_RESET9_write_en1_src(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET9_get_write_en1(data)                                          ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET9_rstn_pcie2_stitch_shift                                      (0)
#define SYS_SOFT_RESET9_rstn_pcie2_stitch_mask                                       (0x00000001)
#define SYS_SOFT_RESET9_rstn_pcie2_stitch(data)                                      (0x00000001&((data)<<0))
#define SYS_SOFT_RESET9_rstn_pcie2_stitch_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET9_get_rstn_pcie2_stitch(data)                                  ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET10_SECURE                                                      0x094
#define SYS_SOFT_RESET10_SECURE_reg_addr                                             "0x98000094"
#define SYS_SOFT_RESET10_SECURE_reg                                                  0x98000094
#define set_SYS_SOFT_RESET10_SECURE_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET10_SECURE_reg)=data)
#define get_SYS_SOFT_RESET10_SECURE_reg   (*((volatile unsigned int*) SYS_SOFT_RESET10_SECURE_reg))
#define SYS_SOFT_RESET10_SECURE_inst_adr                                             "0x0025"
#define SYS_SOFT_RESET10_SECURE_inst                                                 0x0025
#define SYS_SOFT_RESET10_SECURE_write_en1_shift                                      (1)
#define SYS_SOFT_RESET10_SECURE_write_en1_mask                                       (0x00000002)
#define SYS_SOFT_RESET10_SECURE_write_en1(data)                                      (0x00000002&((data)<<1))
#define SYS_SOFT_RESET10_SECURE_write_en1_src(data)                                  ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET10_SECURE_get_write_en1(data)                                  ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET10_SECURE_rstn_nf_shift                                        (0)
#define SYS_SOFT_RESET10_SECURE_rstn_nf_mask                                         (0x00000001)
#define SYS_SOFT_RESET10_SECURE_rstn_nf(data)                                        (0x00000001&((data)<<0))
#define SYS_SOFT_RESET10_SECURE_rstn_nf_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET10_SECURE_get_rstn_nf(data)                                    ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET_SECURE_DMY_0                                                  0x098
#define SYS_SOFT_RESET_SECURE_DMY_0_reg_addr                                         "0x98000098"
#define SYS_SOFT_RESET_SECURE_DMY_0_reg                                              0x98000098
#define set_SYS_SOFT_RESET_SECURE_DMY_0_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET_SECURE_DMY_0_reg)=data)
#define get_SYS_SOFT_RESET_SECURE_DMY_0_reg   (*((volatile unsigned int*) SYS_SOFT_RESET_SECURE_DMY_0_reg))
#define SYS_SOFT_RESET_SECURE_DMY_0_inst_adr                                         "0x0026"
#define SYS_SOFT_RESET_SECURE_DMY_0_inst                                             0x0026
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en16_shift                                 (31)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en16_mask                                  (0x80000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en16(data)                                 (0x80000000&((data)<<31))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en16_src(data)                             ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en16(data)                             ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_15_shift                       (30)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_15_mask                        (0x40000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_15(data)                       (0x40000000&((data)<<30))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_15_src(data)                   ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_15(data)                   ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en15_shift                                 (29)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en15_mask                                  (0x20000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en15(data)                                 (0x20000000&((data)<<29))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en15_src(data)                             ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en15(data)                             ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_14_shift                       (28)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_14_mask                        (0x10000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_14(data)                       (0x10000000&((data)<<28))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_14_src(data)                   ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_14(data)                   ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en14_shift                                 (27)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en14_mask                                  (0x08000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en14(data)                                 (0x08000000&((data)<<27))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en14_src(data)                             ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en14(data)                             ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_13_shift                       (26)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_13_mask                        (0x04000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_13(data)                       (0x04000000&((data)<<26))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_13_src(data)                   ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_13(data)                   ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en13_shift                                 (25)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en13_mask                                  (0x02000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en13(data)                                 (0x02000000&((data)<<25))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en13_src(data)                             ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en13(data)                             ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_12_shift                       (24)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_12_mask                        (0x01000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_12(data)                       (0x01000000&((data)<<24))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_12_src(data)                   ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_12(data)                   ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en12_shift                                 (23)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en12_mask                                  (0x00800000)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en12(data)                                 (0x00800000&((data)<<23))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en12_src(data)                             ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en12(data)                             ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_11_shift                       (22)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_11_mask                        (0x00400000)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_11(data)                       (0x00400000&((data)<<22))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_11_src(data)                   ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_11(data)                   ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en11_shift                                 (21)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en11_mask                                  (0x00200000)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en11(data)                                 (0x00200000&((data)<<21))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en11_src(data)                             ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en11(data)                             ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_10_shift                       (20)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_10_mask                        (0x00100000)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_10(data)                       (0x00100000&((data)<<20))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_10_src(data)                   ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_10(data)                   ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en10_shift                                 (19)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en10_mask                                  (0x00080000)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en10(data)                                 (0x00080000&((data)<<19))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en10_src(data)                             ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en10(data)                             ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_9_shift                        (18)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_9_mask                         (0x00040000)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_9(data)                        (0x00040000&((data)<<18))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_9_src(data)                    ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_9(data)                    ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en9_shift                                  (17)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en9_mask                                   (0x00020000)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en9(data)                                  (0x00020000&((data)<<17))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en9_src(data)                              ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en9(data)                              ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_8_shift                        (16)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_8_mask                         (0x00010000)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_8(data)                        (0x00010000&((data)<<16))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_8_src(data)                    ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_8(data)                    ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en8_shift                                  (15)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en8_mask                                   (0x00008000)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en8(data)                                  (0x00008000&((data)<<15))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en8_src(data)                              ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en8(data)                              ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_7_shift                        (14)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_7_mask                         (0x00004000)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_7(data)                        (0x00004000&((data)<<14))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_7_src(data)                    ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_7(data)                    ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en7_shift                                  (13)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en7_mask                                   (0x00002000)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en7(data)                                  (0x00002000&((data)<<13))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en7_src(data)                              ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en7(data)                              ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_6_shift                        (12)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_6_mask                         (0x00001000)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_6(data)                        (0x00001000&((data)<<12))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_6_src(data)                    ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_6(data)                    ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en6_shift                                  (11)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en6_mask                                   (0x00000800)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en6(data)                                  (0x00000800&((data)<<11))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en6_src(data)                              ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en6(data)                              ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_5_shift                        (10)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_5_mask                         (0x00000400)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_5(data)                        (0x00000400&((data)<<10))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_5_src(data)                    ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_5(data)                    ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en5_shift                                  (9)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en5_mask                                   (0x00000200)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en5(data)                                  (0x00000200&((data)<<9))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en5_src(data)                              ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en5(data)                              ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_4_shift                        (8)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_4_mask                         (0x00000100)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_4(data)                        (0x00000100&((data)<<8))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_4_src(data)                    ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_4(data)                    ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en4_shift                                  (7)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en4_mask                                   (0x00000080)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en4(data)                                  (0x00000080&((data)<<7))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en4_src(data)                              ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en4(data)                              ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_3_shift                        (6)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_3_mask                         (0x00000040)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_3(data)                        (0x00000040&((data)<<6))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_3_src(data)                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_3(data)                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en3_shift                                  (5)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en3_mask                                   (0x00000020)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en3(data)                                  (0x00000020&((data)<<5))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en3_src(data)                              ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en3(data)                              ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_2_shift                        (4)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_2_mask                         (0x00000010)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_2(data)                        (0x00000010&((data)<<4))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_2_src(data)                    ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_2(data)                    ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en2_shift                                  (3)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en2_mask                                   (0x00000008)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en2(data)                                  (0x00000008&((data)<<3))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en2_src(data)                              ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en2(data)                              ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_1_shift                        (2)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_1_mask                         (0x00000004)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_1(data)                        (0x00000004&((data)<<2))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_1_src(data)                    ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_1(data)                    ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en1_shift                                  (1)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en1_mask                                   (0x00000002)
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en1(data)                                  (0x00000002&((data)<<1))
#define SYS_SOFT_RESET_SECURE_DMY_0_write_en1_src(data)                              ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_write_en1(data)                              ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_0_shift                        (0)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_0_mask                         (0x00000001)
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_0(data)                        (0x00000001&((data)<<0))
#define SYS_SOFT_RESET_SECURE_DMY_0_rstn_secure_dmy_0_0_src(data)                    ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET_SECURE_DMY_0_get_rstn_secure_dmy_0_0(data)                    ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET_SECURE_DMY_1                                                  0x09C
#define SYS_SOFT_RESET_SECURE_DMY_1_reg_addr                                         "0x9800009C"
#define SYS_SOFT_RESET_SECURE_DMY_1_reg                                              0x9800009C
#define set_SYS_SOFT_RESET_SECURE_DMY_1_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET_SECURE_DMY_1_reg)=data)
#define get_SYS_SOFT_RESET_SECURE_DMY_1_reg   (*((volatile unsigned int*) SYS_SOFT_RESET_SECURE_DMY_1_reg))
#define SYS_SOFT_RESET_SECURE_DMY_1_inst_adr                                         "0x0027"
#define SYS_SOFT_RESET_SECURE_DMY_1_inst                                             0x0027
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en16_shift                                 (31)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en16_mask                                  (0x80000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en16(data)                                 (0x80000000&((data)<<31))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en16_src(data)                             ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en16(data)                             ((0x80000000&(data))>>31)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_15_shift                       (30)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_15_mask                        (0x40000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_15(data)                       (0x40000000&((data)<<30))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_15_src(data)                   ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_15(data)                   ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en15_shift                                 (29)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en15_mask                                  (0x20000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en15(data)                                 (0x20000000&((data)<<29))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en15_src(data)                             ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en15(data)                             ((0x20000000&(data))>>29)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_14_shift                       (28)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_14_mask                        (0x10000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_14(data)                       (0x10000000&((data)<<28))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_14_src(data)                   ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_14(data)                   ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en14_shift                                 (27)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en14_mask                                  (0x08000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en14(data)                                 (0x08000000&((data)<<27))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en14_src(data)                             ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en14(data)                             ((0x08000000&(data))>>27)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_13_shift                       (26)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_13_mask                        (0x04000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_13(data)                       (0x04000000&((data)<<26))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_13_src(data)                   ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_13(data)                   ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en13_shift                                 (25)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en13_mask                                  (0x02000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en13(data)                                 (0x02000000&((data)<<25))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en13_src(data)                             ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en13(data)                             ((0x02000000&(data))>>25)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_12_shift                       (24)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_12_mask                        (0x01000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_12(data)                       (0x01000000&((data)<<24))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_12_src(data)                   ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_12(data)                   ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en12_shift                                 (23)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en12_mask                                  (0x00800000)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en12(data)                                 (0x00800000&((data)<<23))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en12_src(data)                             ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en12(data)                             ((0x00800000&(data))>>23)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_11_shift                       (22)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_11_mask                        (0x00400000)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_11(data)                       (0x00400000&((data)<<22))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_11_src(data)                   ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_11(data)                   ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en11_shift                                 (21)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en11_mask                                  (0x00200000)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en11(data)                                 (0x00200000&((data)<<21))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en11_src(data)                             ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en11(data)                             ((0x00200000&(data))>>21)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_10_shift                       (20)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_10_mask                        (0x00100000)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_10(data)                       (0x00100000&((data)<<20))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_10_src(data)                   ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_10(data)                   ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en10_shift                                 (19)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en10_mask                                  (0x00080000)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en10(data)                                 (0x00080000&((data)<<19))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en10_src(data)                             ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en10(data)                             ((0x00080000&(data))>>19)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_9_shift                        (18)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_9_mask                         (0x00040000)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_9(data)                        (0x00040000&((data)<<18))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_9_src(data)                    ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_9(data)                    ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en9_shift                                  (17)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en9_mask                                   (0x00020000)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en9(data)                                  (0x00020000&((data)<<17))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en9_src(data)                              ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en9(data)                              ((0x00020000&(data))>>17)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_8_shift                        (16)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_8_mask                         (0x00010000)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_8(data)                        (0x00010000&((data)<<16))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_8_src(data)                    ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_8(data)                    ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en8_shift                                  (15)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en8_mask                                   (0x00008000)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en8(data)                                  (0x00008000&((data)<<15))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en8_src(data)                              ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en8(data)                              ((0x00008000&(data))>>15)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_7_shift                        (14)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_7_mask                         (0x00004000)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_7(data)                        (0x00004000&((data)<<14))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_7_src(data)                    ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_7(data)                    ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en7_shift                                  (13)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en7_mask                                   (0x00002000)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en7(data)                                  (0x00002000&((data)<<13))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en7_src(data)                              ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en7(data)                              ((0x00002000&(data))>>13)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_6_shift                        (12)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_6_mask                         (0x00001000)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_6(data)                        (0x00001000&((data)<<12))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_6_src(data)                    ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_6(data)                    ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en6_shift                                  (11)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en6_mask                                   (0x00000800)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en6(data)                                  (0x00000800&((data)<<11))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en6_src(data)                              ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en6(data)                              ((0x00000800&(data))>>11)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_5_shift                        (10)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_5_mask                         (0x00000400)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_5(data)                        (0x00000400&((data)<<10))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_5_src(data)                    ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_5(data)                    ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en5_shift                                  (9)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en5_mask                                   (0x00000200)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en5(data)                                  (0x00000200&((data)<<9))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en5_src(data)                              ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en5(data)                              ((0x00000200&(data))>>9)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_4_shift                        (8)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_4_mask                         (0x00000100)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_4(data)                        (0x00000100&((data)<<8))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_4_src(data)                    ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_4(data)                    ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en4_shift                                  (7)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en4_mask                                   (0x00000080)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en4(data)                                  (0x00000080&((data)<<7))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en4_src(data)                              ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en4(data)                              ((0x00000080&(data))>>7)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_3_shift                        (6)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_3_mask                         (0x00000040)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_3(data)                        (0x00000040&((data)<<6))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_3_src(data)                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_3(data)                    ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en3_shift                                  (5)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en3_mask                                   (0x00000020)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en3(data)                                  (0x00000020&((data)<<5))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en3_src(data)                              ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en3(data)                              ((0x00000020&(data))>>5)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_2_shift                        (4)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_2_mask                         (0x00000010)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_2(data)                        (0x00000010&((data)<<4))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_2_src(data)                    ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_2(data)                    ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en2_shift                                  (3)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en2_mask                                   (0x00000008)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en2(data)                                  (0x00000008&((data)<<3))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en2_src(data)                              ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en2(data)                              ((0x00000008&(data))>>3)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_1_shift                        (2)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_1_mask                         (0x00000004)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_1(data)                        (0x00000004&((data)<<2))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_1_src(data)                    ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_1(data)                    ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en1_shift                                  (1)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en1_mask                                   (0x00000002)
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en1(data)                                  (0x00000002&((data)<<1))
#define SYS_SOFT_RESET_SECURE_DMY_1_write_en1_src(data)                              ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_write_en1(data)                              ((0x00000002&(data))>>1)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_0_shift                        (0)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_0_mask                         (0x00000001)
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_0(data)                        (0x00000001&((data)<<0))
#define SYS_SOFT_RESET_SECURE_DMY_1_rstn_secure_dmy_1_0_src(data)                    ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET_SECURE_DMY_1_get_rstn_secure_dmy_1_0(data)                    ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE_SECURE_DMY_0                                                0x0A0
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_reg_addr                                       "0x980000A0"
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_reg                                            0x980000A0
#define set_SYS_CLOCK_ENABLE_SECURE_DMY_0_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE_SECURE_DMY_0_reg)=data)
#define get_SYS_CLOCK_ENABLE_SECURE_DMY_0_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE_SECURE_DMY_0_reg))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_inst_adr                                       "0x0028"
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_inst                                           0x0028
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en16_shift                               (31)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en16_mask                                (0x80000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en16(data)                               (0x80000000&((data)<<31))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en16_src(data)                           ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en16(data)                           ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_15_shift                   (30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_15_mask                    (0x40000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_15(data)                   (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_15_src(data)               ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_15(data)               ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en15_shift                               (29)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en15_mask                                (0x20000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en15(data)                               (0x20000000&((data)<<29))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en15_src(data)                           ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en15(data)                           ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_14_shift                   (28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_14_mask                    (0x10000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_14(data)                   (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_14_src(data)               ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_14(data)               ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en14_shift                               (27)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en14_mask                                (0x08000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en14(data)                               (0x08000000&((data)<<27))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en14_src(data)                           ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en14(data)                           ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_13_shift                   (26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_13_mask                    (0x04000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_13(data)                   (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_13_src(data)               ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_13(data)               ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en13_shift                               (25)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en13_mask                                (0x02000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en13(data)                               (0x02000000&((data)<<25))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en13_src(data)                           ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en13(data)                           ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_12_shift                   (24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_12_mask                    (0x01000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_12(data)                   (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_12_src(data)               ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_12(data)               ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en12_shift                               (23)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en12_mask                                (0x00800000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en12(data)                               (0x00800000&((data)<<23))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en12_src(data)                           ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en12(data)                           ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_11_shift                   (22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_11_mask                    (0x00400000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_11(data)                   (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_11_src(data)               ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_11(data)               ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en11_shift                               (21)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en11_mask                                (0x00200000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en11(data)                               (0x00200000&((data)<<21))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en11_src(data)                           ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en11(data)                           ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_10_shift                   (20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_10_mask                    (0x00100000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_10(data)                   (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_10_src(data)               ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_10(data)               ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en10_shift                               (19)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en10_mask                                (0x00080000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en10(data)                               (0x00080000&((data)<<19))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en10_src(data)                           ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en10(data)                           ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_9_shift                    (18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_9_mask                     (0x00040000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_9(data)                    (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_9_src(data)                ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_9(data)                ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en9_shift                                (17)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en9_mask                                 (0x00020000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en9(data)                                (0x00020000&((data)<<17))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en9_src(data)                            ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en9(data)                            ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_8_shift                    (16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_8_mask                     (0x00010000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_8(data)                    (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_8_src(data)                ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_8(data)                ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en8_shift                                (15)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en8_mask                                 (0x00008000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en8(data)                                (0x00008000&((data)<<15))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en8_src(data)                            ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en8(data)                            ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_7_shift                    (14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_7_mask                     (0x00004000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_7(data)                    (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_7_src(data)                ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_7(data)                ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en7_shift                                (13)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en7_mask                                 (0x00002000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en7(data)                                (0x00002000&((data)<<13))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en7_src(data)                            ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en7(data)                            ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_6_shift                    (12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_6_mask                     (0x00001000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_6(data)                    (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_6_src(data)                ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_6(data)                ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en6_shift                                (11)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en6_mask                                 (0x00000800)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en6(data)                                (0x00000800&((data)<<11))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en6_src(data)                            ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en6(data)                            ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_5_shift                    (10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_5_mask                     (0x00000400)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_5(data)                    (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_5_src(data)                ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_5(data)                ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en5_shift                                (9)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en5_mask                                 (0x00000200)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en5(data)                                (0x00000200&((data)<<9))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en5_src(data)                            ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en5(data)                            ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_4_shift                    (8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_4_mask                     (0x00000100)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_4(data)                    (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_4_src(data)                ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_4(data)                ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en4_shift                                (7)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en4_mask                                 (0x00000080)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en4(data)                                (0x00000080&((data)<<7))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en4_src(data)                            ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en4(data)                            ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_3_shift                    (6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_3_mask                     (0x00000040)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_3(data)                    (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_3_src(data)                ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_3(data)                ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en3_shift                                (5)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en3_mask                                 (0x00000020)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en3(data)                                (0x00000020&((data)<<5))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en3_src(data)                            ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en3(data)                            ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_2_shift                    (4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_2_mask                     (0x00000010)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_2(data)                    (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_2_src(data)                ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_2(data)                ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en2_shift                                (3)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en2_mask                                 (0x00000008)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en2(data)                                (0x00000008&((data)<<3))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en2_src(data)                            ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en2(data)                            ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_1_shift                    (2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_1_mask                     (0x00000004)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_1(data)                    (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_1_src(data)                ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_1(data)                ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en1_shift                                (1)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en1_mask                                 (0x00000002)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en1(data)                                (0x00000002&((data)<<1))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_write_en1_src(data)                            ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_write_en1(data)                            ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_0_shift                    (0)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_0_mask                     (0x00000001)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_0(data)                    (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_clk_en_secure_dmy_0_0_src(data)                ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_get_clk_en_secure_dmy_0_0(data)                ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE_SECURE_DMY_1                                                0x0A4
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_reg_addr                                       "0x980000A4"
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_reg                                            0x980000A4
#define set_SYS_CLOCK_ENABLE_SECURE_DMY_1_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE_SECURE_DMY_1_reg)=data)
#define get_SYS_CLOCK_ENABLE_SECURE_DMY_1_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE_SECURE_DMY_1_reg))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_inst_adr                                       "0x0029"
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_inst                                           0x0029
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en16_shift                               (31)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en16_mask                                (0x80000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en16(data)                               (0x80000000&((data)<<31))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en16_src(data)                           ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en16(data)                           ((0x80000000&(data))>>31)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_15_shift                   (30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_15_mask                    (0x40000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_15(data)                   (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_15_src(data)               ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_15(data)               ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en15_shift                               (29)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en15_mask                                (0x20000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en15(data)                               (0x20000000&((data)<<29))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en15_src(data)                           ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en15(data)                           ((0x20000000&(data))>>29)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_14_shift                   (28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_14_mask                    (0x10000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_14(data)                   (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_14_src(data)               ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_14(data)               ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en14_shift                               (27)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en14_mask                                (0x08000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en14(data)                               (0x08000000&((data)<<27))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en14_src(data)                           ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en14(data)                           ((0x08000000&(data))>>27)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_13_shift                   (26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_13_mask                    (0x04000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_13(data)                   (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_13_src(data)               ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_13(data)               ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en13_shift                               (25)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en13_mask                                (0x02000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en13(data)                               (0x02000000&((data)<<25))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en13_src(data)                           ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en13(data)                           ((0x02000000&(data))>>25)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_12_shift                   (24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_12_mask                    (0x01000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_12(data)                   (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_12_src(data)               ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_12(data)               ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en12_shift                               (23)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en12_mask                                (0x00800000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en12(data)                               (0x00800000&((data)<<23))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en12_src(data)                           ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en12(data)                           ((0x00800000&(data))>>23)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_11_shift                   (22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_11_mask                    (0x00400000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_11(data)                   (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_11_src(data)               ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_11(data)               ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en11_shift                               (21)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en11_mask                                (0x00200000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en11(data)                               (0x00200000&((data)<<21))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en11_src(data)                           ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en11(data)                           ((0x00200000&(data))>>21)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_10_shift                   (20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_10_mask                    (0x00100000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_10(data)                   (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_10_src(data)               ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_10(data)               ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en10_shift                               (19)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en10_mask                                (0x00080000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en10(data)                               (0x00080000&((data)<<19))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en10_src(data)                           ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en10(data)                           ((0x00080000&(data))>>19)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_9_shift                    (18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_9_mask                     (0x00040000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_9(data)                    (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_9_src(data)                ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_9(data)                ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en9_shift                                (17)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en9_mask                                 (0x00020000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en9(data)                                (0x00020000&((data)<<17))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en9_src(data)                            ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en9(data)                            ((0x00020000&(data))>>17)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_8_shift                    (16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_8_mask                     (0x00010000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_8(data)                    (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_8_src(data)                ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_8(data)                ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en8_shift                                (15)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en8_mask                                 (0x00008000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en8(data)                                (0x00008000&((data)<<15))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en8_src(data)                            ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en8(data)                            ((0x00008000&(data))>>15)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_7_shift                    (14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_7_mask                     (0x00004000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_7(data)                    (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_7_src(data)                ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_7(data)                ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en7_shift                                (13)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en7_mask                                 (0x00002000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en7(data)                                (0x00002000&((data)<<13))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en7_src(data)                            ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en7(data)                            ((0x00002000&(data))>>13)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_6_shift                    (12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_6_mask                     (0x00001000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_6(data)                    (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_6_src(data)                ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_6(data)                ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en6_shift                                (11)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en6_mask                                 (0x00000800)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en6(data)                                (0x00000800&((data)<<11))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en6_src(data)                            ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en6(data)                            ((0x00000800&(data))>>11)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_5_shift                    (10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_5_mask                     (0x00000400)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_5(data)                    (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_5_src(data)                ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_5(data)                ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en5_shift                                (9)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en5_mask                                 (0x00000200)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en5(data)                                (0x00000200&((data)<<9))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en5_src(data)                            ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en5(data)                            ((0x00000200&(data))>>9)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_4_shift                    (8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_4_mask                     (0x00000100)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_4(data)                    (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_4_src(data)                ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_4(data)                ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en4_shift                                (7)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en4_mask                                 (0x00000080)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en4(data)                                (0x00000080&((data)<<7))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en4_src(data)                            ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en4(data)                            ((0x00000080&(data))>>7)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_3_shift                    (6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_3_mask                     (0x00000040)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_3(data)                    (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_3_src(data)                ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_3(data)                ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en3_shift                                (5)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en3_mask                                 (0x00000020)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en3(data)                                (0x00000020&((data)<<5))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en3_src(data)                            ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en3(data)                            ((0x00000020&(data))>>5)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_2_shift                    (4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_2_mask                     (0x00000010)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_2(data)                    (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_2_src(data)                ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_2(data)                ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en2_shift                                (3)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en2_mask                                 (0x00000008)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en2(data)                                (0x00000008&((data)<<3))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en2_src(data)                            ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en2(data)                            ((0x00000008&(data))>>3)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_1_shift                    (2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_1_mask                     (0x00000004)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_1(data)                    (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_1_src(data)                ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_1(data)                ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en1_shift                                (1)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en1_mask                                 (0x00000002)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en1(data)                                (0x00000002&((data)<<1))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_write_en1_src(data)                            ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_write_en1(data)                            ((0x00000002&(data))>>1)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_0_shift                    (0)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_0_mask                     (0x00000001)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_0(data)                    (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_clk_en_secure_dmy_1_0_src(data)                ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_get_clk_en_secure_dmy_1_0(data)                ((0x00000001&(data))>>0)


#define SYS_AIO_O_PCM_CK_CTL                                                         0x070
#define SYS_AIO_O_PCM_CK_CTL_reg_addr                                                "0x98000070"
#define SYS_AIO_O_PCM_CK_CTL_reg                                                     0x98000070
#define set_SYS_AIO_O_PCM_CK_CTL_reg(data)   (*((volatile unsigned int*) SYS_AIO_O_PCM_CK_CTL_reg)=data)
#define get_SYS_AIO_O_PCM_CK_CTL_reg   (*((volatile unsigned int*) SYS_AIO_O_PCM_CK_CTL_reg))
#define SYS_AIO_O_PCM_CK_CTL_inst_adr                                                "0x001C"
#define SYS_AIO_O_PCM_CK_CTL_inst                                                    0x001C
#define SYS_AIO_O_PCM_CK_CTL_mclk_sel_shift                                          (5)
#define SYS_AIO_O_PCM_CK_CTL_mclk_sel_mask                                           (0x000001E0)
#define SYS_AIO_O_PCM_CK_CTL_mclk_sel(data)                                          (0x000001E0&((data)<<5))
#define SYS_AIO_O_PCM_CK_CTL_mclk_sel_src(data)                                      ((0x000001E0&(data))>>5)
#define SYS_AIO_O_PCM_CK_CTL_get_mclk_sel(data)                                      ((0x000001E0&(data))>>5)
#define SYS_AIO_O_PCM_CK_CTL_fs_shift                                                (1)
#define SYS_AIO_O_PCM_CK_CTL_fs_mask                                                 (0x0000001E)
#define SYS_AIO_O_PCM_CK_CTL_fs(data)                                                (0x0000001E&((data)<<1))
#define SYS_AIO_O_PCM_CK_CTL_fs_src(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_O_PCM_CK_CTL_get_fs(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_O_PCM_CK_CTL_clken_shift                                             (0)
#define SYS_AIO_O_PCM_CK_CTL_clken_mask                                              (0x00000001)
#define SYS_AIO_O_PCM_CK_CTL_clken(data)                                             (0x00000001&((data)<<0))
#define SYS_AIO_O_PCM_CK_CTL_clken_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_AIO_O_PCM_CK_CTL_get_clken(data)                                         ((0x00000001&(data))>>0)


#define SYS_AIO_O_RAW_CK_CTL                                                         0x074
#define SYS_AIO_O_RAW_CK_CTL_reg_addr                                                "0x98000074"
#define SYS_AIO_O_RAW_CK_CTL_reg                                                     0x98000074
#define set_SYS_AIO_O_RAW_CK_CTL_reg(data)   (*((volatile unsigned int*) SYS_AIO_O_RAW_CK_CTL_reg)=data)
#define get_SYS_AIO_O_RAW_CK_CTL_reg   (*((volatile unsigned int*) SYS_AIO_O_RAW_CK_CTL_reg))
#define SYS_AIO_O_RAW_CK_CTL_inst_adr                                                "0x001D"
#define SYS_AIO_O_RAW_CK_CTL_inst                                                    0x001D
#define SYS_AIO_O_RAW_CK_CTL_fs_shift                                                (1)
#define SYS_AIO_O_RAW_CK_CTL_fs_mask                                                 (0x0000001E)
#define SYS_AIO_O_RAW_CK_CTL_fs(data)                                                (0x0000001E&((data)<<1))
#define SYS_AIO_O_RAW_CK_CTL_fs_src(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_O_RAW_CK_CTL_get_fs(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_O_RAW_CK_CTL_clken_shift                                             (0)
#define SYS_AIO_O_RAW_CK_CTL_clken_mask                                              (0x00000001)
#define SYS_AIO_O_RAW_CK_CTL_clken(data)                                             (0x00000001&((data)<<0))
#define SYS_AIO_O_RAW_CK_CTL_clken_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_AIO_O_RAW_CK_CTL_get_clken(data)                                         ((0x00000001&(data))>>0)


#define SYS_AIO_O_RAW2_CK_CTL                                                        0x078
#define SYS_AIO_O_RAW2_CK_CTL_reg_addr                                               "0x98000078"
#define SYS_AIO_O_RAW2_CK_CTL_reg                                                    0x98000078
#define set_SYS_AIO_O_RAW2_CK_CTL_reg(data)   (*((volatile unsigned int*) SYS_AIO_O_RAW2_CK_CTL_reg)=data)
#define get_SYS_AIO_O_RAW2_CK_CTL_reg   (*((volatile unsigned int*) SYS_AIO_O_RAW2_CK_CTL_reg))
#define SYS_AIO_O_RAW2_CK_CTL_inst_adr                                               "0x001E"
#define SYS_AIO_O_RAW2_CK_CTL_inst                                                   0x001E
#define SYS_AIO_O_RAW2_CK_CTL_fs_shift                                               (1)
#define SYS_AIO_O_RAW2_CK_CTL_fs_mask                                                (0x0000001E)
#define SYS_AIO_O_RAW2_CK_CTL_fs(data)                                               (0x0000001E&((data)<<1))
#define SYS_AIO_O_RAW2_CK_CTL_fs_src(data)                                           ((0x0000001E&(data))>>1)
#define SYS_AIO_O_RAW2_CK_CTL_get_fs(data)                                           ((0x0000001E&(data))>>1)
#define SYS_AIO_O_RAW2_CK_CTL_clken_shift                                            (0)
#define SYS_AIO_O_RAW2_CK_CTL_clken_mask                                             (0x00000001)
#define SYS_AIO_O_RAW2_CK_CTL_clken(data)                                            (0x00000001&((data)<<0))
#define SYS_AIO_O_RAW2_CK_CTL_clken_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_AIO_O_RAW2_CK_CTL_get_clken(data)                                        ((0x00000001&(data))>>0)


#define SYS_APS_CTL                                                                  0x07C
#define SYS_APS_CTL_reg_addr                                                         "0x9800007C"
#define SYS_APS_CTL_reg                                                              0x9800007C
#define set_SYS_APS_CTL_reg(data)   (*((volatile unsigned int*) SYS_APS_CTL_reg)=data)
#define get_SYS_APS_CTL_reg   (*((volatile unsigned int*) SYS_APS_CTL_reg))
#define SYS_APS_CTL_inst_adr                                                         "0x001F"
#define SYS_APS_CTL_inst                                                             0x001F
#define SYS_APS_CTL_write_en2_shift                                                  (1)
#define SYS_APS_CTL_write_en2_mask                                                   (0x00000002)
#define SYS_APS_CTL_write_en2(data)                                                  (0x00000002&((data)<<1))
#define SYS_APS_CTL_write_en2_src(data)                                              ((0x00000002&(data))>>1)
#define SYS_APS_CTL_get_write_en2(data)                                              ((0x00000002&(data))>>1)
#define SYS_APS_CTL_dds_rstn_shift                                                   (0)
#define SYS_APS_CTL_dds_rstn_mask                                                    (0x00000001)
#define SYS_APS_CTL_dds_rstn(data)                                                   (0x00000001&((data)<<0))
#define SYS_APS_CTL_dds_rstn_src(data)                                               ((0x00000001&(data))>>0)
#define SYS_APS_CTL_get_dds_rstn(data)                                               ((0x00000001&(data))>>0)


#define SYS_AIO_I_PCM_CK_CTL                                                         0x080
#define SYS_AIO_I_PCM_CK_CTL_reg_addr                                                "0x98000080"
#define SYS_AIO_I_PCM_CK_CTL_reg                                                     0x98000080
#define set_SYS_AIO_I_PCM_CK_CTL_reg(data)   (*((volatile unsigned int*) SYS_AIO_I_PCM_CK_CTL_reg)=data)
#define get_SYS_AIO_I_PCM_CK_CTL_reg   (*((volatile unsigned int*) SYS_AIO_I_PCM_CK_CTL_reg))
#define SYS_AIO_I_PCM_CK_CTL_inst_adr                                                "0x0020"
#define SYS_AIO_I_PCM_CK_CTL_inst                                                    0x0020
#define SYS_AIO_I_PCM_CK_CTL_mclk_sel_shift                                          (5)
#define SYS_AIO_I_PCM_CK_CTL_mclk_sel_mask                                           (0x000001E0)
#define SYS_AIO_I_PCM_CK_CTL_mclk_sel(data)                                          (0x000001E0&((data)<<5))
#define SYS_AIO_I_PCM_CK_CTL_mclk_sel_src(data)                                      ((0x000001E0&(data))>>5)
#define SYS_AIO_I_PCM_CK_CTL_get_mclk_sel(data)                                      ((0x000001E0&(data))>>5)
#define SYS_AIO_I_PCM_CK_CTL_fs_shift                                                (1)
#define SYS_AIO_I_PCM_CK_CTL_fs_mask                                                 (0x0000001E)
#define SYS_AIO_I_PCM_CK_CTL_fs(data)                                                (0x0000001E&((data)<<1))
#define SYS_AIO_I_PCM_CK_CTL_fs_src(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_I_PCM_CK_CTL_get_fs(data)                                            ((0x0000001E&(data))>>1)
#define SYS_AIO_I_PCM_CK_CTL_clken_shift                                             (0)
#define SYS_AIO_I_PCM_CK_CTL_clken_mask                                              (0x00000001)
#define SYS_AIO_I_PCM_CK_CTL_clken(data)                                             (0x00000001&((data)<<0))
#define SYS_AIO_I_PCM_CK_CTL_clken_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_AIO_I_PCM_CK_CTL_get_clken(data)                                         ((0x00000001&(data))>>0)


#define SYS_PLL_SCPU0                                                                0x100
#define SYS_PLL_SCPU0_reg_addr                                                       "0x98000100"
#define SYS_PLL_SCPU0_reg                                                            0x98000100
#define set_SYS_PLL_SCPU0_reg(data)   (*((volatile unsigned int*) SYS_PLL_SCPU0_reg)=data)
#define get_SYS_PLL_SCPU0_reg   (*((volatile unsigned int*) SYS_PLL_SCPU0_reg))
#define SYS_PLL_SCPU0_inst_adr                                                       "0x0040"
#define SYS_PLL_SCPU0_inst                                                           0x0040
#define SYS_PLL_SCPU0_REG_PLLSCPU_SPD_DOWN_SEL_shift                                 (30)
#define SYS_PLL_SCPU0_REG_PLLSCPU_SPD_DOWN_SEL_mask                                  (0x40000000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_SPD_DOWN_SEL(data)                                 (0x40000000&((data)<<30))
#define SYS_PLL_SCPU0_REG_PLLSCPU_SPD_DOWN_SEL_src(data)                             ((0x40000000&(data))>>30)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_SPD_DOWN_SEL(data)                             ((0x40000000&(data))>>30)
#define SYS_PLL_SCPU0_REG_PLLSCPU_RESERVE_shift                                      (24)
#define SYS_PLL_SCPU0_REG_PLLSCPU_RESERVE_mask                                       (0x3F000000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_RESERVE(data)                                      (0x3F000000&((data)<<24))
#define SYS_PLL_SCPU0_REG_PLLSCPU_RESERVE_src(data)                                  ((0x3F000000&(data))>>24)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_RESERVE(data)                                  ((0x3F000000&(data))>>24)
#define SYS_PLL_SCPU0_REG_PLLSCPU_FASTSEL_shift                                      (23)
#define SYS_PLL_SCPU0_REG_PLLSCPU_FASTSEL_mask                                       (0x00800000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_FASTSEL(data)                                      (0x00800000&((data)<<23))
#define SYS_PLL_SCPU0_REG_PLLSCPU_FASTSEL_src(data)                                  ((0x00800000&(data))>>23)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_FASTSEL(data)                                  ((0x00800000&(data))>>23)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO_REFSEL_shift                                   (22)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO_REFSEL_mask                                    (0x00400000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO_REFSEL(data)                                   (0x00400000&((data)<<22))
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO_REFSEL_src(data)                               ((0x00400000&(data))>>22)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_LDO_REFSEL(data)                               ((0x00400000&(data))>>22)
#define SYS_PLL_SCPU0_REG_PLLSCPU_SPD_DOWN_shift                                     (21)
#define SYS_PLL_SCPU0_REG_PLLSCPU_SPD_DOWN_mask                                      (0x00200000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_SPD_DOWN(data)                                     (0x00200000&((data)<<21))
#define SYS_PLL_SCPU0_REG_PLLSCPU_SPD_DOWN_src(data)                                 ((0x00200000&(data))>>21)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_SPD_DOWN(data)                                 ((0x00200000&(data))>>21)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO14V_SEL_shift                                   (19)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO14V_SEL_mask                                    (0x00180000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO14V_SEL(data)                                   (0x00180000&((data)<<19))
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO14V_SEL_src(data)                               ((0x00180000&(data))>>19)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_LDO14V_SEL(data)                               ((0x00180000&(data))>>19)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO10V_SEL_shift                                   (17)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO10V_SEL_mask                                    (0x00060000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO10V_SEL(data)                                   (0x00060000&((data)<<17))
#define SYS_PLL_SCPU0_REG_PLLSCPU_LDO10V_SEL_src(data)                               ((0x00060000&(data))>>17)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_LDO10V_SEL(data)                               ((0x00060000&(data))>>17)
#define SYS_PLL_SCPU0_REG_PLLSCPU_TESTSEL_shift                                      (16)
#define SYS_PLL_SCPU0_REG_PLLSCPU_TESTSEL_mask                                       (0x00010000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_TESTSEL(data)                                      (0x00010000&((data)<<16))
#define SYS_PLL_SCPU0_REG_PLLSCPU_TESTSEL_src(data)                                  ((0x00010000&(data))>>16)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_TESTSEL(data)                                  ((0x00010000&(data))>>16)
#define SYS_PLL_SCPU0_REG_PLLSCPU_WD_SET_shift                                       (14)
#define SYS_PLL_SCPU0_REG_PLLSCPU_WD_SET_mask                                        (0x00004000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_WD_SET(data)                                       (0x00004000&((data)<<14))
#define SYS_PLL_SCPU0_REG_PLLSCPU_WD_SET_src(data)                                   ((0x00004000&(data))>>14)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_WD_SET(data)                                   ((0x00004000&(data))>>14)
#define SYS_PLL_SCPU0_REG_PLLSCPU_WD_RST_shift                                       (13)
#define SYS_PLL_SCPU0_REG_PLLSCPU_WD_RST_mask                                        (0x00002000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_WD_RST(data)                                       (0x00002000&((data)<<13))
#define SYS_PLL_SCPU0_REG_PLLSCPU_WD_RST_src(data)                                   ((0x00002000&(data))>>13)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_WD_RST(data)                                   ((0x00002000&(data))>>13)
#define SYS_PLL_SCPU0_REG_PLLSCPU_SEL_CCO_shift                                      (12)
#define SYS_PLL_SCPU0_REG_PLLSCPU_SEL_CCO_mask                                       (0x00001000)
#define SYS_PLL_SCPU0_REG_PLLSCPU_SEL_CCO(data)                                      (0x00001000&((data)<<12))
#define SYS_PLL_SCPU0_REG_PLLSCPU_SEL_CCO_src(data)                                  ((0x00001000&(data))>>12)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_SEL_CCO(data)                                  ((0x00001000&(data))>>12)
#define SYS_PLL_SCPU0_REG_PLLSCPU_DBUG_EN_shift                                      (11)
#define SYS_PLL_SCPU0_REG_PLLSCPU_DBUG_EN_mask                                       (0x00000800)
#define SYS_PLL_SCPU0_REG_PLLSCPU_DBUG_EN(data)                                      (0x00000800&((data)<<11))
#define SYS_PLL_SCPU0_REG_PLLSCPU_DBUG_EN_src(data)                                  ((0x00000800&(data))>>11)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_DBUG_EN(data)                                  ((0x00000800&(data))>>11)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LPF_RS_shift                                       (8)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LPF_RS_mask                                        (0x00000700)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LPF_RS(data)                                       (0x00000700&((data)<<8))
#define SYS_PLL_SCPU0_REG_PLLSCPU_LPF_RS_src(data)                                   ((0x00000700&(data))>>8)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_LPF_RS(data)                                   ((0x00000700&(data))>>8)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LPF_CS_shift                                       (6)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LPF_CS_mask                                        (0x000000C0)
#define SYS_PLL_SCPU0_REG_PLLSCPU_LPF_CS(data)                                       (0x000000C0&((data)<<6))
#define SYS_PLL_SCPU0_REG_PLLSCPU_LPF_CS_src(data)                                   ((0x000000C0&(data))>>6)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_LPF_CS(data)                                   ((0x000000C0&(data))>>6)
#define SYS_PLL_SCPU0_REG_PLLSCPU_ICP_shift                                          (3)
#define SYS_PLL_SCPU0_REG_PLLSCPU_ICP_mask                                           (0x00000038)
#define SYS_PLL_SCPU0_REG_PLLSCPU_ICP(data)                                          (0x00000038&((data)<<3))
#define SYS_PLL_SCPU0_REG_PLLSCPU_ICP_src(data)                                      ((0x00000038&(data))>>3)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_ICP(data)                                      ((0x00000038&(data))>>3)
#define SYS_PLL_SCPU0_REG_PLLSCPU_DIV_PREDIV_BPS_shift                               (2)
#define SYS_PLL_SCPU0_REG_PLLSCPU_DIV_PREDIV_BPS_mask                                (0x00000004)
#define SYS_PLL_SCPU0_REG_PLLSCPU_DIV_PREDIV_BPS(data)                               (0x00000004&((data)<<2))
#define SYS_PLL_SCPU0_REG_PLLSCPU_DIV_PREDIV_BPS_src(data)                           ((0x00000004&(data))>>2)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_DIV_PREDIV_BPS(data)                           ((0x00000004&(data))>>2)
#define SYS_PLL_SCPU0_REG_PLLSCPU_DIV_PREDIV_SEL_shift                               (0)
#define SYS_PLL_SCPU0_REG_PLLSCPU_DIV_PREDIV_SEL_mask                                (0x00000003)
#define SYS_PLL_SCPU0_REG_PLLSCPU_DIV_PREDIV_SEL(data)                               (0x00000003&((data)<<0))
#define SYS_PLL_SCPU0_REG_PLLSCPU_DIV_PREDIV_SEL_src(data)                           ((0x00000003&(data))>>0)
#define SYS_PLL_SCPU0_get_REG_PLLSCPU_DIV_PREDIV_SEL(data)                           ((0x00000003&(data))>>0)


#define SYS_PLL_SCPU1                                                                0x104
#define SYS_PLL_SCPU1_reg_addr                                                       "0x98000104"
#define SYS_PLL_SCPU1_reg                                                            0x98000104
#define set_SYS_PLL_SCPU1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SCPU1_reg)=data)
#define get_SYS_PLL_SCPU1_reg   (*((volatile unsigned int*) SYS_PLL_SCPU1_reg))
#define SYS_PLL_SCPU1_inst_adr                                                       "0x0041"
#define SYS_PLL_SCPU1_inst                                                           0x0041
#define SYS_PLL_SCPU1_REG_PLLSCPU_OEB_shift                                          (2)
#define SYS_PLL_SCPU1_REG_PLLSCPU_OEB_mask                                           (0x00000004)
#define SYS_PLL_SCPU1_REG_PLLSCPU_OEB(data)                                          (0x00000004&((data)<<2))
#define SYS_PLL_SCPU1_REG_PLLSCPU_OEB_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_SCPU1_get_REG_PLLSCPU_OEB(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_SCPU1_PLLSCPU_RSTB_shift                                             (1)
#define SYS_PLL_SCPU1_PLLSCPU_RSTB_mask                                              (0x00000002)
#define SYS_PLL_SCPU1_PLLSCPU_RSTB(data)                                             (0x00000002&((data)<<1))
#define SYS_PLL_SCPU1_PLLSCPU_RSTB_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_SCPU1_get_PLLSCPU_RSTB(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_SCPU1_PLLSCPU_POW_shift                                              (0)
#define SYS_PLL_SCPU1_PLLSCPU_POW_mask                                               (0x00000001)
#define SYS_PLL_SCPU1_PLLSCPU_POW(data)                                              (0x00000001&((data)<<0))
#define SYS_PLL_SCPU1_PLLSCPU_POW_src(data)                                          ((0x00000001&(data))>>0)
#define SYS_PLL_SCPU1_get_PLLSCPU_POW(data)                                          ((0x00000001&(data))>>0)


#define SYS_PLL_SCPU3                                                                0x108
#define SYS_PLL_SCPU3_reg_addr                                                       "0x98000108"
#define SYS_PLL_SCPU3_reg                                                            0x98000108
#define set_SYS_PLL_SCPU3_reg(data)   (*((volatile unsigned int*) SYS_PLL_SCPU3_reg)=data)
#define get_SYS_PLL_SCPU3_reg   (*((volatile unsigned int*) SYS_PLL_SCPU3_reg))
#define SYS_PLL_SCPU3_inst_adr                                                       "0x0042"
#define SYS_PLL_SCPU3_inst                                                           0x0042
#define SYS_PLL_SCPU3_REG_PLLSCPU_LPF_CP_shift                                       (0)
#define SYS_PLL_SCPU3_REG_PLLSCPU_LPF_CP_mask                                        (0x00000003)
#define SYS_PLL_SCPU3_REG_PLLSCPU_LPF_CP(data)                                       (0x00000003&((data)<<0))
#define SYS_PLL_SCPU3_REG_PLLSCPU_LPF_CP_src(data)                                   ((0x00000003&(data))>>0)
#define SYS_PLL_SCPU3_get_REG_PLLSCPU_LPF_CP(data)                                   ((0x00000003&(data))>>0)


#define SYS_PLL_ACPU1                                                                0x10C
#define SYS_PLL_ACPU1_reg_addr                                                       "0x9800010C"
#define SYS_PLL_ACPU1_reg                                                            0x9800010C
#define set_SYS_PLL_ACPU1_reg(data)   (*((volatile unsigned int*) SYS_PLL_ACPU1_reg)=data)
#define get_SYS_PLL_ACPU1_reg   (*((volatile unsigned int*) SYS_PLL_ACPU1_reg))
#define SYS_PLL_ACPU1_inst_adr                                                       "0x0043"
#define SYS_PLL_ACPU1_inst                                                           0x0043
#define SYS_PLL_ACPU1_REG_PLLACPU_DIV_shift                                          (22)
#define SYS_PLL_ACPU1_REG_PLLACPU_DIV_mask                                           (0x00C00000)
#define SYS_PLL_ACPU1_REG_PLLACPU_DIV(data)                                          (0x00C00000&((data)<<22))
#define SYS_PLL_ACPU1_REG_PLLACPU_DIV_src(data)                                      ((0x00C00000&(data))>>22)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_DIV(data)                                      ((0x00C00000&(data))>>22)
#define SYS_PLL_ACPU1_REG_PLLACPU_CP_shift                                           (20)
#define SYS_PLL_ACPU1_REG_PLLACPU_CP_mask                                            (0x00300000)
#define SYS_PLL_ACPU1_REG_PLLACPU_CP(data)                                           (0x00300000&((data)<<20))
#define SYS_PLL_ACPU1_REG_PLLACPU_CP_src(data)                                       ((0x00300000&(data))>>20)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_CP(data)                                       ((0x00300000&(data))>>20)
#define SYS_PLL_ACPU1_REG_PLLACPU_PDIV_shift                                         (18)
#define SYS_PLL_ACPU1_REG_PLLACPU_PDIV_mask                                          (0x000C0000)
#define SYS_PLL_ACPU1_REG_PLLACPU_PDIV(data)                                         (0x000C0000&((data)<<18))
#define SYS_PLL_ACPU1_REG_PLLACPU_PDIV_src(data)                                     ((0x000C0000&(data))>>18)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_PDIV(data)                                     ((0x000C0000&(data))>>18)
#define SYS_PLL_ACPU1_REG_PLLACPU_LPF_RS_shift                                       (15)
#define SYS_PLL_ACPU1_REG_PLLACPU_LPF_RS_mask                                        (0x00038000)
#define SYS_PLL_ACPU1_REG_PLLACPU_LPF_RS(data)                                       (0x00038000&((data)<<15))
#define SYS_PLL_ACPU1_REG_PLLACPU_LPF_RS_src(data)                                   ((0x00038000&(data))>>15)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_LPF_RS(data)                                   ((0x00038000&(data))>>15)
#define SYS_PLL_ACPU1_REG_PLLACPU_LPF_CS_shift                                       (13)
#define SYS_PLL_ACPU1_REG_PLLACPU_LPF_CS_mask                                        (0x00006000)
#define SYS_PLL_ACPU1_REG_PLLACPU_LPF_CS(data)                                       (0x00006000&((data)<<13))
#define SYS_PLL_ACPU1_REG_PLLACPU_LPF_CS_src(data)                                   ((0x00006000&(data))>>13)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_LPF_CS(data)                                   ((0x00006000&(data))>>13)
#define SYS_PLL_ACPU1_REG_PLLACPU_ICP_shift                                          (9)
#define SYS_PLL_ACPU1_REG_PLLACPU_ICP_mask                                           (0x00001E00)
#define SYS_PLL_ACPU1_REG_PLLACPU_ICP(data)                                          (0x00001E00&((data)<<9))
#define SYS_PLL_ACPU1_REG_PLLACPU_ICP_src(data)                                      ((0x00001E00&(data))>>9)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_ICP(data)                                      ((0x00001E00&(data))>>9)
#define SYS_PLL_ACPU1_REG_PLLACPU_WDRST_shift                                        (8)
#define SYS_PLL_ACPU1_REG_PLLACPU_WDRST_mask                                         (0x00000100)
#define SYS_PLL_ACPU1_REG_PLLACPU_WDRST(data)                                        (0x00000100&((data)<<8))
#define SYS_PLL_ACPU1_REG_PLLACPU_WDRST_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_WDRST(data)                                    ((0x00000100&(data))>>8)
#define SYS_PLL_ACPU1_REG_PLLACPU_WDSET_shift                                        (7)
#define SYS_PLL_ACPU1_REG_PLLACPU_WDSET_mask                                         (0x00000080)
#define SYS_PLL_ACPU1_REG_PLLACPU_WDSET(data)                                        (0x00000080&((data)<<7))
#define SYS_PLL_ACPU1_REG_PLLACPU_WDSET_src(data)                                    ((0x00000080&(data))>>7)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_WDSET(data)                                    ((0x00000080&(data))>>7)
#define SYS_PLL_ACPU1_REG_PLLACPU_TESTSEL_shift                                      (6)
#define SYS_PLL_ACPU1_REG_PLLACPU_TESTSEL_mask                                       (0x00000040)
#define SYS_PLL_ACPU1_REG_PLLACPU_TESTSEL(data)                                      (0x00000040&((data)<<6))
#define SYS_PLL_ACPU1_REG_PLLACPU_TESTSEL_src(data)                                  ((0x00000040&(data))>>6)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_TESTSEL(data)                                  ((0x00000040&(data))>>6)
#define SYS_PLL_ACPU1_REG_PLLACPU_PI_BPS_shift                                       (4)
#define SYS_PLL_ACPU1_REG_PLLACPU_PI_BPS_mask                                        (0x00000010)
#define SYS_PLL_ACPU1_REG_PLLACPU_PI_BPS(data)                                       (0x00000010&((data)<<4))
#define SYS_PLL_ACPU1_REG_PLLACPU_PI_BPS_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_PI_BPS(data)                                   ((0x00000010&(data))>>4)
#define SYS_PLL_ACPU1_REG_PLLACPU_DBUG_EN_shift                                      (3)
#define SYS_PLL_ACPU1_REG_PLLACPU_DBUG_EN_mask                                       (0x00000008)
#define SYS_PLL_ACPU1_REG_PLLACPU_DBUG_EN(data)                                      (0x00000008&((data)<<3))
#define SYS_PLL_ACPU1_REG_PLLACPU_DBUG_EN_src(data)                                  ((0x00000008&(data))>>3)
#define SYS_PLL_ACPU1_get_REG_PLLACPU_DBUG_EN(data)                                  ((0x00000008&(data))>>3)


#define SYS_PLL_ACPU2                                                                0x110
#define SYS_PLL_ACPU2_reg_addr                                                       "0x98000110"
#define SYS_PLL_ACPU2_reg                                                            0x98000110
#define set_SYS_PLL_ACPU2_reg(data)   (*((volatile unsigned int*) SYS_PLL_ACPU2_reg)=data)
#define get_SYS_PLL_ACPU2_reg   (*((volatile unsigned int*) SYS_PLL_ACPU2_reg))
#define SYS_PLL_ACPU2_inst_adr                                                       "0x0044"
#define SYS_PLL_ACPU2_inst                                                           0x0044
#define SYS_PLL_ACPU2_REG_PLLACPU_OEB_shift                                          (2)
#define SYS_PLL_ACPU2_REG_PLLACPU_OEB_mask                                           (0x00000004)
#define SYS_PLL_ACPU2_REG_PLLACPU_OEB(data)                                          (0x00000004&((data)<<2))
#define SYS_PLL_ACPU2_REG_PLLACPU_OEB_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_ACPU2_get_REG_PLLACPU_OEB(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_ACPU2_REG_PLLACPU_RSTB_shift                                         (1)
#define SYS_PLL_ACPU2_REG_PLLACPU_RSTB_mask                                          (0x00000002)
#define SYS_PLL_ACPU2_REG_PLLACPU_RSTB(data)                                         (0x00000002&((data)<<1))
#define SYS_PLL_ACPU2_REG_PLLACPU_RSTB_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_ACPU2_get_REG_PLLACPU_RSTB(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_ACPU2_REG_PLLACPU_POW_shift                                          (0)
#define SYS_PLL_ACPU2_REG_PLLACPU_POW_mask                                           (0x00000001)
#define SYS_PLL_ACPU2_REG_PLLACPU_POW(data)                                          (0x00000001&((data)<<0))
#define SYS_PLL_ACPU2_REG_PLLACPU_POW_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PLL_ACPU2_get_REG_PLLACPU_POW(data)                                      ((0x00000001&(data))>>0)


#define SYS_PLL_VE1_1                                                                0x114
#define SYS_PLL_VE1_1_reg_addr                                                       "0x98000114"
#define SYS_PLL_VE1_1_reg                                                            0x98000114
#define set_SYS_PLL_VE1_1_reg(data)   (*((volatile unsigned int*) SYS_PLL_VE1_1_reg)=data)
#define get_SYS_PLL_VE1_1_reg   (*((volatile unsigned int*) SYS_PLL_VE1_1_reg))
#define SYS_PLL_VE1_1_inst_adr                                                       "0x0045"
#define SYS_PLL_VE1_1_inst                                                           0x0045
#define SYS_PLL_VE1_1_REG_PLLVCPU_WDRST_shift                                        (22)
#define SYS_PLL_VE1_1_REG_PLLVCPU_WDRST_mask                                         (0x00400000)
#define SYS_PLL_VE1_1_REG_PLLVCPU_WDRST(data)                                        (0x00400000&((data)<<22))
#define SYS_PLL_VE1_1_REG_PLLVCPU_WDRST_src(data)                                    ((0x00400000&(data))>>22)
#define SYS_PLL_VE1_1_get_REG_PLLVCPU_WDRST(data)                                    ((0x00400000&(data))>>22)
#define SYS_PLL_VE1_1_REG_PLLVCPU_WDSET_shift                                        (21)
#define SYS_PLL_VE1_1_REG_PLLVCPU_WDSET_mask                                         (0x00200000)
#define SYS_PLL_VE1_1_REG_PLLVCPU_WDSET(data)                                        (0x00200000&((data)<<21))
#define SYS_PLL_VE1_1_REG_PLLVCPU_WDSET_src(data)                                    ((0x00200000&(data))>>21)
#define SYS_PLL_VE1_1_get_REG_PLLVCPU_WDSET(data)                                    ((0x00200000&(data))>>21)
#define SYS_PLL_VE1_1_REG_PLLVCPU_CS_shift                                           (19)
#define SYS_PLL_VE1_1_REG_PLLVCPU_CS_mask                                            (0x00180000)
#define SYS_PLL_VE1_1_REG_PLLVCPU_CS(data)                                           (0x00180000&((data)<<19))
#define SYS_PLL_VE1_1_REG_PLLVCPU_CS_src(data)                                       ((0x00180000&(data))>>19)
#define SYS_PLL_VE1_1_get_REG_PLLVCPU_CS(data)                                       ((0x00180000&(data))>>19)
#define SYS_PLL_VE1_1_REG_PLLVCPU_O_shift                                            (17)
#define SYS_PLL_VE1_1_REG_PLLVCPU_O_mask                                             (0x00060000)
#define SYS_PLL_VE1_1_REG_PLLVCPU_O(data)                                            (0x00060000&((data)<<17))
#define SYS_PLL_VE1_1_REG_PLLVCPU_O_src(data)                                        ((0x00060000&(data))>>17)
#define SYS_PLL_VE1_1_get_REG_PLLVCPU_O(data)                                        ((0x00060000&(data))>>17)
#define SYS_PLL_VE1_1_REG_PLLVCPU_RS_shift                                           (14)
#define SYS_PLL_VE1_1_REG_PLLVCPU_RS_mask                                            (0x0001C000)
#define SYS_PLL_VE1_1_REG_PLLVCPU_RS(data)                                           (0x0001C000&((data)<<14))
#define SYS_PLL_VE1_1_REG_PLLVCPU_RS_src(data)                                       ((0x0001C000&(data))>>14)
#define SYS_PLL_VE1_1_get_REG_PLLVCPU_RS(data)                                       ((0x0001C000&(data))>>14)
#define SYS_PLL_VE1_1_REG_PLLVCPU_N_shift                                            (12)
#define SYS_PLL_VE1_1_REG_PLLVCPU_N_mask                                             (0x00003000)
#define SYS_PLL_VE1_1_REG_PLLVCPU_N(data)                                            (0x00003000&((data)<<12))
#define SYS_PLL_VE1_1_REG_PLLVCPU_N_src(data)                                        ((0x00003000&(data))>>12)
#define SYS_PLL_VE1_1_get_REG_PLLVCPU_N(data)                                        ((0x00003000&(data))>>12)
#define SYS_PLL_VE1_1_REG_PLLVCPU_M_shift                                            (4)
#define SYS_PLL_VE1_1_REG_PLLVCPU_M_mask                                             (0x00000FF0)
#define SYS_PLL_VE1_1_REG_PLLVCPU_M(data)                                            (0x00000FF0&((data)<<4))
#define SYS_PLL_VE1_1_REG_PLLVCPU_M_src(data)                                        ((0x00000FF0&(data))>>4)
#define SYS_PLL_VE1_1_get_REG_PLLVCPU_M(data)                                        ((0x00000FF0&(data))>>4)
#define SYS_PLL_VE1_1_REG_PLLVCPU_IP_shift                                           (1)
#define SYS_PLL_VE1_1_REG_PLLVCPU_IP_mask                                            (0x0000000E)
#define SYS_PLL_VE1_1_REG_PLLVCPU_IP(data)                                           (0x0000000E&((data)<<1))
#define SYS_PLL_VE1_1_REG_PLLVCPU_IP_src(data)                                       ((0x0000000E&(data))>>1)
#define SYS_PLL_VE1_1_get_REG_PLLVCPU_IP(data)                                       ((0x0000000E&(data))>>1)
#define SYS_PLL_VE1_1_REG_PLLVCPU_TST_shift                                          (0)
#define SYS_PLL_VE1_1_REG_PLLVCPU_TST_mask                                           (0x00000001)
#define SYS_PLL_VE1_1_REG_PLLVCPU_TST(data)                                          (0x00000001&((data)<<0))
#define SYS_PLL_VE1_1_REG_PLLVCPU_TST_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PLL_VE1_1_get_REG_PLLVCPU_TST(data)                                      ((0x00000001&(data))>>0)


#define SYS_PLL_VE1_2                                                                0x118
#define SYS_PLL_VE1_2_reg_addr                                                       "0x98000118"
#define SYS_PLL_VE1_2_reg                                                            0x98000118
#define set_SYS_PLL_VE1_2_reg(data)   (*((volatile unsigned int*) SYS_PLL_VE1_2_reg)=data)
#define get_SYS_PLL_VE1_2_reg   (*((volatile unsigned int*) SYS_PLL_VE1_2_reg))
#define SYS_PLL_VE1_2_inst_adr                                                       "0x0046"
#define SYS_PLL_VE1_2_inst                                                           0x0046
#define SYS_PLL_VE1_2_REG_PLLVCPU_OEB_shift                                          (2)
#define SYS_PLL_VE1_2_REG_PLLVCPU_OEB_mask                                           (0x00000004)
#define SYS_PLL_VE1_2_REG_PLLVCPU_OEB(data)                                          (0x00000004&((data)<<2))
#define SYS_PLL_VE1_2_REG_PLLVCPU_OEB_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_VE1_2_get_REG_PLLVCPU_OEB(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_VE1_2_REG_PLLVCPU_RSTB_shift                                         (1)
#define SYS_PLL_VE1_2_REG_PLLVCPU_RSTB_mask                                          (0x00000002)
#define SYS_PLL_VE1_2_REG_PLLVCPU_RSTB(data)                                         (0x00000002&((data)<<1))
#define SYS_PLL_VE1_2_REG_PLLVCPU_RSTB_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_VE1_2_get_REG_PLLVCPU_RSTB(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_VE1_2_REG_PLLVCPU_POW_shift                                          (0)
#define SYS_PLL_VE1_2_REG_PLLVCPU_POW_mask                                           (0x00000001)
#define SYS_PLL_VE1_2_REG_PLLVCPU_POW(data)                                          (0x00000001&((data)<<0))
#define SYS_PLL_VE1_2_REG_PLLVCPU_POW_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PLL_VE1_2_get_REG_PLLVCPU_POW(data)                                      ((0x00000001&(data))>>0)


#define SYS_PLL_DDSA1                                                                0x120
#define SYS_PLL_DDSA1_reg_addr                                                       "0x98000120"
#define SYS_PLL_DDSA1_reg                                                            0x98000120
#define set_SYS_PLL_DDSA1_reg(data)   (*((volatile unsigned int*) SYS_PLL_DDSA1_reg)=data)
#define get_SYS_PLL_DDSA1_reg   (*((volatile unsigned int*) SYS_PLL_DDSA1_reg))
#define SYS_PLL_DDSA1_inst_adr                                                       "0x0048"
#define SYS_PLL_DDSA1_inst                                                           0x0048
#define SYS_PLL_DDSA1_REG_PLLDDS_PI_BPS_shift                                        (25)
#define SYS_PLL_DDSA1_REG_PLLDDS_PI_BPS_mask                                         (0x02000000)
#define SYS_PLL_DDSA1_REG_PLLDDS_PI_BPS(data)                                        (0x02000000&((data)<<25))
#define SYS_PLL_DDSA1_REG_PLLDDS_PI_BPS_src(data)                                    ((0x02000000&(data))>>25)
#define SYS_PLL_DDSA1_get_REG_PLLDDS_PI_BPS(data)                                    ((0x02000000&(data))>>25)
#define SYS_PLL_DDSA1_REG_PLLDDSA_WDMODE_shift                                       (23)
#define SYS_PLL_DDSA1_REG_PLLDDSA_WDMODE_mask                                        (0x01800000)
#define SYS_PLL_DDSA1_REG_PLLDDSA_WDMODE(data)                                       (0x01800000&((data)<<23))
#define SYS_PLL_DDSA1_REG_PLLDDSA_WDMODE_src(data)                                   ((0x01800000&(data))>>23)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_WDMODE(data)                                   ((0x01800000&(data))>>23)
#define SYS_PLL_DDSA1_REG_PLLDDSA_RS_shift                                           (20)
#define SYS_PLL_DDSA1_REG_PLLDDSA_RS_mask                                            (0x00700000)
#define SYS_PLL_DDSA1_REG_PLLDDSA_RS(data)                                           (0x00700000&((data)<<20))
#define SYS_PLL_DDSA1_REG_PLLDDSA_RS_src(data)                                       ((0x00700000&(data))>>20)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_RS(data)                                       ((0x00700000&(data))>>20)
#define SYS_PLL_DDSA1_REG_PLLDDSA_O_shift                                            (18)
#define SYS_PLL_DDSA1_REG_PLLDDSA_O_mask                                             (0x000C0000)
#define SYS_PLL_DDSA1_REG_PLLDDSA_O(data)                                            (0x000C0000&((data)<<18))
#define SYS_PLL_DDSA1_REG_PLLDDSA_O_src(data)                                        ((0x000C0000&(data))>>18)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_O(data)                                        ((0x000C0000&(data))>>18)
#define SYS_PLL_DDSA1_REG_PLLDDSA_N_shift                                            (16)
#define SYS_PLL_DDSA1_REG_PLLDDSA_N_mask                                             (0x00030000)
#define SYS_PLL_DDSA1_REG_PLLDDSA_N(data)                                            (0x00030000&((data)<<16))
#define SYS_PLL_DDSA1_REG_PLLDDSA_N_src(data)                                        ((0x00030000&(data))>>16)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_N(data)                                        ((0x00030000&(data))>>16)
#define SYS_PLL_DDSA1_REG_PLLDDSA_IP_shift                                           (12)
#define SYS_PLL_DDSA1_REG_PLLDDSA_IP_mask                                            (0x0000F000)
#define SYS_PLL_DDSA1_REG_PLLDDSA_IP(data)                                           (0x0000F000&((data)<<12))
#define SYS_PLL_DDSA1_REG_PLLDDSA_IP_src(data)                                       ((0x0000F000&(data))>>12)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_IP(data)                                       ((0x0000F000&(data))>>12)
#define SYS_PLL_DDSA1_REG_PLLDDSA_CS_shift                                           (10)
#define SYS_PLL_DDSA1_REG_PLLDDSA_CS_mask                                            (0x00000C00)
#define SYS_PLL_DDSA1_REG_PLLDDSA_CS(data)                                           (0x00000C00&((data)<<10))
#define SYS_PLL_DDSA1_REG_PLLDDSA_CS_src(data)                                       ((0x00000C00&(data))>>10)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_CS(data)                                       ((0x00000C00&(data))>>10)
#define SYS_PLL_DDSA1_REG_PLLDDSA_CP_shift                                           (8)
#define SYS_PLL_DDSA1_REG_PLLDDSA_CP_mask                                            (0x00000300)
#define SYS_PLL_DDSA1_REG_PLLDDSA_CP(data)                                           (0x00000300&((data)<<8))
#define SYS_PLL_DDSA1_REG_PLLDDSA_CP_src(data)                                       ((0x00000300&(data))>>8)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_CP(data)                                       ((0x00000300&(data))>>8)
#define SYS_PLL_DDSA1_REG_PLLDDSA_VCORB_shift                                        (7)
#define SYS_PLL_DDSA1_REG_PLLDDSA_VCORB_mask                                         (0x00000080)
#define SYS_PLL_DDSA1_REG_PLLDDSA_VCORB(data)                                        (0x00000080&((data)<<7))
#define SYS_PLL_DDSA1_REG_PLLDDSA_VCORB_src(data)                                    ((0x00000080&(data))>>7)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_VCORB(data)                                    ((0x00000080&(data))>>7)
#define SYS_PLL_DDSA1_REG_PLLDDSA_TST_shift                                          (6)
#define SYS_PLL_DDSA1_REG_PLLDDSA_TST_mask                                           (0x00000040)
#define SYS_PLL_DDSA1_REG_PLLDDSA_TST(data)                                          (0x00000040&((data)<<6))
#define SYS_PLL_DDSA1_REG_PLLDDSA_TST_src(data)                                      ((0x00000040&(data))>>6)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_TST(data)                                      ((0x00000040&(data))>>6)
#define SYS_PLL_DDSA1_REG_PLLDDSA_PSTST_shift                                        (5)
#define SYS_PLL_DDSA1_REG_PLLDDSA_PSTST_mask                                         (0x00000020)
#define SYS_PLL_DDSA1_REG_PLLDDSA_PSTST(data)                                        (0x00000020&((data)<<5))
#define SYS_PLL_DDSA1_REG_PLLDDSA_PSTST_src(data)                                    ((0x00000020&(data))>>5)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_PSTST(data)                                    ((0x00000020&(data))>>5)
#define SYS_PLL_DDSA1_REG_PLLDDSA_TST_SEL_shift                                      (3)
#define SYS_PLL_DDSA1_REG_PLLDDSA_TST_SEL_mask                                       (0x00000018)
#define SYS_PLL_DDSA1_REG_PLLDDSA_TST_SEL(data)                                      (0x00000018&((data)<<3))
#define SYS_PLL_DDSA1_REG_PLLDDSA_TST_SEL_src(data)                                  ((0x00000018&(data))>>3)
#define SYS_PLL_DDSA1_get_REG_PLLDDSA_TST_SEL(data)                                  ((0x00000018&(data))>>3)


#define SYS_PLL_DDSA2                                                                0x128
#define SYS_PLL_DDSA2_reg_addr                                                       "0x98000128"
#define SYS_PLL_DDSA2_reg                                                            0x98000128
#define set_SYS_PLL_DDSA2_reg(data)   (*((volatile unsigned int*) SYS_PLL_DDSA2_reg)=data)
#define get_SYS_PLL_DDSA2_reg   (*((volatile unsigned int*) SYS_PLL_DDSA2_reg))
#define SYS_PLL_DDSA2_inst_adr                                                       "0x004A"
#define SYS_PLL_DDSA2_inst                                                           0x004A
#define SYS_PLL_DDSA2_REG_PLLDDSA_OEB_shift                                          (2)
#define SYS_PLL_DDSA2_REG_PLLDDSA_OEB_mask                                           (0x00000004)
#define SYS_PLL_DDSA2_REG_PLLDDSA_OEB(data)                                          (0x00000004&((data)<<2))
#define SYS_PLL_DDSA2_REG_PLLDDSA_OEB_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_DDSA2_get_REG_PLLDDSA_OEB(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_DDSA2_REG_PLLDDSA_RSTB_shift                                         (1)
#define SYS_PLL_DDSA2_REG_PLLDDSA_RSTB_mask                                          (0x00000002)
#define SYS_PLL_DDSA2_REG_PLLDDSA_RSTB(data)                                         (0x00000002&((data)<<1))
#define SYS_PLL_DDSA2_REG_PLLDDSA_RSTB_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_DDSA2_get_REG_PLLDDSA_RSTB(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_DDSA2_REG_PLLDDSA_POW_shift                                          (0)
#define SYS_PLL_DDSA2_REG_PLLDDSA_POW_mask                                           (0x00000001)
#define SYS_PLL_DDSA2_REG_PLLDDSA_POW(data)                                          (0x00000001&((data)<<0))
#define SYS_PLL_DDSA2_REG_PLLDDSA_POW_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PLL_DDSA2_get_REG_PLLDDSA_POW(data)                                      ((0x00000001&(data))>>0)


#define SYS_PLL_PSAUDA1                                                              0x130
#define SYS_PLL_PSAUDA1_reg_addr                                                     "0x98000130"
#define SYS_PLL_PSAUDA1_reg                                                          0x98000130
#define set_SYS_PLL_PSAUDA1_reg(data)   (*((volatile unsigned int*) SYS_PLL_PSAUDA1_reg)=data)
#define get_SYS_PLL_PSAUDA1_reg   (*((volatile unsigned int*) SYS_PLL_PSAUDA1_reg))
#define SYS_PLL_PSAUDA1_inst_adr                                                     "0x004C"
#define SYS_PLL_PSAUDA1_inst                                                         0x004C
#define SYS_PLL_PSAUDA1_write_en11_shift                                             (28)
#define SYS_PLL_PSAUDA1_write_en11_mask                                              (0x10000000)
#define SYS_PLL_PSAUDA1_write_en11(data)                                             (0x10000000&((data)<<28))
#define SYS_PLL_PSAUDA1_write_en11_src(data)                                         ((0x10000000&(data))>>28)
#define SYS_PLL_PSAUDA1_get_write_en11(data)                                         ((0x10000000&(data))>>28)
#define SYS_PLL_PSAUDA1_psaud_1a_phase_sel_shift                                     (27)
#define SYS_PLL_PSAUDA1_psaud_1a_phase_sel_mask                                      (0x08000000)
#define SYS_PLL_PSAUDA1_psaud_1a_phase_sel(data)                                     (0x08000000&((data)<<27))
#define SYS_PLL_PSAUDA1_psaud_1a_phase_sel_src(data)                                 ((0x08000000&(data))>>27)
#define SYS_PLL_PSAUDA1_get_psaud_1a_phase_sel(data)                                 ((0x08000000&(data))>>27)
#define SYS_PLL_PSAUDA1_psaud_2a_phase_sel_shift                                     (26)
#define SYS_PLL_PSAUDA1_psaud_2a_phase_sel_mask                                      (0x04000000)
#define SYS_PLL_PSAUDA1_psaud_2a_phase_sel(data)                                     (0x04000000&((data)<<26))
#define SYS_PLL_PSAUDA1_psaud_2a_phase_sel_src(data)                                 ((0x04000000&(data))>>26)
#define SYS_PLL_PSAUDA1_get_psaud_2a_phase_sel(data)                                 ((0x04000000&(data))>>26)
#define SYS_PLL_PSAUDA1_write_en10_shift                                             (25)
#define SYS_PLL_PSAUDA1_write_en10_mask                                              (0x02000000)
#define SYS_PLL_PSAUDA1_write_en10(data)                                             (0x02000000&((data)<<25))
#define SYS_PLL_PSAUDA1_write_en10_src(data)                                         ((0x02000000&(data))>>25)
#define SYS_PLL_PSAUDA1_get_write_en10(data)                                         ((0x02000000&(data))>>25)
#define SYS_PLL_PSAUDA1_pcr_a_smooth_en_shift                                        (24)
#define SYS_PLL_PSAUDA1_pcr_a_smooth_en_mask                                         (0x01000000)
#define SYS_PLL_PSAUDA1_pcr_a_smooth_en(data)                                        (0x01000000&((data)<<24))
#define SYS_PLL_PSAUDA1_pcr_a_smooth_en_src(data)                                    ((0x01000000&(data))>>24)
#define SYS_PLL_PSAUDA1_get_pcr_a_smooth_en(data)                                    ((0x01000000&(data))>>24)
#define SYS_PLL_PSAUDA1_write_en9_shift                                              (23)
#define SYS_PLL_PSAUDA1_write_en9_mask                                               (0x00800000)
#define SYS_PLL_PSAUDA1_write_en9(data)                                              (0x00800000&((data)<<23))
#define SYS_PLL_PSAUDA1_write_en9_src(data)                                          ((0x00800000&(data))>>23)
#define SYS_PLL_PSAUDA1_get_write_en9(data)                                          ((0x00800000&(data))>>23)
#define SYS_PLL_PSAUDA1_pcr_a_phase_sel_shift                                        (22)
#define SYS_PLL_PSAUDA1_pcr_a_phase_sel_mask                                         (0x00400000)
#define SYS_PLL_PSAUDA1_pcr_a_phase_sel(data)                                        (0x00400000&((data)<<22))
#define SYS_PLL_PSAUDA1_pcr_a_phase_sel_src(data)                                    ((0x00400000&(data))>>22)
#define SYS_PLL_PSAUDA1_get_pcr_a_phase_sel(data)                                    ((0x00400000&(data))>>22)
#define SYS_PLL_PSAUDA1_write_en8_shift                                              (21)
#define SYS_PLL_PSAUDA1_write_en8_mask                                               (0x00200000)
#define SYS_PLL_PSAUDA1_write_en8(data)                                              (0x00200000&((data)<<21))
#define SYS_PLL_PSAUDA1_write_en8_src(data)                                          ((0x00200000&(data))>>21)
#define SYS_PLL_PSAUDA1_get_write_en8(data)                                          ((0x00200000&(data))>>21)
#define SYS_PLL_PSAUDA1_pcr_a_ctl_en_shift                                           (20)
#define SYS_PLL_PSAUDA1_pcr_a_ctl_en_mask                                            (0x00100000)
#define SYS_PLL_PSAUDA1_pcr_a_ctl_en(data)                                           (0x00100000&((data)<<20))
#define SYS_PLL_PSAUDA1_pcr_a_ctl_en_src(data)                                       ((0x00100000&(data))>>20)
#define SYS_PLL_PSAUDA1_get_pcr_a_ctl_en(data)                                       ((0x00100000&(data))>>20)
#define SYS_PLL_PSAUDA1_write_en3_shift                                              (10)
#define SYS_PLL_PSAUDA1_write_en3_mask                                               (0x00000400)
#define SYS_PLL_PSAUDA1_write_en3(data)                                              (0x00000400&((data)<<10))
#define SYS_PLL_PSAUDA1_write_en3_src(data)                                          ((0x00000400&(data))>>10)
#define SYS_PLL_PSAUDA1_get_write_en3(data)                                          ((0x00000400&(data))>>10)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_FUPDN_shift                                      (9)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_FUPDN_mask                                       (0x00000200)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_FUPDN(data)                                      (0x00000200&((data)<<9))
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_FUPDN_src(data)                                  ((0x00000200&(data))>>9)
#define SYS_PLL_PSAUDA1_get_REG_PSAUD1A_FUPDN(data)                                  ((0x00000200&(data))>>9)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_DIV_shift                                        (8)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_DIV_mask                                         (0x00000100)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_DIV(data)                                        (0x00000100&((data)<<8))
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_DIV_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_PLL_PSAUDA1_get_REG_PSAUD1A_DIV(data)                                    ((0x00000100&(data))>>8)
#define SYS_PLL_PSAUDA1_write_en2_shift                                              (7)
#define SYS_PLL_PSAUDA1_write_en2_mask                                               (0x00000080)
#define SYS_PLL_PSAUDA1_write_en2(data)                                              (0x00000080&((data)<<7))
#define SYS_PLL_PSAUDA1_write_en2_src(data)                                          ((0x00000080&(data))>>7)
#define SYS_PLL_PSAUDA1_get_write_en2(data)                                          ((0x00000080&(data))>>7)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_TST_shift                                        (6)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_TST_mask                                         (0x00000040)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_TST(data)                                        (0x00000040&((data)<<6))
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_TST_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_PLL_PSAUDA1_get_REG_PSAUD1A_TST(data)                                    ((0x00000040&(data))>>6)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_PSEN_shift                                       (5)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_PSEN_mask                                        (0x00000020)
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_PSEN(data)                                       (0x00000020&((data)<<5))
#define SYS_PLL_PSAUDA1_REG_PSAUD1A_PSEN_src(data)                                   ((0x00000020&(data))>>5)
#define SYS_PLL_PSAUDA1_get_REG_PSAUD1A_PSEN(data)                                   ((0x00000020&(data))>>5)
#define SYS_PLL_PSAUDA1_write_en1_shift                                              (4)
#define SYS_PLL_PSAUDA1_write_en1_mask                                               (0x00000010)
#define SYS_PLL_PSAUDA1_write_en1(data)                                              (0x00000010&((data)<<4))
#define SYS_PLL_PSAUDA1_write_en1_src(data)                                          ((0x00000010&(data))>>4)
#define SYS_PLL_PSAUDA1_get_write_en1(data)                                          ((0x00000010&(data))>>4)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_FUPDN_shift                                      (3)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_FUPDN_mask                                       (0x00000008)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_FUPDN(data)                                      (0x00000008&((data)<<3))
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_FUPDN_src(data)                                  ((0x00000008&(data))>>3)
#define SYS_PLL_PSAUDA1_get_REG_PSAUD2A_FUPDN(data)                                  ((0x00000008&(data))>>3)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_DIV_shift                                        (2)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_DIV_mask                                         (0x00000004)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_DIV(data)                                        (0x00000004&((data)<<2))
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_DIV_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_PSAUDA1_get_REG_PSAUD2A_DIV(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_TST_shift                                        (1)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_TST_mask                                         (0x00000002)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_TST(data)                                        (0x00000002&((data)<<1))
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_TST_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_PSAUDA1_get_REG_PSAUD2A_TST(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_PSEN_shift                                       (0)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_PSEN_mask                                        (0x00000001)
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_PSEN(data)                                       (0x00000001&((data)<<0))
#define SYS_PLL_PSAUDA1_REG_PSAUD2A_PSEN_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_PLL_PSAUDA1_get_REG_PSAUD2A_PSEN(data)                                   ((0x00000001&(data))>>0)


#define SYS_PLL_PSAUDA2                                                              0x134
#define SYS_PLL_PSAUDA2_reg_addr                                                     "0x98000134"
#define SYS_PLL_PSAUDA2_reg                                                          0x98000134
#define set_SYS_PLL_PSAUDA2_reg(data)   (*((volatile unsigned int*) SYS_PLL_PSAUDA2_reg)=data)
#define get_SYS_PLL_PSAUDA2_reg   (*((volatile unsigned int*) SYS_PLL_PSAUDA2_reg))
#define SYS_PLL_PSAUDA2_inst_adr                                                     "0x004D"
#define SYS_PLL_PSAUDA2_inst                                                         0x004D
#define SYS_PLL_PSAUDA2_REG_PSAUD1A_OEB_shift                                        (3)
#define SYS_PLL_PSAUDA2_REG_PSAUD1A_OEB_mask                                         (0x00000008)
#define SYS_PLL_PSAUDA2_REG_PSAUD1A_OEB(data)                                        (0x00000008&((data)<<3))
#define SYS_PLL_PSAUDA2_REG_PSAUD1A_OEB_src(data)                                    ((0x00000008&(data))>>3)
#define SYS_PLL_PSAUDA2_get_REG_PSAUD1A_OEB(data)                                    ((0x00000008&(data))>>3)
#define SYS_PLL_PSAUDA2_REG_PSAUD1A_RSTB_shift                                       (2)
#define SYS_PLL_PSAUDA2_REG_PSAUD1A_RSTB_mask                                        (0x00000004)
#define SYS_PLL_PSAUDA2_REG_PSAUD1A_RSTB(data)                                       (0x00000004&((data)<<2))
#define SYS_PLL_PSAUDA2_REG_PSAUD1A_RSTB_src(data)                                   ((0x00000004&(data))>>2)
#define SYS_PLL_PSAUDA2_get_REG_PSAUD1A_RSTB(data)                                   ((0x00000004&(data))>>2)
#define SYS_PLL_PSAUDA2_REG_PSAUD2A_OEB_shift                                        (1)
#define SYS_PLL_PSAUDA2_REG_PSAUD2A_OEB_mask                                         (0x00000002)
#define SYS_PLL_PSAUDA2_REG_PSAUD2A_OEB(data)                                        (0x00000002&((data)<<1))
#define SYS_PLL_PSAUDA2_REG_PSAUD2A_OEB_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_PSAUDA2_get_REG_PSAUD2A_OEB(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_PSAUDA2_REG_PSAUD2A_RSTB_shift                                       (0)
#define SYS_PLL_PSAUDA2_REG_PSAUD2A_RSTB_mask                                        (0x00000001)
#define SYS_PLL_PSAUDA2_REG_PSAUD2A_RSTB(data)                                       (0x00000001&((data)<<0))
#define SYS_PLL_PSAUDA2_REG_PSAUD2A_RSTB_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_PLL_PSAUDA2_get_REG_PSAUD2A_RSTB(data)                                   ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_HD1                                                             0x138
#define SYS_PLL_DISP_HD1_reg_addr                                                    "0x98000138"
#define SYS_PLL_DISP_HD1_reg                                                         0x98000138
#define set_SYS_PLL_DISP_HD1_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_HD1_reg)=data)
#define get_SYS_PLL_DISP_HD1_reg   (*((volatile unsigned int*) SYS_PLL_DISP_HD1_reg))
#define SYS_PLL_DISP_HD1_inst_adr                                                    "0x004E"
#define SYS_PLL_DISP_HD1_inst                                                        0x004E
#define SYS_PLL_DISP_HD1_reserved_pll_disp_hd1_shift                                 (0)
#define SYS_PLL_DISP_HD1_reserved_pll_disp_hd1_mask                                  (0x00000001)
#define SYS_PLL_DISP_HD1_reserved_pll_disp_hd1(data)                                 (0x00000001&((data)<<0))
#define SYS_PLL_DISP_HD1_reserved_pll_disp_hd1_src(data)                             ((0x00000001&(data))>>0)
#define SYS_PLL_DISP_HD1_get_reserved_pll_disp_hd1(data)                             ((0x00000001&(data))>>0)


#define SYS_PLL_DISP_HD2                                                             0x13c
#define SYS_PLL_DISP_HD2_reg_addr                                                    "0x9800013C"
#define SYS_PLL_DISP_HD2_reg                                                         0x9800013C
#define set_SYS_PLL_DISP_HD2_reg(data)   (*((volatile unsigned int*) SYS_PLL_DISP_HD2_reg)=data)
#define get_SYS_PLL_DISP_HD2_reg   (*((volatile unsigned int*) SYS_PLL_DISP_HD2_reg))
#define SYS_PLL_DISP_HD2_inst_adr                                                    "0x004F"
#define SYS_PLL_DISP_HD2_inst                                                        0x004F
#define SYS_PLL_DISP_HD2_reserved_pll_disp_hd2_shift                                 (0)
#define SYS_PLL_DISP_HD2_reserved_pll_disp_hd2_mask                                  (0x00000001)
#define SYS_PLL_DISP_HD2_reserved_pll_disp_hd2(data)                                 (0x00000001&((data)<<0))
#define SYS_PLL_DISP_HD2_reserved_pll_disp_hd2_src(data)                             ((0x00000001&(data))>>0)
#define SYS_PLL_DISP_HD2_get_reserved_pll_disp_hd2(data)                             ((0x00000001&(data))>>0)


#define SYS_PLL1_TEST                                                                0x140
#define SYS_PLL1_TEST_reg_addr                                                       "0x98000140"
#define SYS_PLL1_TEST_reg                                                            0x98000140
#define set_SYS_PLL1_TEST_reg(data)   (*((volatile unsigned int*) SYS_PLL1_TEST_reg)=data)
#define get_SYS_PLL1_TEST_reg   (*((volatile unsigned int*) SYS_PLL1_TEST_reg))
#define SYS_PLL1_TEST_inst_adr                                                       "0x0050"
#define SYS_PLL1_TEST_inst                                                           0x0050
#define SYS_PLL1_TEST_REG_PLLTST_POW_shift                                           (4)
#define SYS_PLL1_TEST_REG_PLLTST_POW_mask                                            (0x00000010)
#define SYS_PLL1_TEST_REG_PLLTST_POW(data)                                           (0x00000010&((data)<<4))
#define SYS_PLL1_TEST_REG_PLLTST_POW_src(data)                                       ((0x00000010&(data))>>4)
#define SYS_PLL1_TEST_get_REG_PLLTST_POW(data)                                       ((0x00000010&(data))>>4)


#define SYS_PLL_BUS1                                                                 0x164
#define SYS_PLL_BUS1_reg_addr                                                        "0x98000164"
#define SYS_PLL_BUS1_reg                                                             0x98000164
#define set_SYS_PLL_BUS1_reg(data)   (*((volatile unsigned int*) SYS_PLL_BUS1_reg)=data)
#define get_SYS_PLL_BUS1_reg   (*((volatile unsigned int*) SYS_PLL_BUS1_reg))
#define SYS_PLL_BUS1_inst_adr                                                        "0x0059"
#define SYS_PLL_BUS1_inst                                                            0x0059
#define SYS_PLL_BUS1_REG_PLLBUS_DIV_shift                                            (30)
#define SYS_PLL_BUS1_REG_PLLBUS_DIV_mask                                             (0xC0000000)
#define SYS_PLL_BUS1_REG_PLLBUS_DIV(data)                                            (0xC0000000&((data)<<30))
#define SYS_PLL_BUS1_REG_PLLBUS_DIV_src(data)                                        ((0xC0000000&(data))>>30)
#define SYS_PLL_BUS1_get_REG_PLLBUS_DIV(data)                                        ((0xC0000000&(data))>>30)
#define SYS_PLL_BUS1_REG_PLLBUS_CP_shift                                             (28)
#define SYS_PLL_BUS1_REG_PLLBUS_CP_mask                                              (0x30000000)
#define SYS_PLL_BUS1_REG_PLLBUS_CP(data)                                             (0x30000000&((data)<<28))
#define SYS_PLL_BUS1_REG_PLLBUS_CP_src(data)                                         ((0x30000000&(data))>>28)
#define SYS_PLL_BUS1_get_REG_PLLBUS_CP(data)                                         ((0x30000000&(data))>>28)
#define SYS_PLL_BUS1_REG_PLLBUS_RESER_shift                                          (20)
#define SYS_PLL_BUS1_REG_PLLBUS_RESER_mask                                           (0x0FF00000)
#define SYS_PLL_BUS1_REG_PLLBUS_RESER(data)                                          (0x0FF00000&((data)<<20))
#define SYS_PLL_BUS1_REG_PLLBUS_RESER_src(data)                                      ((0x0FF00000&(data))>>20)
#define SYS_PLL_BUS1_get_REG_PLLBUS_RESER(data)                                      ((0x0FF00000&(data))>>20)
#define SYS_PLL_BUS1_REG_PLLBUS_PDIV_shift                                           (18)
#define SYS_PLL_BUS1_REG_PLLBUS_PDIV_mask                                            (0x000C0000)
#define SYS_PLL_BUS1_REG_PLLBUS_PDIV(data)                                           (0x000C0000&((data)<<18))
#define SYS_PLL_BUS1_REG_PLLBUS_PDIV_src(data)                                       ((0x000C0000&(data))>>18)
#define SYS_PLL_BUS1_get_REG_PLLBUS_PDIV(data)                                       ((0x000C0000&(data))>>18)
#define SYS_PLL_BUS1_REG_PLLBUS_LPF_RS_shift                                         (15)
#define SYS_PLL_BUS1_REG_PLLBUS_LPF_RS_mask                                          (0x00038000)
#define SYS_PLL_BUS1_REG_PLLBUS_LPF_RS(data)                                         (0x00038000&((data)<<15))
#define SYS_PLL_BUS1_REG_PLLBUS_LPF_RS_src(data)                                     ((0x00038000&(data))>>15)
#define SYS_PLL_BUS1_get_REG_PLLBUS_LPF_RS(data)                                     ((0x00038000&(data))>>15)
#define SYS_PLL_BUS1_REG_PLLBUS_LPF_CS_shift                                         (13)
#define SYS_PLL_BUS1_REG_PLLBUS_LPF_CS_mask                                          (0x00006000)
#define SYS_PLL_BUS1_REG_PLLBUS_LPF_CS(data)                                         (0x00006000&((data)<<13))
#define SYS_PLL_BUS1_REG_PLLBUS_LPF_CS_src(data)                                     ((0x00006000&(data))>>13)
#define SYS_PLL_BUS1_get_REG_PLLBUS_LPF_CS(data)                                     ((0x00006000&(data))>>13)
#define SYS_PLL_BUS1_REG_PLLBUS_ICP_shift                                            (9)
#define SYS_PLL_BUS1_REG_PLLBUS_ICP_mask                                             (0x00001E00)
#define SYS_PLL_BUS1_REG_PLLBUS_ICP(data)                                            (0x00001E00&((data)<<9))
#define SYS_PLL_BUS1_REG_PLLBUS_ICP_src(data)                                        ((0x00001E00&(data))>>9)
#define SYS_PLL_BUS1_get_REG_PLLBUS_ICP(data)                                        ((0x00001E00&(data))>>9)
#define SYS_PLL_BUS1_REG_PLLBUS_WDSET_shift                                          (8)
#define SYS_PLL_BUS1_REG_PLLBUS_WDSET_mask                                           (0x00000100)
#define SYS_PLL_BUS1_REG_PLLBUS_WDSET(data)                                          (0x00000100&((data)<<8))
#define SYS_PLL_BUS1_REG_PLLBUS_WDSET_src(data)                                      ((0x00000100&(data))>>8)
#define SYS_PLL_BUS1_get_REG_PLLBUS_WDSET(data)                                      ((0x00000100&(data))>>8)
#define SYS_PLL_BUS1_REG_PLLBUS_WDRST_shift                                          (7)
#define SYS_PLL_BUS1_REG_PLLBUS_WDRST_mask                                           (0x00000080)
#define SYS_PLL_BUS1_REG_PLLBUS_WDRST(data)                                          (0x00000080&((data)<<7))
#define SYS_PLL_BUS1_REG_PLLBUS_WDRST_src(data)                                      ((0x00000080&(data))>>7)
#define SYS_PLL_BUS1_get_REG_PLLBUS_WDRST(data)                                      ((0x00000080&(data))>>7)
#define SYS_PLL_BUS1_REG_PLLBUS_TESTSEL_shift                                        (6)
#define SYS_PLL_BUS1_REG_PLLBUS_TESTSEL_mask                                         (0x00000040)
#define SYS_PLL_BUS1_REG_PLLBUS_TESTSEL(data)                                        (0x00000040&((data)<<6))
#define SYS_PLL_BUS1_REG_PLLBUS_TESTSEL_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_PLL_BUS1_get_REG_PLLBUS_TESTSEL(data)                                    ((0x00000040&(data))>>6)
#define SYS_PLL_BUS1_REG_PLLBUS_PI_BPS_shift                                         (4)
#define SYS_PLL_BUS1_REG_PLLBUS_PI_BPS_mask                                          (0x00000010)
#define SYS_PLL_BUS1_REG_PLLBUS_PI_BPS(data)                                         (0x00000010&((data)<<4))
#define SYS_PLL_BUS1_REG_PLLBUS_PI_BPS_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_PLL_BUS1_get_REG_PLLBUS_PI_BPS(data)                                     ((0x00000010&(data))>>4)
#define SYS_PLL_BUS1_REG_PLLBUS_DBUG_EN_shift                                        (3)
#define SYS_PLL_BUS1_REG_PLLBUS_DBUG_EN_mask                                         (0x00000008)
#define SYS_PLL_BUS1_REG_PLLBUS_DBUG_EN(data)                                        (0x00000008&((data)<<3))
#define SYS_PLL_BUS1_REG_PLLBUS_DBUG_EN_src(data)                                    ((0x00000008&(data))>>3)
#define SYS_PLL_BUS1_get_REG_PLLBUS_DBUG_EN(data)                                    ((0x00000008&(data))>>3)


#define SYS_PLL_BUS2                                                                 0x16C
#define SYS_PLL_BUS2_reg_addr                                                        "0x9800016C"
#define SYS_PLL_BUS2_reg                                                             0x9800016C
#define set_SYS_PLL_BUS2_reg(data)   (*((volatile unsigned int*) SYS_PLL_BUS2_reg)=data)
#define get_SYS_PLL_BUS2_reg   (*((volatile unsigned int*) SYS_PLL_BUS2_reg))
#define SYS_PLL_BUS2_inst_adr                                                        "0x005B"
#define SYS_PLL_BUS2_inst                                                            0x005B
#define SYS_PLL_BUS2_REG_PLLBUS_OEB_shift                                            (2)
#define SYS_PLL_BUS2_REG_PLLBUS_OEB_mask                                             (0x00000004)
#define SYS_PLL_BUS2_REG_PLLBUS_OEB(data)                                            (0x00000004&((data)<<2))
#define SYS_PLL_BUS2_REG_PLLBUS_OEB_src(data)                                        ((0x00000004&(data))>>2)
#define SYS_PLL_BUS2_get_REG_PLLBUS_OEB(data)                                        ((0x00000004&(data))>>2)
#define SYS_PLL_BUS2_REG_PLLBUS_RSTB_shift                                           (1)
#define SYS_PLL_BUS2_REG_PLLBUS_RSTB_mask                                            (0x00000002)
#define SYS_PLL_BUS2_REG_PLLBUS_RSTB(data)                                           (0x00000002&((data)<<1))
#define SYS_PLL_BUS2_REG_PLLBUS_RSTB_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_PLL_BUS2_get_REG_PLLBUS_RSTB(data)                                       ((0x00000002&(data))>>1)
#define SYS_PLL_BUS2_REG_PLLBUS_POW_shift                                            (0)
#define SYS_PLL_BUS2_REG_PLLBUS_POW_mask                                             (0x00000001)
#define SYS_PLL_BUS2_REG_PLLBUS_POW(data)                                            (0x00000001&((data)<<0))
#define SYS_PLL_BUS2_REG_PLLBUS_POW_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_PLL_BUS2_get_REG_PLLBUS_POW(data)                                        ((0x00000001&(data))>>0)


#define SYS_PLL_WDOUT                                                                0x170
#define SYS_PLL_WDOUT_reg_addr                                                       "0x98000170"
#define SYS_PLL_WDOUT_reg                                                            0x98000170
#define set_SYS_PLL_WDOUT_reg(data)   (*((volatile unsigned int*) SYS_PLL_WDOUT_reg)=data)
#define get_SYS_PLL_WDOUT_reg   (*((volatile unsigned int*) SYS_PLL_WDOUT_reg))
#define SYS_PLL_WDOUT_inst_adr                                                       "0x005C"
#define SYS_PLL_WDOUT_inst                                                           0x005C
#define SYS_PLL_WDOUT_REG_PIXELPLL_WDOUT_shift                                       (13)
#define SYS_PLL_WDOUT_REG_PIXELPLL_WDOUT_mask                                        (0x00002000)
#define SYS_PLL_WDOUT_REG_PIXELPLL_WDOUT(data)                                       (0x00002000&((data)<<13))
#define SYS_PLL_WDOUT_REG_PIXELPLL_WDOUT_src(data)                                   ((0x00002000&(data))>>13)
#define SYS_PLL_WDOUT_get_REG_PIXELPLL_WDOUT(data)                                   ((0x00002000&(data))>>13)
#define SYS_PLL_WDOUT_REG_PLLGPU_WDOUT_shift                                         (12)
#define SYS_PLL_WDOUT_REG_PLLGPU_WDOUT_mask                                          (0x00001000)
#define SYS_PLL_WDOUT_REG_PLLGPU_WDOUT(data)                                         (0x00001000&((data)<<12))
#define SYS_PLL_WDOUT_REG_PLLGPU_WDOUT_src(data)                                     ((0x00001000&(data))>>12)
#define SYS_PLL_WDOUT_get_REG_PLLGPU_WDOUT(data)                                     ((0x00001000&(data))>>12)
#define SYS_PLL_WDOUT_REG_PLLBUS_WDOUT_H_shift                                       (10)
#define SYS_PLL_WDOUT_REG_PLLBUS_WDOUT_H_mask                                        (0x00000400)
#define SYS_PLL_WDOUT_REG_PLLBUS_WDOUT_H(data)                                       (0x00000400&((data)<<10))
#define SYS_PLL_WDOUT_REG_PLLBUS_WDOUT_H_src(data)                                   ((0x00000400&(data))>>10)
#define SYS_PLL_WDOUT_get_REG_PLLBUS_WDOUT_H(data)                                   ((0x00000400&(data))>>10)
#define SYS_PLL_WDOUT_REG_PLLVODMA_WDOUT_shift                                       (8)
#define SYS_PLL_WDOUT_REG_PLLVODMA_WDOUT_mask                                        (0x00000100)
#define SYS_PLL_WDOUT_REG_PLLVODMA_WDOUT(data)                                       (0x00000100&((data)<<8))
#define SYS_PLL_WDOUT_REG_PLLVODMA_WDOUT_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_PLL_WDOUT_get_REG_PLLVODMA_WDOUT(data)                                   ((0x00000100&(data))>>8)
#define SYS_PLL_WDOUT_REG_PLLVCPU_WDOUT_2_shift                                      (7)
#define SYS_PLL_WDOUT_REG_PLLVCPU_WDOUT_2_mask                                       (0x00000080)
#define SYS_PLL_WDOUT_REG_PLLVCPU_WDOUT_2(data)                                      (0x00000080&((data)<<7))
#define SYS_PLL_WDOUT_REG_PLLVCPU_WDOUT_2_src(data)                                  ((0x00000080&(data))>>7)
#define SYS_PLL_WDOUT_get_REG_PLLVCPU_WDOUT_2(data)                                  ((0x00000080&(data))>>7)
#define SYS_PLL_WDOUT_REG_PLLBUS_WDOUT_shift                                         (6)
#define SYS_PLL_WDOUT_REG_PLLBUS_WDOUT_mask                                          (0x00000040)
#define SYS_PLL_WDOUT_REG_PLLBUS_WDOUT(data)                                         (0x00000040&((data)<<6))
#define SYS_PLL_WDOUT_REG_PLLBUS_WDOUT_src(data)                                     ((0x00000040&(data))>>6)
#define SYS_PLL_WDOUT_get_REG_PLLBUS_WDOUT(data)                                     ((0x00000040&(data))>>6)
#define SYS_PLL_WDOUT_REG_PLLDDSA_WDOUT_shift                                        (3)
#define SYS_PLL_WDOUT_REG_PLLDDSA_WDOUT_mask                                         (0x00000008)
#define SYS_PLL_WDOUT_REG_PLLDDSA_WDOUT(data)                                        (0x00000008&((data)<<3))
#define SYS_PLL_WDOUT_REG_PLLDDSA_WDOUT_src(data)                                    ((0x00000008&(data))>>3)
#define SYS_PLL_WDOUT_get_REG_PLLDDSA_WDOUT(data)                                    ((0x00000008&(data))>>3)
#define SYS_PLL_WDOUT_REG_PLLVCPU_WDOUT_shift                                        (2)
#define SYS_PLL_WDOUT_REG_PLLVCPU_WDOUT_mask                                         (0x00000004)
#define SYS_PLL_WDOUT_REG_PLLVCPU_WDOUT(data)                                        (0x00000004&((data)<<2))
#define SYS_PLL_WDOUT_REG_PLLVCPU_WDOUT_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_WDOUT_get_REG_PLLVCPU_WDOUT(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_WDOUT_REG_PLLACPU_WDOUT_shift                                        (1)
#define SYS_PLL_WDOUT_REG_PLLACPU_WDOUT_mask                                         (0x00000002)
#define SYS_PLL_WDOUT_REG_PLLACPU_WDOUT(data)                                        (0x00000002&((data)<<1))
#define SYS_PLL_WDOUT_REG_PLLACPU_WDOUT_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_WDOUT_get_REG_PLLACPU_WDOUT(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_WDOUT_REG_PLLDIF_WDO_shift                                           (0)
#define SYS_PLL_WDOUT_REG_PLLDIF_WDO_mask                                            (0x00000001)
#define SYS_PLL_WDOUT_REG_PLLDIF_WDO(data)                                           (0x00000001&((data)<<0))
#define SYS_PLL_WDOUT_REG_PLLDIF_WDO_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_PLL_WDOUT_get_REG_PLLDIF_WDO(data)                                       ((0x00000001&(data))>>0)


#define SYS_PLL_HDMI                                                                 0x190
#define SYS_PLL_HDMI_reg_addr                                                        "0x98000190"
#define SYS_PLL_HDMI_reg                                                             0x98000190
#define set_SYS_PLL_HDMI_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_reg)=data)
#define get_SYS_PLL_HDMI_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_reg))
#define SYS_PLL_HDMI_inst_adr                                                        "0x0064"
#define SYS_PLL_HDMI_inst                                                            0x0064
#define SYS_PLL_HDMI_PLLDISP_OEB_shift                                               (8)
#define SYS_PLL_HDMI_PLLDISP_OEB_mask                                                (0x00000100)
#define SYS_PLL_HDMI_PLLDISP_OEB(data)                                               (0x00000100&((data)<<8))
#define SYS_PLL_HDMI_PLLDISP_OEB_src(data)                                           ((0x00000100&(data))>>8)
#define SYS_PLL_HDMI_get_PLLDISP_OEB(data)                                           ((0x00000100&(data))>>8)
#define SYS_PLL_HDMI_PLLDISP_VCORSTB_shift                                           (7)
#define SYS_PLL_HDMI_PLLDISP_VCORSTB_mask                                            (0x00000080)
#define SYS_PLL_HDMI_PLLDISP_VCORSTB(data)                                           (0x00000080&((data)<<7))
#define SYS_PLL_HDMI_PLLDISP_VCORSTB_src(data)                                       ((0x00000080&(data))>>7)
#define SYS_PLL_HDMI_get_PLLDISP_VCORSTB(data)                                       ((0x00000080&(data))>>7)
#define SYS_PLL_HDMI_REG_PLL_MHL3_DIV_EN_shift                                       (6)
#define SYS_PLL_HDMI_REG_PLL_MHL3_DIV_EN_mask                                        (0x00000040)
#define SYS_PLL_HDMI_REG_PLL_MHL3_DIV_EN(data)                                       (0x00000040&((data)<<6))
#define SYS_PLL_HDMI_REG_PLL_MHL3_DIV_EN_src(data)                                   ((0x00000040&(data))>>6)
#define SYS_PLL_HDMI_get_REG_PLL_MHL3_DIV_EN(data)                                   ((0x00000040&(data))>>6)
#define SYS_PLL_HDMI_REG_PLLDISP_RSTB_shift                                          (5)
#define SYS_PLL_HDMI_REG_PLLDISP_RSTB_mask                                           (0x00000020)
#define SYS_PLL_HDMI_REG_PLLDISP_RSTB(data)                                          (0x00000020&((data)<<5))
#define SYS_PLL_HDMI_REG_PLLDISP_RSTB_src(data)                                      ((0x00000020&(data))>>5)
#define SYS_PLL_HDMI_get_REG_PLLDISP_RSTB(data)                                      ((0x00000020&(data))>>5)
#define SYS_PLL_HDMI_REG_PLLDISP_POW_shift                                           (4)
#define SYS_PLL_HDMI_REG_PLLDISP_POW_mask                                            (0x00000010)
#define SYS_PLL_HDMI_REG_PLLDISP_POW(data)                                           (0x00000010&((data)<<4))
#define SYS_PLL_HDMI_REG_PLLDISP_POW_src(data)                                       ((0x00000010&(data))>>4)
#define SYS_PLL_HDMI_get_REG_PLLDISP_POW(data)                                       ((0x00000010&(data))>>4)
#define SYS_PLL_HDMI_REG_TMDS_POW_shift                                              (3)
#define SYS_PLL_HDMI_REG_TMDS_POW_mask                                               (0x00000008)
#define SYS_PLL_HDMI_REG_TMDS_POW(data)                                              (0x00000008&((data)<<3))
#define SYS_PLL_HDMI_REG_TMDS_POW_src(data)                                          ((0x00000008&(data))>>3)
#define SYS_PLL_HDMI_get_REG_TMDS_POW(data)                                          ((0x00000008&(data))>>3)
#define SYS_PLL_HDMI_REG_PLL_RSTB_shift                                              (2)
#define SYS_PLL_HDMI_REG_PLL_RSTB_mask                                               (0x00000004)
#define SYS_PLL_HDMI_REG_PLL_RSTB(data)                                              (0x00000004&((data)<<2))
#define SYS_PLL_HDMI_REG_PLL_RSTB_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_HDMI_get_REG_PLL_RSTB(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_HDMI_REG_PLL_POW_shift                                               (1)
#define SYS_PLL_HDMI_REG_PLL_POW_mask                                                (0x00000002)
#define SYS_PLL_HDMI_REG_PLL_POW(data)                                               (0x00000002&((data)<<1))
#define SYS_PLL_HDMI_REG_PLL_POW_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_get_REG_PLL_POW(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_REG_HDMI_CK_EN_shift                                            (0)
#define SYS_PLL_HDMI_REG_HDMI_CK_EN_mask                                             (0x00000001)
#define SYS_PLL_HDMI_REG_HDMI_CK_EN(data)                                            (0x00000001&((data)<<0))
#define SYS_PLL_HDMI_REG_HDMI_CK_EN_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_PLL_HDMI_get_REG_HDMI_CK_EN(data)                                        ((0x00000001&(data))>>0)


#define SYS_PLL_HDMI2                                                                0x194
#define SYS_PLL_HDMI2_reg_addr                                                       "0x98000194"
#define SYS_PLL_HDMI2_reg                                                            0x98000194
#define set_SYS_PLL_HDMI2_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI2_reg)=data)
#define get_SYS_PLL_HDMI2_reg   (*((volatile unsigned int*) SYS_PLL_HDMI2_reg))
#define SYS_PLL_HDMI2_inst_adr                                                       "0x0065"
#define SYS_PLL_HDMI2_inst                                                           0x0065
#define SYS_PLL_HDMI2_REG_ICO_PDIV2_shift                                            (25)
#define SYS_PLL_HDMI2_REG_ICO_PDIV2_mask                                             (0x02000000)
#define SYS_PLL_HDMI2_REG_ICO_PDIV2(data)                                            (0x02000000&((data)<<25))
#define SYS_PLL_HDMI2_REG_ICO_PDIV2_src(data)                                        ((0x02000000&(data))>>25)
#define SYS_PLL_HDMI2_get_REG_ICO_PDIV2(data)                                        ((0x02000000&(data))>>25)
#define SYS_PLL_HDMI2_REG_TMDS_DIV_shift                                             (19)
#define SYS_PLL_HDMI2_REG_TMDS_DIV_mask                                              (0x00780000)
#define SYS_PLL_HDMI2_REG_TMDS_DIV(data)                                             (0x00780000&((data)<<19))
#define SYS_PLL_HDMI2_REG_TMDS_DIV_src(data)                                         ((0x00780000&(data))>>19)
#define SYS_PLL_HDMI2_get_REG_TMDS_DIV(data)                                         ((0x00780000&(data))>>19)
#define SYS_PLL_HDMI2_REG_PLLDISP_N_shift                                            (16)
#define SYS_PLL_HDMI2_REG_PLLDISP_N_mask                                             (0x00070000)
#define SYS_PLL_HDMI2_REG_PLLDISP_N(data)                                            (0x00070000&((data)<<16))
#define SYS_PLL_HDMI2_REG_PLLDISP_N_src(data)                                        ((0x00070000&(data))>>16)
#define SYS_PLL_HDMI2_get_REG_PLLDISP_N(data)                                        ((0x00070000&(data))>>16)
#define SYS_PLL_HDMI2_REG_PLLDISP_K_shift                                            (14)
#define SYS_PLL_HDMI2_REG_PLLDISP_K_mask                                             (0x0000C000)
#define SYS_PLL_HDMI2_REG_PLLDISP_K(data)                                            (0x0000C000&((data)<<14))
#define SYS_PLL_HDMI2_REG_PLLDISP_K_src(data)                                        ((0x0000C000&(data))>>14)
#define SYS_PLL_HDMI2_get_REG_PLLDISP_K(data)                                        ((0x0000C000&(data))>>14)
#define SYS_PLL_HDMI2_REG_PIXEL_DIV_shift                                            (6)
#define SYS_PLL_HDMI2_REG_PIXEL_DIV_mask                                             (0x00003FC0)
#define SYS_PLL_HDMI2_REG_PIXEL_DIV(data)                                            (0x00003FC0&((data)<<6))
#define SYS_PLL_HDMI2_REG_PIXEL_DIV_src(data)                                        ((0x00003FC0&(data))>>6)
#define SYS_PLL_HDMI2_get_REG_PIXEL_DIV(data)                                        ((0x00003FC0&(data))>>6)
#define SYS_PLL_HDMI2_REG_PLL_M2_shift                                               (2)
#define SYS_PLL_HDMI2_REG_PLL_M2_mask                                                (0x0000003C)
#define SYS_PLL_HDMI2_REG_PLL_M2(data)                                               (0x0000003C&((data)<<2))
#define SYS_PLL_HDMI2_REG_PLL_M2_src(data)                                           ((0x0000003C&(data))>>2)
#define SYS_PLL_HDMI2_get_REG_PLL_M2(data)                                           ((0x0000003C&(data))>>2)
#define SYS_PLL_HDMI2_REG_PLL_M1_shift                                               (0)
#define SYS_PLL_HDMI2_REG_PLL_M1_mask                                                (0x00000003)
#define SYS_PLL_HDMI2_REG_PLL_M1(data)                                               (0x00000003&((data)<<0))
#define SYS_PLL_HDMI2_REG_PLL_M1_src(data)                                           ((0x00000003&(data))>>0)
#define SYS_PLL_HDMI2_get_REG_PLL_M1(data)                                           ((0x00000003&(data))>>0)


#define SYS_PLL_SDIO1                                                                0x1A0
#define SYS_PLL_SDIO1_reg_addr                                                       "0x980001A0"
#define SYS_PLL_SDIO1_reg                                                            0x980001A0
#define set_SYS_PLL_SDIO1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SDIO1_reg)=data)
#define get_SYS_PLL_SDIO1_reg   (*((volatile unsigned int*) SYS_PLL_SDIO1_reg))
#define SYS_PLL_SDIO1_inst_adr                                                       "0x0068"
#define SYS_PLL_SDIO1_inst                                                           0x0068
#define SYS_PLL_SDIO1_phsel1_shift                                                   (8)
#define SYS_PLL_SDIO1_phsel1_mask                                                    (0x00001F00)
#define SYS_PLL_SDIO1_phsel1(data)                                                   (0x00001F00&((data)<<8))
#define SYS_PLL_SDIO1_phsel1_src(data)                                               ((0x00001F00&(data))>>8)
#define SYS_PLL_SDIO1_get_phsel1(data)                                               ((0x00001F00&(data))>>8)
#define SYS_PLL_SDIO1_phsel0_shift                                                   (3)
#define SYS_PLL_SDIO1_phsel0_mask                                                    (0x000000F8)
#define SYS_PLL_SDIO1_phsel0(data)                                                   (0x000000F8&((data)<<3))
#define SYS_PLL_SDIO1_phsel0_src(data)                                               ((0x000000F8&(data))>>3)
#define SYS_PLL_SDIO1_get_phsel0(data)                                               ((0x000000F8&(data))>>3)
#define SYS_PLL_SDIO1_phrstb_dly_sel_shift                                           (2)
#define SYS_PLL_SDIO1_phrstb_dly_sel_mask                                            (0x00000004)
#define SYS_PLL_SDIO1_phrstb_dly_sel(data)                                           (0x00000004&((data)<<2))
#define SYS_PLL_SDIO1_phrstb_dly_sel_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_PLL_SDIO1_get_phrstb_dly_sel(data)                                       ((0x00000004&(data))>>2)
#define SYS_PLL_SDIO1_phrt0_shift                                                    (1)
#define SYS_PLL_SDIO1_phrt0_mask                                                     (0x00000002)
#define SYS_PLL_SDIO1_phrt0(data)                                                    (0x00000002&((data)<<1))
#define SYS_PLL_SDIO1_phrt0_src(data)                                                ((0x00000002&(data))>>1)
#define SYS_PLL_SDIO1_get_phrt0(data)                                                ((0x00000002&(data))>>1)
#define SYS_PLL_SDIO1_bias_en_shift                                                  (0)
#define SYS_PLL_SDIO1_bias_en_mask                                                   (0x00000001)
#define SYS_PLL_SDIO1_bias_en(data)                                                  (0x00000001&((data)<<0))
#define SYS_PLL_SDIO1_bias_en_src(data)                                              ((0x00000001&(data))>>0)
#define SYS_PLL_SDIO1_get_bias_en(data)                                              ((0x00000001&(data))>>0)


#define SYS_PLL_SDIO2                                                                0x1A4
#define SYS_PLL_SDIO2_reg_addr                                                       "0x980001A4"
#define SYS_PLL_SDIO2_reg                                                            0x980001A4
#define set_SYS_PLL_SDIO2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SDIO2_reg)=data)
#define get_SYS_PLL_SDIO2_reg   (*((volatile unsigned int*) SYS_PLL_SDIO2_reg))
#define SYS_PLL_SDIO2_inst_adr                                                       "0x0069"
#define SYS_PLL_SDIO2_inst                                                           0x0069
#define SYS_PLL_SDIO2_en_cpnew_shift                                                 (26)
#define SYS_PLL_SDIO2_en_cpnew_mask                                                  (0x04000000)
#define SYS_PLL_SDIO2_en_cpnew(data)                                                 (0x04000000&((data)<<26))
#define SYS_PLL_SDIO2_en_cpnew_src(data)                                             ((0x04000000&(data))>>26)
#define SYS_PLL_SDIO2_get_en_cpnew(data)                                             ((0x04000000&(data))>>26)
#define SYS_PLL_SDIO2_ssc_div_ext_f_shift                                            (18)
#define SYS_PLL_SDIO2_ssc_div_ext_f_mask                                             (0x03FC0000)
#define SYS_PLL_SDIO2_ssc_div_ext_f(data)                                            (0x03FC0000&((data)<<18))
#define SYS_PLL_SDIO2_ssc_div_ext_f_src(data)                                        ((0x03FC0000&(data))>>18)
#define SYS_PLL_SDIO2_get_ssc_div_ext_f(data)                                        ((0x03FC0000&(data))>>18)
#define SYS_PLL_SDIO2_ssc_div_f_sel_shift                                            (17)
#define SYS_PLL_SDIO2_ssc_div_f_sel_mask                                             (0x00020000)
#define SYS_PLL_SDIO2_ssc_div_f_sel(data)                                            (0x00020000&((data)<<17))
#define SYS_PLL_SDIO2_ssc_div_f_sel_src(data)                                        ((0x00020000&(data))>>17)
#define SYS_PLL_SDIO2_get_ssc_div_f_sel(data)                                        ((0x00020000&(data))>>17)
#define SYS_PLL_SDIO2_ssc_8x_en_shift                                                (16)
#define SYS_PLL_SDIO2_ssc_8x_en_mask                                                 (0x00010000)
#define SYS_PLL_SDIO2_ssc_8x_en(data)                                                (0x00010000&((data)<<16))
#define SYS_PLL_SDIO2_ssc_8x_en_src(data)                                            ((0x00010000&(data))>>16)
#define SYS_PLL_SDIO2_get_ssc_8x_en(data)                                            ((0x00010000&(data))>>16)
#define SYS_PLL_SDIO2_ssc_depth_shift                                                (13)
#define SYS_PLL_SDIO2_ssc_depth_mask                                                 (0x0000E000)
#define SYS_PLL_SDIO2_ssc_depth(data)                                                (0x0000E000&((data)<<13))
#define SYS_PLL_SDIO2_ssc_depth_src(data)                                            ((0x0000E000&(data))>>13)
#define SYS_PLL_SDIO2_get_ssc_depth(data)                                            ((0x0000E000&(data))>>13)
#define SYS_PLL_SDIO2_sscpll_rs_shift                                                (10)
#define SYS_PLL_SDIO2_sscpll_rs_mask                                                 (0x00001C00)
#define SYS_PLL_SDIO2_sscpll_rs(data)                                                (0x00001C00&((data)<<10))
#define SYS_PLL_SDIO2_sscpll_rs_src(data)                                            ((0x00001C00&(data))>>10)
#define SYS_PLL_SDIO2_get_sscpll_rs(data)                                            ((0x00001C00&(data))>>10)
#define SYS_PLL_SDIO2_sscpll_icp_shift                                               (5)
#define SYS_PLL_SDIO2_sscpll_icp_mask                                                (0x000003E0)
#define SYS_PLL_SDIO2_sscpll_icp(data)                                               (0x000003E0&((data)<<5))
#define SYS_PLL_SDIO2_sscpll_icp_src(data)                                           ((0x000003E0&(data))>>5)
#define SYS_PLL_SDIO2_get_sscpll_icp(data)                                           ((0x000003E0&(data))>>5)
#define SYS_PLL_SDIO2_sscpll_cs1_shift                                               (3)
#define SYS_PLL_SDIO2_sscpll_cs1_mask                                                (0x00000018)
#define SYS_PLL_SDIO2_sscpll_cs1(data)                                               (0x00000018&((data)<<3))
#define SYS_PLL_SDIO2_sscpll_cs1_src(data)                                           ((0x00000018&(data))>>3)
#define SYS_PLL_SDIO2_get_sscpll_cs1(data)                                           ((0x00000018&(data))>>3)
#define SYS_PLL_SDIO2_reg_tune11_shift                                               (1)
#define SYS_PLL_SDIO2_reg_tune11_mask                                                (0x00000006)
#define SYS_PLL_SDIO2_reg_tune11(data)                                               (0x00000006&((data)<<1))
#define SYS_PLL_SDIO2_reg_tune11_src(data)                                           ((0x00000006&(data))>>1)
#define SYS_PLL_SDIO2_get_reg_tune11(data)                                           ((0x00000006&(data))>>1)
#define SYS_PLL_SDIO2_sscldo_en_shift                                                (0)
#define SYS_PLL_SDIO2_sscldo_en_mask                                                 (0x00000001)
#define SYS_PLL_SDIO2_sscldo_en(data)                                                (0x00000001&((data)<<0))
#define SYS_PLL_SDIO2_sscldo_en_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_PLL_SDIO2_get_sscldo_en(data)                                            ((0x00000001&(data))>>0)


#define SYS_PLL_SDIO3                                                                0x1A8
#define SYS_PLL_SDIO3_reg_addr                                                       "0x980001A8"
#define SYS_PLL_SDIO3_reg                                                            0x980001A8
#define set_SYS_PLL_SDIO3_reg(data)   (*((volatile unsigned int*) SYS_PLL_SDIO3_reg)=data)
#define get_SYS_PLL_SDIO3_reg   (*((volatile unsigned int*) SYS_PLL_SDIO3_reg))
#define SYS_PLL_SDIO3_inst_adr                                                       "0x006A"
#define SYS_PLL_SDIO3_inst                                                           0x006A
#define SYS_PLL_SDIO3_ssc_div_n_shift                                                (16)
#define SYS_PLL_SDIO3_ssc_div_n_mask                                                 (0x03FF0000)
#define SYS_PLL_SDIO3_ssc_div_n(data)                                                (0x03FF0000&((data)<<16))
#define SYS_PLL_SDIO3_ssc_div_n_src(data)                                            ((0x03FF0000&(data))>>16)
#define SYS_PLL_SDIO3_get_ssc_div_n(data)                                            ((0x03FF0000&(data))>>16)
#define SYS_PLL_SDIO3_ssc_step_in_shift                                              (8)
#define SYS_PLL_SDIO3_ssc_step_in_mask                                               (0x00007F00)
#define SYS_PLL_SDIO3_ssc_step_in(data)                                              (0x00007F00&((data)<<8))
#define SYS_PLL_SDIO3_ssc_step_in_src(data)                                          ((0x00007F00&(data))>>8)
#define SYS_PLL_SDIO3_get_ssc_step_in(data)                                          ((0x00007F00&(data))>>8)
#define SYS_PLL_SDIO3_ssc_tbase_shift                                                (0)
#define SYS_PLL_SDIO3_ssc_tbase_mask                                                 (0x000000FF)
#define SYS_PLL_SDIO3_ssc_tbase(data)                                                (0x000000FF&((data)<<0))
#define SYS_PLL_SDIO3_ssc_tbase_src(data)                                            ((0x000000FF&(data))>>0)
#define SYS_PLL_SDIO3_get_ssc_tbase(data)                                            ((0x000000FF&(data))>>0)


#define SYS_PLL_SDIO4                                                                0x1AC
#define SYS_PLL_SDIO4_reg_addr                                                       "0x980001AC"
#define SYS_PLL_SDIO4_reg                                                            0x980001AC
#define set_SYS_PLL_SDIO4_reg(data)   (*((volatile unsigned int*) SYS_PLL_SDIO4_reg)=data)
#define get_SYS_PLL_SDIO4_reg   (*((volatile unsigned int*) SYS_PLL_SDIO4_reg))
#define SYS_PLL_SDIO4_inst_adr                                                       "0x006B"
#define SYS_PLL_SDIO4_inst                                                           0x006B
#define SYS_PLL_SDIO4_ssc_pll_pow_shift                                              (2)
#define SYS_PLL_SDIO4_ssc_pll_pow_mask                                               (0x00000004)
#define SYS_PLL_SDIO4_ssc_pll_pow(data)                                              (0x00000004&((data)<<2))
#define SYS_PLL_SDIO4_ssc_pll_pow_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_SDIO4_get_ssc_pll_pow(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_SDIO4_ssc_pll_rstb_shift                                             (1)
#define SYS_PLL_SDIO4_ssc_pll_rstb_mask                                              (0x00000002)
#define SYS_PLL_SDIO4_ssc_pll_rstb(data)                                             (0x00000002&((data)<<1))
#define SYS_PLL_SDIO4_ssc_pll_rstb_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_SDIO4_get_ssc_pll_rstb(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_SDIO4_ssc_rstb_shift                                                 (0)
#define SYS_PLL_SDIO4_ssc_rstb_mask                                                  (0x00000001)
#define SYS_PLL_SDIO4_ssc_rstb(data)                                                 (0x00000001&((data)<<0))
#define SYS_PLL_SDIO4_ssc_rstb_src(data)                                             ((0x00000001&(data))>>0)
#define SYS_PLL_SDIO4_get_ssc_rstb(data)                                             ((0x00000001&(data))>>0)


#define SYS_PLL_BUSH1                                                                0x1B0
#define SYS_PLL_BUSH1_reg_addr                                                       "0x980001B0"
#define SYS_PLL_BUSH1_reg                                                            0x980001B0
#define set_SYS_PLL_BUSH1_reg(data)   (*((volatile unsigned int*) SYS_PLL_BUSH1_reg)=data)
#define get_SYS_PLL_BUSH1_reg   (*((volatile unsigned int*) SYS_PLL_BUSH1_reg))
#define SYS_PLL_BUSH1_inst_adr                                                       "0x006C"
#define SYS_PLL_BUSH1_inst                                                           0x006C
#define SYS_PLL_BUSH1_REG_PLLDCSB_DIV_shift                                          (22)
#define SYS_PLL_BUSH1_REG_PLLDCSB_DIV_mask                                           (0x00C00000)
#define SYS_PLL_BUSH1_REG_PLLDCSB_DIV(data)                                          (0x00C00000&((data)<<22))
#define SYS_PLL_BUSH1_REG_PLLDCSB_DIV_src(data)                                      ((0x00C00000&(data))>>22)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_DIV(data)                                      ((0x00C00000&(data))>>22)
#define SYS_PLL_BUSH1_REG_PLLDCSB_CP_shift                                           (20)
#define SYS_PLL_BUSH1_REG_PLLDCSB_CP_mask                                            (0x00300000)
#define SYS_PLL_BUSH1_REG_PLLDCSB_CP(data)                                           (0x00300000&((data)<<20))
#define SYS_PLL_BUSH1_REG_PLLDCSB_CP_src(data)                                       ((0x00300000&(data))>>20)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_CP(data)                                       ((0x00300000&(data))>>20)
#define SYS_PLL_BUSH1_REG_PLLDCSB_PDIV_shift                                         (18)
#define SYS_PLL_BUSH1_REG_PLLDCSB_PDIV_mask                                          (0x000C0000)
#define SYS_PLL_BUSH1_REG_PLLDCSB_PDIV(data)                                         (0x000C0000&((data)<<18))
#define SYS_PLL_BUSH1_REG_PLLDCSB_PDIV_src(data)                                     ((0x000C0000&(data))>>18)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_PDIV(data)                                     ((0x000C0000&(data))>>18)
#define SYS_PLL_BUSH1_REG_PLLDCSB_LPF_RS_shift                                       (15)
#define SYS_PLL_BUSH1_REG_PLLDCSB_LPF_RS_mask                                        (0x00038000)
#define SYS_PLL_BUSH1_REG_PLLDCSB_LPF_RS(data)                                       (0x00038000&((data)<<15))
#define SYS_PLL_BUSH1_REG_PLLDCSB_LPF_RS_src(data)                                   ((0x00038000&(data))>>15)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_LPF_RS(data)                                   ((0x00038000&(data))>>15)
#define SYS_PLL_BUSH1_REG_PLLDCSB_LPF_CS_shift                                       (13)
#define SYS_PLL_BUSH1_REG_PLLDCSB_LPF_CS_mask                                        (0x00006000)
#define SYS_PLL_BUSH1_REG_PLLDCSB_LPF_CS(data)                                       (0x00006000&((data)<<13))
#define SYS_PLL_BUSH1_REG_PLLDCSB_LPF_CS_src(data)                                   ((0x00006000&(data))>>13)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_LPF_CS(data)                                   ((0x00006000&(data))>>13)
#define SYS_PLL_BUSH1_REG_PLLDCSB_ICP_shift                                          (9)
#define SYS_PLL_BUSH1_REG_PLLDCSB_ICP_mask                                           (0x00001E00)
#define SYS_PLL_BUSH1_REG_PLLDCSB_ICP(data)                                          (0x00001E00&((data)<<9))
#define SYS_PLL_BUSH1_REG_PLLDCSB_ICP_src(data)                                      ((0x00001E00&(data))>>9)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_ICP(data)                                      ((0x00001E00&(data))>>9)
#define SYS_PLL_BUSH1_REG_PLLDCSB_WDSET_shift                                        (8)
#define SYS_PLL_BUSH1_REG_PLLDCSB_WDSET_mask                                         (0x00000100)
#define SYS_PLL_BUSH1_REG_PLLDCSB_WDSET(data)                                        (0x00000100&((data)<<8))
#define SYS_PLL_BUSH1_REG_PLLDCSB_WDSET_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_WDSET(data)                                    ((0x00000100&(data))>>8)
#define SYS_PLL_BUSH1_REG_PLLDCSB_WDRST_shift                                        (7)
#define SYS_PLL_BUSH1_REG_PLLDCSB_WDRST_mask                                         (0x00000080)
#define SYS_PLL_BUSH1_REG_PLLDCSB_WDRST(data)                                        (0x00000080&((data)<<7))
#define SYS_PLL_BUSH1_REG_PLLDCSB_WDRST_src(data)                                    ((0x00000080&(data))>>7)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_WDRST(data)                                    ((0x00000080&(data))>>7)
#define SYS_PLL_BUSH1_REG_PLLDCSB_TESTSEL_shift                                      (6)
#define SYS_PLL_BUSH1_REG_PLLDCSB_TESTSEL_mask                                       (0x00000040)
#define SYS_PLL_BUSH1_REG_PLLDCSB_TESTSEL(data)                                      (0x00000040&((data)<<6))
#define SYS_PLL_BUSH1_REG_PLLDCSB_TESTSEL_src(data)                                  ((0x00000040&(data))>>6)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_TESTSEL(data)                                  ((0x00000040&(data))>>6)
#define SYS_PLL_BUSH1_REG_PLLDCSB_PI_BPS_shift                                       (4)
#define SYS_PLL_BUSH1_REG_PLLDCSB_PI_BPS_mask                                        (0x00000010)
#define SYS_PLL_BUSH1_REG_PLLDCSB_PI_BPS(data)                                       (0x00000010&((data)<<4))
#define SYS_PLL_BUSH1_REG_PLLDCSB_PI_BPS_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_PI_BPS(data)                                   ((0x00000010&(data))>>4)
#define SYS_PLL_BUSH1_REG_PLLDCSB_DBUG_EN_shift                                      (3)
#define SYS_PLL_BUSH1_REG_PLLDCSB_DBUG_EN_mask                                       (0x00000008)
#define SYS_PLL_BUSH1_REG_PLLDCSB_DBUG_EN(data)                                      (0x00000008&((data)<<3))
#define SYS_PLL_BUSH1_REG_PLLDCSB_DBUG_EN_src(data)                                  ((0x00000008&(data))>>3)
#define SYS_PLL_BUSH1_get_REG_PLLDCSB_DBUG_EN(data)                                  ((0x00000008&(data))>>3)


#define SYS_PLL_BUSH2                                                                0x1B8
#define SYS_PLL_BUSH2_reg_addr                                                       "0x980001B8"
#define SYS_PLL_BUSH2_reg                                                            0x980001B8
#define set_SYS_PLL_BUSH2_reg(data)   (*((volatile unsigned int*) SYS_PLL_BUSH2_reg)=data)
#define get_SYS_PLL_BUSH2_reg   (*((volatile unsigned int*) SYS_PLL_BUSH2_reg))
#define SYS_PLL_BUSH2_inst_adr                                                       "0x006E"
#define SYS_PLL_BUSH2_inst                                                           0x006E
#define SYS_PLL_BUSH2_REG_PLLDCSB_OEB_shift                                          (2)
#define SYS_PLL_BUSH2_REG_PLLDCSB_OEB_mask                                           (0x00000004)
#define SYS_PLL_BUSH2_REG_PLLDCSB_OEB(data)                                          (0x00000004&((data)<<2))
#define SYS_PLL_BUSH2_REG_PLLDCSB_OEB_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_BUSH2_get_REG_PLLDCSB_OEB(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_BUSH2_REG_PLLDCSB_RSTB_shift                                         (1)
#define SYS_PLL_BUSH2_REG_PLLDCSB_RSTB_mask                                          (0x00000002)
#define SYS_PLL_BUSH2_REG_PLLDCSB_RSTB(data)                                         (0x00000002&((data)<<1))
#define SYS_PLL_BUSH2_REG_PLLDCSB_RSTB_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_BUSH2_get_REG_PLLDCSB_RSTB(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_BUSH2_REG_PLLDCSB_POW_shift                                          (0)
#define SYS_PLL_BUSH2_REG_PLLDCSB_POW_mask                                           (0x00000001)
#define SYS_PLL_BUSH2_REG_PLLDCSB_POW(data)                                          (0x00000001&((data)<<0))
#define SYS_PLL_BUSH2_REG_PLLDCSB_POW_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PLL_BUSH2_get_REG_PLLDCSB_POW(data)                                      ((0x00000001&(data))>>0)


#define SYS_PLL_GPU1                                                                 0x1C0
#define SYS_PLL_GPU1_reg_addr                                                        "0x980001C0"
#define SYS_PLL_GPU1_reg                                                             0x980001C0
#define set_SYS_PLL_GPU1_reg(data)   (*((volatile unsigned int*) SYS_PLL_GPU1_reg)=data)
#define get_SYS_PLL_GPU1_reg   (*((volatile unsigned int*) SYS_PLL_GPU1_reg))
#define SYS_PLL_GPU1_inst_adr                                                        "0x0070"
#define SYS_PLL_GPU1_inst                                                            0x0070
#define SYS_PLL_GPU1_REG_PLLGPU_DIV_shift                                            (22)
#define SYS_PLL_GPU1_REG_PLLGPU_DIV_mask                                             (0x00C00000)
#define SYS_PLL_GPU1_REG_PLLGPU_DIV(data)                                            (0x00C00000&((data)<<22))
#define SYS_PLL_GPU1_REG_PLLGPU_DIV_src(data)                                        ((0x00C00000&(data))>>22)
#define SYS_PLL_GPU1_get_REG_PLLGPU_DIV(data)                                        ((0x00C00000&(data))>>22)
#define SYS_PLL_GPU1_REG_PLLGPU_CP_shift                                             (20)
#define SYS_PLL_GPU1_REG_PLLGPU_CP_mask                                              (0x00300000)
#define SYS_PLL_GPU1_REG_PLLGPU_CP(data)                                             (0x00300000&((data)<<20))
#define SYS_PLL_GPU1_REG_PLLGPU_CP_src(data)                                         ((0x00300000&(data))>>20)
#define SYS_PLL_GPU1_get_REG_PLLGPU_CP(data)                                         ((0x00300000&(data))>>20)
#define SYS_PLL_GPU1_REG_PLLGPU_PDIV_shift                                           (18)
#define SYS_PLL_GPU1_REG_PLLGPU_PDIV_mask                                            (0x000C0000)
#define SYS_PLL_GPU1_REG_PLLGPU_PDIV(data)                                           (0x000C0000&((data)<<18))
#define SYS_PLL_GPU1_REG_PLLGPU_PDIV_src(data)                                       ((0x000C0000&(data))>>18)
#define SYS_PLL_GPU1_get_REG_PLLGPU_PDIV(data)                                       ((0x000C0000&(data))>>18)
#define SYS_PLL_GPU1_REG_PLLGPU_LPF_RS_shift                                         (15)
#define SYS_PLL_GPU1_REG_PLLGPU_LPF_RS_mask                                          (0x00038000)
#define SYS_PLL_GPU1_REG_PLLGPU_LPF_RS(data)                                         (0x00038000&((data)<<15))
#define SYS_PLL_GPU1_REG_PLLGPU_LPF_RS_src(data)                                     ((0x00038000&(data))>>15)
#define SYS_PLL_GPU1_get_REG_PLLGPU_LPF_RS(data)                                     ((0x00038000&(data))>>15)
#define SYS_PLL_GPU1_REG_PLLGPU_LPF_CS_shift                                         (13)
#define SYS_PLL_GPU1_REG_PLLGPU_LPF_CS_mask                                          (0x00006000)
#define SYS_PLL_GPU1_REG_PLLGPU_LPF_CS(data)                                         (0x00006000&((data)<<13))
#define SYS_PLL_GPU1_REG_PLLGPU_LPF_CS_src(data)                                     ((0x00006000&(data))>>13)
#define SYS_PLL_GPU1_get_REG_PLLGPU_LPF_CS(data)                                     ((0x00006000&(data))>>13)
#define SYS_PLL_GPU1_REG_PLLGPU_ICP_shift                                            (9)
#define SYS_PLL_GPU1_REG_PLLGPU_ICP_mask                                             (0x00001E00)
#define SYS_PLL_GPU1_REG_PLLGPU_ICP(data)                                            (0x00001E00&((data)<<9))
#define SYS_PLL_GPU1_REG_PLLGPU_ICP_src(data)                                        ((0x00001E00&(data))>>9)
#define SYS_PLL_GPU1_get_REG_PLLGPU_ICP(data)                                        ((0x00001E00&(data))>>9)
#define SYS_PLL_GPU1_REG_PLLGPU_WDRST_shift                                          (8)
#define SYS_PLL_GPU1_REG_PLLGPU_WDRST_mask                                           (0x00000100)
#define SYS_PLL_GPU1_REG_PLLGPU_WDRST(data)                                          (0x00000100&((data)<<8))
#define SYS_PLL_GPU1_REG_PLLGPU_WDRST_src(data)                                      ((0x00000100&(data))>>8)
#define SYS_PLL_GPU1_get_REG_PLLGPU_WDRST(data)                                      ((0x00000100&(data))>>8)
#define SYS_PLL_GPU1_REG_PLLGPU_WDSET_shift                                          (7)
#define SYS_PLL_GPU1_REG_PLLGPU_WDSET_mask                                           (0x00000080)
#define SYS_PLL_GPU1_REG_PLLGPU_WDSET(data)                                          (0x00000080&((data)<<7))
#define SYS_PLL_GPU1_REG_PLLGPU_WDSET_src(data)                                      ((0x00000080&(data))>>7)
#define SYS_PLL_GPU1_get_REG_PLLGPU_WDSET(data)                                      ((0x00000080&(data))>>7)
#define SYS_PLL_GPU1_REG_PLLGPU_TESTSEL_shift                                        (6)
#define SYS_PLL_GPU1_REG_PLLGPU_TESTSEL_mask                                         (0x00000040)
#define SYS_PLL_GPU1_REG_PLLGPU_TESTSEL(data)                                        (0x00000040&((data)<<6))
#define SYS_PLL_GPU1_REG_PLLGPU_TESTSEL_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_PLL_GPU1_get_REG_PLLGPU_TESTSEL(data)                                    ((0x00000040&(data))>>6)
#define SYS_PLL_GPU1_REG_PLLGPU_PI_BPS_shift                                         (4)
#define SYS_PLL_GPU1_REG_PLLGPU_PI_BPS_mask                                          (0x00000010)
#define SYS_PLL_GPU1_REG_PLLGPU_PI_BPS(data)                                         (0x00000010&((data)<<4))
#define SYS_PLL_GPU1_REG_PLLGPU_PI_BPS_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_PLL_GPU1_get_REG_PLLGPU_PI_BPS(data)                                     ((0x00000010&(data))>>4)
#define SYS_PLL_GPU1_REG_PLLGPU_DBUG_EN_shift                                        (3)
#define SYS_PLL_GPU1_REG_PLLGPU_DBUG_EN_mask                                         (0x00000008)
#define SYS_PLL_GPU1_REG_PLLGPU_DBUG_EN(data)                                        (0x00000008&((data)<<3))
#define SYS_PLL_GPU1_REG_PLLGPU_DBUG_EN_src(data)                                    ((0x00000008&(data))>>3)
#define SYS_PLL_GPU1_get_REG_PLLGPU_DBUG_EN(data)                                    ((0x00000008&(data))>>3)


#define SYS_PLL_GPU2                                                                 0x1C4
#define SYS_PLL_GPU2_reg_addr                                                        "0x980001C4"
#define SYS_PLL_GPU2_reg                                                             0x980001C4
#define set_SYS_PLL_GPU2_reg(data)   (*((volatile unsigned int*) SYS_PLL_GPU2_reg)=data)
#define get_SYS_PLL_GPU2_reg   (*((volatile unsigned int*) SYS_PLL_GPU2_reg))
#define SYS_PLL_GPU2_inst_adr                                                        "0x0071"
#define SYS_PLL_GPU2_inst                                                            0x0071
#define SYS_PLL_GPU2_REG_PLLGPU_OEB_shift                                            (2)
#define SYS_PLL_GPU2_REG_PLLGPU_OEB_mask                                             (0x00000004)
#define SYS_PLL_GPU2_REG_PLLGPU_OEB(data)                                            (0x00000004&((data)<<2))
#define SYS_PLL_GPU2_REG_PLLGPU_OEB_src(data)                                        ((0x00000004&(data))>>2)
#define SYS_PLL_GPU2_get_REG_PLLGPU_OEB(data)                                        ((0x00000004&(data))>>2)
#define SYS_PLL_GPU2_REG_PLLGPU_RSTB_shift                                           (1)
#define SYS_PLL_GPU2_REG_PLLGPU_RSTB_mask                                            (0x00000002)
#define SYS_PLL_GPU2_REG_PLLGPU_RSTB(data)                                           (0x00000002&((data)<<1))
#define SYS_PLL_GPU2_REG_PLLGPU_RSTB_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_PLL_GPU2_get_REG_PLLGPU_RSTB(data)                                       ((0x00000002&(data))>>1)
#define SYS_PLL_GPU2_REG_PLLGPU_POW_shift                                            (0)
#define SYS_PLL_GPU2_REG_PLLGPU_POW_mask                                             (0x00000001)
#define SYS_PLL_GPU2_REG_PLLGPU_POW(data)                                            (0x00000001&((data)<<0))
#define SYS_PLL_GPU2_REG_PLLGPU_POW_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_PLL_GPU2_get_REG_PLLGPU_POW(data)                                        ((0x00000001&(data))>>0)


#define SYS_PLL_VE2_1                                                                0x1D0
#define SYS_PLL_VE2_1_reg_addr                                                       "0x980001D0"
#define SYS_PLL_VE2_1_reg                                                            0x980001D0
#define set_SYS_PLL_VE2_1_reg(data)   (*((volatile unsigned int*) SYS_PLL_VE2_1_reg)=data)
#define get_SYS_PLL_VE2_1_reg   (*((volatile unsigned int*) SYS_PLL_VE2_1_reg))
#define SYS_PLL_VE2_1_inst_adr                                                       "0x0074"
#define SYS_PLL_VE2_1_inst                                                           0x0074
#define SYS_PLL_VE2_1_REG_PLLVCPU_WDRST_2_shift                                      (22)
#define SYS_PLL_VE2_1_REG_PLLVCPU_WDRST_2_mask                                       (0x00400000)
#define SYS_PLL_VE2_1_REG_PLLVCPU_WDRST_2(data)                                      (0x00400000&((data)<<22))
#define SYS_PLL_VE2_1_REG_PLLVCPU_WDRST_2_src(data)                                  ((0x00400000&(data))>>22)
#define SYS_PLL_VE2_1_get_REG_PLLVCPU_WDRST_2(data)                                  ((0x00400000&(data))>>22)
#define SYS_PLL_VE2_1_REG_PLLVCPU_WDSET_2_shift                                      (21)
#define SYS_PLL_VE2_1_REG_PLLVCPU_WDSET_2_mask                                       (0x00200000)
#define SYS_PLL_VE2_1_REG_PLLVCPU_WDSET_2(data)                                      (0x00200000&((data)<<21))
#define SYS_PLL_VE2_1_REG_PLLVCPU_WDSET_2_src(data)                                  ((0x00200000&(data))>>21)
#define SYS_PLL_VE2_1_get_REG_PLLVCPU_WDSET_2(data)                                  ((0x00200000&(data))>>21)
#define SYS_PLL_VE2_1_REG_PLLVCPU_CS_2_shift                                         (19)
#define SYS_PLL_VE2_1_REG_PLLVCPU_CS_2_mask                                          (0x00180000)
#define SYS_PLL_VE2_1_REG_PLLVCPU_CS_2(data)                                         (0x00180000&((data)<<19))
#define SYS_PLL_VE2_1_REG_PLLVCPU_CS_2_src(data)                                     ((0x00180000&(data))>>19)
#define SYS_PLL_VE2_1_get_REG_PLLVCPU_CS_2(data)                                     ((0x00180000&(data))>>19)
#define SYS_PLL_VE2_1_REG_PLLVCPU_O_2_shift                                          (17)
#define SYS_PLL_VE2_1_REG_PLLVCPU_O_2_mask                                           (0x00060000)
#define SYS_PLL_VE2_1_REG_PLLVCPU_O_2(data)                                          (0x00060000&((data)<<17))
#define SYS_PLL_VE2_1_REG_PLLVCPU_O_2_src(data)                                      ((0x00060000&(data))>>17)
#define SYS_PLL_VE2_1_get_REG_PLLVCPU_O_2(data)                                      ((0x00060000&(data))>>17)
#define SYS_PLL_VE2_1_REG_PLLVCPU_RS_2_shift                                         (14)
#define SYS_PLL_VE2_1_REG_PLLVCPU_RS_2_mask                                          (0x0001C000)
#define SYS_PLL_VE2_1_REG_PLLVCPU_RS_2(data)                                         (0x0001C000&((data)<<14))
#define SYS_PLL_VE2_1_REG_PLLVCPU_RS_2_src(data)                                     ((0x0001C000&(data))>>14)
#define SYS_PLL_VE2_1_get_REG_PLLVCPU_RS_2(data)                                     ((0x0001C000&(data))>>14)
#define SYS_PLL_VE2_1_REG_PLLVCPU_N_2_shift                                          (12)
#define SYS_PLL_VE2_1_REG_PLLVCPU_N_2_mask                                           (0x00003000)
#define SYS_PLL_VE2_1_REG_PLLVCPU_N_2(data)                                          (0x00003000&((data)<<12))
#define SYS_PLL_VE2_1_REG_PLLVCPU_N_2_src(data)                                      ((0x00003000&(data))>>12)
#define SYS_PLL_VE2_1_get_REG_PLLVCPU_N_2(data)                                      ((0x00003000&(data))>>12)
#define SYS_PLL_VE2_1_REG_PLLVCPU_M_2_shift                                          (4)
#define SYS_PLL_VE2_1_REG_PLLVCPU_M_2_mask                                           (0x00000FF0)
#define SYS_PLL_VE2_1_REG_PLLVCPU_M_2(data)                                          (0x00000FF0&((data)<<4))
#define SYS_PLL_VE2_1_REG_PLLVCPU_M_2_src(data)                                      ((0x00000FF0&(data))>>4)
#define SYS_PLL_VE2_1_get_REG_PLLVCPU_M_2(data)                                      ((0x00000FF0&(data))>>4)
#define SYS_PLL_VE2_1_REG_PLLVCPU_IP_2_shift                                         (1)
#define SYS_PLL_VE2_1_REG_PLLVCPU_IP_2_mask                                          (0x0000000E)
#define SYS_PLL_VE2_1_REG_PLLVCPU_IP_2(data)                                         (0x0000000E&((data)<<1))
#define SYS_PLL_VE2_1_REG_PLLVCPU_IP_2_src(data)                                     ((0x0000000E&(data))>>1)
#define SYS_PLL_VE2_1_get_REG_PLLVCPU_IP_2(data)                                     ((0x0000000E&(data))>>1)
#define SYS_PLL_VE2_1_REG_PLLVCPU_TST_2_shift                                        (0)
#define SYS_PLL_VE2_1_REG_PLLVCPU_TST_2_mask                                         (0x00000001)
#define SYS_PLL_VE2_1_REG_PLLVCPU_TST_2(data)                                        (0x00000001&((data)<<0))
#define SYS_PLL_VE2_1_REG_PLLVCPU_TST_2_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_PLL_VE2_1_get_REG_PLLVCPU_TST_2(data)                                    ((0x00000001&(data))>>0)


#define SYS_PLL_VE2_2                                                                0x1D4
#define SYS_PLL_VE2_2_reg_addr                                                       "0x980001D4"
#define SYS_PLL_VE2_2_reg                                                            0x980001D4
#define set_SYS_PLL_VE2_2_reg(data)   (*((volatile unsigned int*) SYS_PLL_VE2_2_reg)=data)
#define get_SYS_PLL_VE2_2_reg   (*((volatile unsigned int*) SYS_PLL_VE2_2_reg))
#define SYS_PLL_VE2_2_inst_adr                                                       "0x0075"
#define SYS_PLL_VE2_2_inst                                                           0x0075
#define SYS_PLL_VE2_2_REG_PLLVCPU_OEB_2_shift                                        (2)
#define SYS_PLL_VE2_2_REG_PLLVCPU_OEB_2_mask                                         (0x00000004)
#define SYS_PLL_VE2_2_REG_PLLVCPU_OEB_2(data)                                        (0x00000004&((data)<<2))
#define SYS_PLL_VE2_2_REG_PLLVCPU_OEB_2_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_VE2_2_get_REG_PLLVCPU_OEB_2(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_VE2_2_REG_PLLVCPU_RSTB_2_shift                                       (1)
#define SYS_PLL_VE2_2_REG_PLLVCPU_RSTB_2_mask                                        (0x00000002)
#define SYS_PLL_VE2_2_REG_PLLVCPU_RSTB_2(data)                                       (0x00000002&((data)<<1))
#define SYS_PLL_VE2_2_REG_PLLVCPU_RSTB_2_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_PLL_VE2_2_get_REG_PLLVCPU_RSTB_2(data)                                   ((0x00000002&(data))>>1)
#define SYS_PLL_VE2_2_REG_PLLVCPU_POW_2_shift                                        (0)
#define SYS_PLL_VE2_2_REG_PLLVCPU_POW_2_mask                                         (0x00000001)
#define SYS_PLL_VE2_2_REG_PLLVCPU_POW_2(data)                                        (0x00000001&((data)<<0))
#define SYS_PLL_VE2_2_REG_PLLVCPU_POW_2_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_PLL_VE2_2_get_REG_PLLVCPU_POW_2(data)                                    ((0x00000001&(data))>>0)


#define SYS_PLL_SD1                                                                  0x1E0
#define SYS_PLL_SD1_reg_addr                                                         "0x980001E0"
#define SYS_PLL_SD1_reg                                                              0x980001E0
#define set_SYS_PLL_SD1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SD1_reg)=data)
#define get_SYS_PLL_SD1_reg   (*((volatile unsigned int*) SYS_PLL_SD1_reg))
#define SYS_PLL_SD1_inst_adr                                                         "0x0078"
#define SYS_PLL_SD1_inst                                                             0x0078
#define SYS_PLL_SD1_reg_sel3318_shift                                                (13)
#define SYS_PLL_SD1_reg_sel3318_mask                                                 (0x00006000)
#define SYS_PLL_SD1_reg_sel3318(data)                                                (0x00006000&((data)<<13))
#define SYS_PLL_SD1_reg_sel3318_src(data)                                            ((0x00006000&(data))>>13)
#define SYS_PLL_SD1_get_reg_sel3318(data)                                            ((0x00006000&(data))>>13)
#define SYS_PLL_SD1_phsel1_shift                                                     (8)
#define SYS_PLL_SD1_phsel1_mask                                                      (0x00001F00)
#define SYS_PLL_SD1_phsel1(data)                                                     (0x00001F00&((data)<<8))
#define SYS_PLL_SD1_phsel1_src(data)                                                 ((0x00001F00&(data))>>8)
#define SYS_PLL_SD1_get_phsel1(data)                                                 ((0x00001F00&(data))>>8)
#define SYS_PLL_SD1_phsel0_shift                                                     (3)
#define SYS_PLL_SD1_phsel0_mask                                                      (0x000000F8)
#define SYS_PLL_SD1_phsel0(data)                                                     (0x000000F8&((data)<<3))
#define SYS_PLL_SD1_phsel0_src(data)                                                 ((0x000000F8&(data))>>3)
#define SYS_PLL_SD1_get_phsel0(data)                                                 ((0x000000F8&(data))>>3)
#define SYS_PLL_SD1_phrstb_dly_sel_shift                                             (2)
#define SYS_PLL_SD1_phrstb_dly_sel_mask                                              (0x00000004)
#define SYS_PLL_SD1_phrstb_dly_sel(data)                                             (0x00000004&((data)<<2))
#define SYS_PLL_SD1_phrstb_dly_sel_src(data)                                         ((0x00000004&(data))>>2)
#define SYS_PLL_SD1_get_phrstb_dly_sel(data)                                         ((0x00000004&(data))>>2)
#define SYS_PLL_SD1_phrt0_shift                                                      (1)
#define SYS_PLL_SD1_phrt0_mask                                                       (0x00000002)
#define SYS_PLL_SD1_phrt0(data)                                                      (0x00000002&((data)<<1))
#define SYS_PLL_SD1_phrt0_src(data)                                                  ((0x00000002&(data))>>1)
#define SYS_PLL_SD1_get_phrt0(data)                                                  ((0x00000002&(data))>>1)
#define SYS_PLL_SD1_bias_en_shift                                                    (0)
#define SYS_PLL_SD1_bias_en_mask                                                     (0x00000001)
#define SYS_PLL_SD1_bias_en(data)                                                    (0x00000001&((data)<<0))
#define SYS_PLL_SD1_bias_en_src(data)                                                ((0x00000001&(data))>>0)
#define SYS_PLL_SD1_get_bias_en(data)                                                ((0x00000001&(data))>>0)


#define SYS_PLL_SD2                                                                  0x1E4
#define SYS_PLL_SD2_reg_addr                                                         "0x980001E4"
#define SYS_PLL_SD2_reg                                                              0x980001E4
#define set_SYS_PLL_SD2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SD2_reg)=data)
#define get_SYS_PLL_SD2_reg   (*((volatile unsigned int*) SYS_PLL_SD2_reg))
#define SYS_PLL_SD2_inst_adr                                                         "0x0079"
#define SYS_PLL_SD2_inst                                                             0x0079
#define SYS_PLL_SD2_en_cpnew_shift                                                   (26)
#define SYS_PLL_SD2_en_cpnew_mask                                                    (0x04000000)
#define SYS_PLL_SD2_en_cpnew(data)                                                   (0x04000000&((data)<<26))
#define SYS_PLL_SD2_en_cpnew_src(data)                                               ((0x04000000&(data))>>26)
#define SYS_PLL_SD2_get_en_cpnew(data)                                               ((0x04000000&(data))>>26)
#define SYS_PLL_SD2_ssc_div_ext_f_shift                                              (18)
#define SYS_PLL_SD2_ssc_div_ext_f_mask                                               (0x03FC0000)
#define SYS_PLL_SD2_ssc_div_ext_f(data)                                              (0x03FC0000&((data)<<18))
#define SYS_PLL_SD2_ssc_div_ext_f_src(data)                                          ((0x03FC0000&(data))>>18)
#define SYS_PLL_SD2_get_ssc_div_ext_f(data)                                          ((0x03FC0000&(data))>>18)
#define SYS_PLL_SD2_ssc_div_f_sel_shift                                              (17)
#define SYS_PLL_SD2_ssc_div_f_sel_mask                                               (0x00020000)
#define SYS_PLL_SD2_ssc_div_f_sel(data)                                              (0x00020000&((data)<<17))
#define SYS_PLL_SD2_ssc_div_f_sel_src(data)                                          ((0x00020000&(data))>>17)
#define SYS_PLL_SD2_get_ssc_div_f_sel(data)                                          ((0x00020000&(data))>>17)
#define SYS_PLL_SD2_ssc_8x_en_shift                                                  (16)
#define SYS_PLL_SD2_ssc_8x_en_mask                                                   (0x00010000)
#define SYS_PLL_SD2_ssc_8x_en(data)                                                  (0x00010000&((data)<<16))
#define SYS_PLL_SD2_ssc_8x_en_src(data)                                              ((0x00010000&(data))>>16)
#define SYS_PLL_SD2_get_ssc_8x_en(data)                                              ((0x00010000&(data))>>16)
#define SYS_PLL_SD2_ssc_depth_shift                                                  (13)
#define SYS_PLL_SD2_ssc_depth_mask                                                   (0x0000E000)
#define SYS_PLL_SD2_ssc_depth(data)                                                  (0x0000E000&((data)<<13))
#define SYS_PLL_SD2_ssc_depth_src(data)                                              ((0x0000E000&(data))>>13)
#define SYS_PLL_SD2_get_ssc_depth(data)                                              ((0x0000E000&(data))>>13)
#define SYS_PLL_SD2_sscpll_rs_shift                                                  (10)
#define SYS_PLL_SD2_sscpll_rs_mask                                                   (0x00001C00)
#define SYS_PLL_SD2_sscpll_rs(data)                                                  (0x00001C00&((data)<<10))
#define SYS_PLL_SD2_sscpll_rs_src(data)                                              ((0x00001C00&(data))>>10)
#define SYS_PLL_SD2_get_sscpll_rs(data)                                              ((0x00001C00&(data))>>10)
#define SYS_PLL_SD2_sscpll_icp_shift                                                 (5)
#define SYS_PLL_SD2_sscpll_icp_mask                                                  (0x000003E0)
#define SYS_PLL_SD2_sscpll_icp(data)                                                 (0x000003E0&((data)<<5))
#define SYS_PLL_SD2_sscpll_icp_src(data)                                             ((0x000003E0&(data))>>5)
#define SYS_PLL_SD2_get_sscpll_icp(data)                                             ((0x000003E0&(data))>>5)
#define SYS_PLL_SD2_sscpll_cs1_shift                                                 (3)
#define SYS_PLL_SD2_sscpll_cs1_mask                                                  (0x00000018)
#define SYS_PLL_SD2_sscpll_cs1(data)                                                 (0x00000018&((data)<<3))
#define SYS_PLL_SD2_sscpll_cs1_src(data)                                             ((0x00000018&(data))>>3)
#define SYS_PLL_SD2_get_sscpll_cs1(data)                                             ((0x00000018&(data))>>3)
#define SYS_PLL_SD2_reg_tune11_shift                                                 (1)
#define SYS_PLL_SD2_reg_tune11_mask                                                  (0x00000006)
#define SYS_PLL_SD2_reg_tune11(data)                                                 (0x00000006&((data)<<1))
#define SYS_PLL_SD2_reg_tune11_src(data)                                             ((0x00000006&(data))>>1)
#define SYS_PLL_SD2_get_reg_tune11(data)                                             ((0x00000006&(data))>>1)
#define SYS_PLL_SD2_sscldo_en_shift                                                  (0)
#define SYS_PLL_SD2_sscldo_en_mask                                                   (0x00000001)
#define SYS_PLL_SD2_sscldo_en(data)                                                  (0x00000001&((data)<<0))
#define SYS_PLL_SD2_sscldo_en_src(data)                                              ((0x00000001&(data))>>0)
#define SYS_PLL_SD2_get_sscldo_en(data)                                              ((0x00000001&(data))>>0)


#define SYS_PLL_SD3                                                                  0x1E8
#define SYS_PLL_SD3_reg_addr                                                         "0x980001E8"
#define SYS_PLL_SD3_reg                                                              0x980001E8
#define set_SYS_PLL_SD3_reg(data)   (*((volatile unsigned int*) SYS_PLL_SD3_reg)=data)
#define get_SYS_PLL_SD3_reg   (*((volatile unsigned int*) SYS_PLL_SD3_reg))
#define SYS_PLL_SD3_inst_adr                                                         "0x007A"
#define SYS_PLL_SD3_inst                                                             0x007A
#define SYS_PLL_SD3_ssc_div_n_shift                                                  (16)
#define SYS_PLL_SD3_ssc_div_n_mask                                                   (0x03FF0000)
#define SYS_PLL_SD3_ssc_div_n(data)                                                  (0x03FF0000&((data)<<16))
#define SYS_PLL_SD3_ssc_div_n_src(data)                                              ((0x03FF0000&(data))>>16)
#define SYS_PLL_SD3_get_ssc_div_n(data)                                              ((0x03FF0000&(data))>>16)
#define SYS_PLL_SD3_ssc_step_in_shift                                                (8)
#define SYS_PLL_SD3_ssc_step_in_mask                                                 (0x00007F00)
#define SYS_PLL_SD3_ssc_step_in(data)                                                (0x00007F00&((data)<<8))
#define SYS_PLL_SD3_ssc_step_in_src(data)                                            ((0x00007F00&(data))>>8)
#define SYS_PLL_SD3_get_ssc_step_in(data)                                            ((0x00007F00&(data))>>8)
#define SYS_PLL_SD3_ssc_tbase_shift                                                  (0)
#define SYS_PLL_SD3_ssc_tbase_mask                                                   (0x000000FF)
#define SYS_PLL_SD3_ssc_tbase(data)                                                  (0x000000FF&((data)<<0))
#define SYS_PLL_SD3_ssc_tbase_src(data)                                              ((0x000000FF&(data))>>0)
#define SYS_PLL_SD3_get_ssc_tbase(data)                                              ((0x000000FF&(data))>>0)


#define SYS_PLL_SD4                                                                  0x1EC
#define SYS_PLL_SD4_reg_addr                                                         "0x980001EC"
#define SYS_PLL_SD4_reg                                                              0x980001EC
#define set_SYS_PLL_SD4_reg(data)   (*((volatile unsigned int*) SYS_PLL_SD4_reg)=data)
#define get_SYS_PLL_SD4_reg   (*((volatile unsigned int*) SYS_PLL_SD4_reg))
#define SYS_PLL_SD4_inst_adr                                                         "0x007B"
#define SYS_PLL_SD4_inst                                                             0x007B
#define SYS_PLL_SD4_ssc_pll_pow_shift                                                (2)
#define SYS_PLL_SD4_ssc_pll_pow_mask                                                 (0x00000004)
#define SYS_PLL_SD4_ssc_pll_pow(data)                                                (0x00000004&((data)<<2))
#define SYS_PLL_SD4_ssc_pll_pow_src(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_SD4_get_ssc_pll_pow(data)                                            ((0x00000004&(data))>>2)
#define SYS_PLL_SD4_ssc_pll_rstb_shift                                               (1)
#define SYS_PLL_SD4_ssc_pll_rstb_mask                                                (0x00000002)
#define SYS_PLL_SD4_ssc_pll_rstb(data)                                               (0x00000002&((data)<<1))
#define SYS_PLL_SD4_ssc_pll_rstb_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_SD4_get_ssc_pll_rstb(data)                                           ((0x00000002&(data))>>1)
#define SYS_PLL_SD4_ssc_rstb_shift                                                   (0)
#define SYS_PLL_SD4_ssc_rstb_mask                                                    (0x00000001)
#define SYS_PLL_SD4_ssc_rstb(data)                                                   (0x00000001&((data)<<0))
#define SYS_PLL_SD4_ssc_rstb_src(data)                                               ((0x00000001&(data))>>0)
#define SYS_PLL_SD4_get_ssc_rstb(data)                                               ((0x00000001&(data))>>0)


#define SYS_PLL_EMMC1                                                                0x1F0
#define SYS_PLL_EMMC1_reg_addr                                                       "0x980001F0"
#define SYS_PLL_EMMC1_reg                                                            0x980001F0
#define set_SYS_PLL_EMMC1_reg(data)   (*((volatile unsigned int*) SYS_PLL_EMMC1_reg)=data)
#define get_SYS_PLL_EMMC1_reg   (*((volatile unsigned int*) SYS_PLL_EMMC1_reg))
#define SYS_PLL_EMMC1_inst_adr                                                       "0x007C"
#define SYS_PLL_EMMC1_inst                                                           0x007C
#define SYS_PLL_EMMC1_phsel1_shift                                                   (8)
#define SYS_PLL_EMMC1_phsel1_mask                                                    (0x00001F00)
#define SYS_PLL_EMMC1_phsel1(data)                                                   (0x00001F00&((data)<<8))
#define SYS_PLL_EMMC1_phsel1_src(data)                                               ((0x00001F00&(data))>>8)
#define SYS_PLL_EMMC1_get_phsel1(data)                                               ((0x00001F00&(data))>>8)
#define SYS_PLL_EMMC1_phsel0_shift                                                   (3)
#define SYS_PLL_EMMC1_phsel0_mask                                                    (0x000000F8)
#define SYS_PLL_EMMC1_phsel0(data)                                                   (0x000000F8&((data)<<3))
#define SYS_PLL_EMMC1_phsel0_src(data)                                               ((0x000000F8&(data))>>3)
#define SYS_PLL_EMMC1_get_phsel0(data)                                               ((0x000000F8&(data))>>3)
#define SYS_PLL_EMMC1_phrstb_dly_sel_shift                                           (2)
#define SYS_PLL_EMMC1_phrstb_dly_sel_mask                                            (0x00000004)
#define SYS_PLL_EMMC1_phrstb_dly_sel(data)                                           (0x00000004&((data)<<2))
#define SYS_PLL_EMMC1_phrstb_dly_sel_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_PLL_EMMC1_get_phrstb_dly_sel(data)                                       ((0x00000004&(data))>>2)
#define SYS_PLL_EMMC1_phrt0_shift                                                    (1)
#define SYS_PLL_EMMC1_phrt0_mask                                                     (0x00000002)
#define SYS_PLL_EMMC1_phrt0(data)                                                    (0x00000002&((data)<<1))
#define SYS_PLL_EMMC1_phrt0_src(data)                                                ((0x00000002&(data))>>1)
#define SYS_PLL_EMMC1_get_phrt0(data)                                                ((0x00000002&(data))>>1)
#define SYS_PLL_EMMC1_bias_en_shift                                                  (0)
#define SYS_PLL_EMMC1_bias_en_mask                                                   (0x00000001)
#define SYS_PLL_EMMC1_bias_en(data)                                                  (0x00000001&((data)<<0))
#define SYS_PLL_EMMC1_bias_en_src(data)                                              ((0x00000001&(data))>>0)
#define SYS_PLL_EMMC1_get_bias_en(data)                                              ((0x00000001&(data))>>0)


#define SYS_PLL_EMMC2                                                                0x1F4
#define SYS_PLL_EMMC2_reg_addr                                                       "0x980001F4"
#define SYS_PLL_EMMC2_reg                                                            0x980001F4
#define set_SYS_PLL_EMMC2_reg(data)   (*((volatile unsigned int*) SYS_PLL_EMMC2_reg)=data)
#define get_SYS_PLL_EMMC2_reg   (*((volatile unsigned int*) SYS_PLL_EMMC2_reg))
#define SYS_PLL_EMMC2_inst_adr                                                       "0x007D"
#define SYS_PLL_EMMC2_inst                                                           0x007D
#define SYS_PLL_EMMC2_en_cpnew_shift                                                 (26)
#define SYS_PLL_EMMC2_en_cpnew_mask                                                  (0x04000000)
#define SYS_PLL_EMMC2_en_cpnew(data)                                                 (0x04000000&((data)<<26))
#define SYS_PLL_EMMC2_en_cpnew_src(data)                                             ((0x04000000&(data))>>26)
#define SYS_PLL_EMMC2_get_en_cpnew(data)                                             ((0x04000000&(data))>>26)
#define SYS_PLL_EMMC2_ssc_div_ext_f_shift                                            (18)
#define SYS_PLL_EMMC2_ssc_div_ext_f_mask                                             (0x03FC0000)
#define SYS_PLL_EMMC2_ssc_div_ext_f(data)                                            (0x03FC0000&((data)<<18))
#define SYS_PLL_EMMC2_ssc_div_ext_f_src(data)                                        ((0x03FC0000&(data))>>18)
#define SYS_PLL_EMMC2_get_ssc_div_ext_f(data)                                        ((0x03FC0000&(data))>>18)
#define SYS_PLL_EMMC2_ssc_div_f_sel_shift                                            (17)
#define SYS_PLL_EMMC2_ssc_div_f_sel_mask                                             (0x00020000)
#define SYS_PLL_EMMC2_ssc_div_f_sel(data)                                            (0x00020000&((data)<<17))
#define SYS_PLL_EMMC2_ssc_div_f_sel_src(data)                                        ((0x00020000&(data))>>17)
#define SYS_PLL_EMMC2_get_ssc_div_f_sel(data)                                        ((0x00020000&(data))>>17)
#define SYS_PLL_EMMC2_ssc_8x_en_shift                                                (16)
#define SYS_PLL_EMMC2_ssc_8x_en_mask                                                 (0x00010000)
#define SYS_PLL_EMMC2_ssc_8x_en(data)                                                (0x00010000&((data)<<16))
#define SYS_PLL_EMMC2_ssc_8x_en_src(data)                                            ((0x00010000&(data))>>16)
#define SYS_PLL_EMMC2_get_ssc_8x_en(data)                                            ((0x00010000&(data))>>16)
#define SYS_PLL_EMMC2_ssc_depth_shift                                                (13)
#define SYS_PLL_EMMC2_ssc_depth_mask                                                 (0x0000E000)
#define SYS_PLL_EMMC2_ssc_depth(data)                                                (0x0000E000&((data)<<13))
#define SYS_PLL_EMMC2_ssc_depth_src(data)                                            ((0x0000E000&(data))>>13)
#define SYS_PLL_EMMC2_get_ssc_depth(data)                                            ((0x0000E000&(data))>>13)
#define SYS_PLL_EMMC2_sscpll_rs_shift                                                (10)
#define SYS_PLL_EMMC2_sscpll_rs_mask                                                 (0x00001C00)
#define SYS_PLL_EMMC2_sscpll_rs(data)                                                (0x00001C00&((data)<<10))
#define SYS_PLL_EMMC2_sscpll_rs_src(data)                                            ((0x00001C00&(data))>>10)
#define SYS_PLL_EMMC2_get_sscpll_rs(data)                                            ((0x00001C00&(data))>>10)
#define SYS_PLL_EMMC2_sscpll_icp_shift                                               (5)
#define SYS_PLL_EMMC2_sscpll_icp_mask                                                (0x000003E0)
#define SYS_PLL_EMMC2_sscpll_icp(data)                                               (0x000003E0&((data)<<5))
#define SYS_PLL_EMMC2_sscpll_icp_src(data)                                           ((0x000003E0&(data))>>5)
#define SYS_PLL_EMMC2_get_sscpll_icp(data)                                           ((0x000003E0&(data))>>5)
#define SYS_PLL_EMMC2_sscpll_cs1_shift                                               (3)
#define SYS_PLL_EMMC2_sscpll_cs1_mask                                                (0x00000018)
#define SYS_PLL_EMMC2_sscpll_cs1(data)                                               (0x00000018&((data)<<3))
#define SYS_PLL_EMMC2_sscpll_cs1_src(data)                                           ((0x00000018&(data))>>3)
#define SYS_PLL_EMMC2_get_sscpll_cs1(data)                                           ((0x00000018&(data))>>3)
#define SYS_PLL_EMMC2_reg_tune11_shift                                               (1)
#define SYS_PLL_EMMC2_reg_tune11_mask                                                (0x00000006)
#define SYS_PLL_EMMC2_reg_tune11(data)                                               (0x00000006&((data)<<1))
#define SYS_PLL_EMMC2_reg_tune11_src(data)                                           ((0x00000006&(data))>>1)
#define SYS_PLL_EMMC2_get_reg_tune11(data)                                           ((0x00000006&(data))>>1)
#define SYS_PLL_EMMC2_sscldo_en_shift                                                (0)
#define SYS_PLL_EMMC2_sscldo_en_mask                                                 (0x00000001)
#define SYS_PLL_EMMC2_sscldo_en(data)                                                (0x00000001&((data)<<0))
#define SYS_PLL_EMMC2_sscldo_en_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_PLL_EMMC2_get_sscldo_en(data)                                            ((0x00000001&(data))>>0)


#define SYS_PLL_EMMC3                                                                0x1F8
#define SYS_PLL_EMMC3_reg_addr                                                       "0x980001F8"
#define SYS_PLL_EMMC3_reg                                                            0x980001F8
#define set_SYS_PLL_EMMC3_reg(data)   (*((volatile unsigned int*) SYS_PLL_EMMC3_reg)=data)
#define get_SYS_PLL_EMMC3_reg   (*((volatile unsigned int*) SYS_PLL_EMMC3_reg))
#define SYS_PLL_EMMC3_inst_adr                                                       "0x007E"
#define SYS_PLL_EMMC3_inst                                                           0x007E
#define SYS_PLL_EMMC3_ssc_div_n_shift                                                (16)
#define SYS_PLL_EMMC3_ssc_div_n_mask                                                 (0x03FF0000)
#define SYS_PLL_EMMC3_ssc_div_n(data)                                                (0x03FF0000&((data)<<16))
#define SYS_PLL_EMMC3_ssc_div_n_src(data)                                            ((0x03FF0000&(data))>>16)
#define SYS_PLL_EMMC3_get_ssc_div_n(data)                                            ((0x03FF0000&(data))>>16)
#define SYS_PLL_EMMC3_ssc_step_in_shift                                              (8)
#define SYS_PLL_EMMC3_ssc_step_in_mask                                               (0x00007F00)
#define SYS_PLL_EMMC3_ssc_step_in(data)                                              (0x00007F00&((data)<<8))
#define SYS_PLL_EMMC3_ssc_step_in_src(data)                                          ((0x00007F00&(data))>>8)
#define SYS_PLL_EMMC3_get_ssc_step_in(data)                                          ((0x00007F00&(data))>>8)
#define SYS_PLL_EMMC3_ssc_tbase_shift                                                (0)
#define SYS_PLL_EMMC3_ssc_tbase_mask                                                 (0x000000FF)
#define SYS_PLL_EMMC3_ssc_tbase(data)                                                (0x000000FF&((data)<<0))
#define SYS_PLL_EMMC3_ssc_tbase_src(data)                                            ((0x000000FF&(data))>>0)
#define SYS_PLL_EMMC3_get_ssc_tbase(data)                                            ((0x000000FF&(data))>>0)


#define SYS_PLL_EMMC4                                                                0x1FC
#define SYS_PLL_EMMC4_reg_addr                                                       "0x980001FC"
#define SYS_PLL_EMMC4_reg                                                            0x980001FC
#define set_SYS_PLL_EMMC4_reg(data)   (*((volatile unsigned int*) SYS_PLL_EMMC4_reg)=data)
#define get_SYS_PLL_EMMC4_reg   (*((volatile unsigned int*) SYS_PLL_EMMC4_reg))
#define SYS_PLL_EMMC4_inst_adr                                                       "0x007F"
#define SYS_PLL_EMMC4_inst                                                           0x007F
#define SYS_PLL_EMMC4_ssc_pll_pow_shift                                              (2)
#define SYS_PLL_EMMC4_ssc_pll_pow_mask                                               (0x00000004)
#define SYS_PLL_EMMC4_ssc_pll_pow(data)                                              (0x00000004&((data)<<2))
#define SYS_PLL_EMMC4_ssc_pll_pow_src(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_EMMC4_get_ssc_pll_pow(data)                                          ((0x00000004&(data))>>2)
#define SYS_PLL_EMMC4_ssc_pll_rstb_shift                                             (1)
#define SYS_PLL_EMMC4_ssc_pll_rstb_mask                                              (0x00000002)
#define SYS_PLL_EMMC4_ssc_pll_rstb(data)                                             (0x00000002&((data)<<1))
#define SYS_PLL_EMMC4_ssc_pll_rstb_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_EMMC4_get_ssc_pll_rstb(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_EMMC4_ssc_rstb_shift                                                 (0)
#define SYS_PLL_EMMC4_ssc_rstb_mask                                                  (0x00000001)
#define SYS_PLL_EMMC4_ssc_rstb(data)                                                 (0x00000001&((data)<<0))
#define SYS_PLL_EMMC4_ssc_rstb_src(data)                                             ((0x00000001&(data))>>0)
#define SYS_PLL_EMMC4_get_ssc_rstb(data)                                             ((0x00000001&(data))>>0)


#define SYS_PLL_OTHER                                                                0x200
#define SYS_PLL_OTHER_reg_addr                                                       "0x98000200"
#define SYS_PLL_OTHER_reg                                                            0x98000200
#define set_SYS_PLL_OTHER_reg(data)   (*((volatile unsigned int*) SYS_PLL_OTHER_reg)=data)
#define get_SYS_PLL_OTHER_reg   (*((volatile unsigned int*) SYS_PLL_OTHER_reg))
#define SYS_PLL_OTHER_inst_adr                                                       "0x0080"
#define SYS_PLL_OTHER_inst                                                           0x0080
#define SYS_PLL_OTHER_REG_POR_RESER_shift                                            (18)
#define SYS_PLL_OTHER_REG_POR_RESER_mask                                             (0x003C0000)
#define SYS_PLL_OTHER_REG_POR_RESER(data)                                            (0x003C0000&((data)<<18))
#define SYS_PLL_OTHER_REG_POR_RESER_src(data)                                        ((0x003C0000&(data))>>18)
#define SYS_PLL_OTHER_get_REG_POR_RESER(data)                                        ((0x003C0000&(data))>>18)
#define SYS_PLL_OTHER_REG_TEST_RESER_shift                                           (14)
#define SYS_PLL_OTHER_REG_TEST_RESER_mask                                            (0x0003C000)
#define SYS_PLL_OTHER_REG_TEST_RESER(data)                                           (0x0003C000&((data)<<14))
#define SYS_PLL_OTHER_REG_TEST_RESER_src(data)                                       ((0x0003C000&(data))>>14)
#define SYS_PLL_OTHER_get_REG_TEST_RESER(data)                                       ((0x0003C000&(data))>>14)
#define SYS_PLL_OTHER_REG_TEST_SEL_shift                                             (12)
#define SYS_PLL_OTHER_REG_TEST_SEL_mask                                              (0x00003000)
#define SYS_PLL_OTHER_REG_TEST_SEL(data)                                             (0x00003000&((data)<<12))
#define SYS_PLL_OTHER_REG_TEST_SEL_src(data)                                         ((0x00003000&(data))>>12)
#define SYS_PLL_OTHER_get_REG_TEST_SEL(data)                                         ((0x00003000&(data))>>12)


#define SYS_PLL_HDMI_SD1                                                             0x204
#define SYS_PLL_HDMI_SD1_reg_addr                                                    "0x98000204"
#define SYS_PLL_HDMI_SD1_reg                                                         0x98000204
#define set_SYS_PLL_HDMI_SD1_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD1_reg)=data)
#define get_SYS_PLL_HDMI_SD1_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD1_reg))
#define SYS_PLL_HDMI_SD1_inst_adr                                                    "0x0081"
#define SYS_PLL_HDMI_SD1_inst                                                        0x0081
#define SYS_PLL_HDMI_SD1_time_rdy_ckout_shift                                        (30)
#define SYS_PLL_HDMI_SD1_time_rdy_ckout_mask                                         (0xC0000000)
#define SYS_PLL_HDMI_SD1_time_rdy_ckout(data)                                        (0xC0000000&((data)<<30))
#define SYS_PLL_HDMI_SD1_time_rdy_ckout_src(data)                                    ((0xC0000000&(data))>>30)
#define SYS_PLL_HDMI_SD1_get_time_rdy_ckout(data)                                    ((0xC0000000&(data))>>30)
#define SYS_PLL_HDMI_SD1_time2_rst_width_shift                                       (28)
#define SYS_PLL_HDMI_SD1_time2_rst_width_mask                                        (0x30000000)
#define SYS_PLL_HDMI_SD1_time2_rst_width(data)                                       (0x30000000&((data)<<28))
#define SYS_PLL_HDMI_SD1_time2_rst_width_src(data)                                   ((0x30000000&(data))>>28)
#define SYS_PLL_HDMI_SD1_get_time2_rst_width(data)                                   ((0x30000000&(data))>>28)
#define SYS_PLL_HDMI_SD1_pcr_rst_n_shift                                             (27)
#define SYS_PLL_HDMI_SD1_pcr_rst_n_mask                                              (0x08000000)
#define SYS_PLL_HDMI_SD1_pcr_rst_n(data)                                             (0x08000000&((data)<<27))
#define SYS_PLL_HDMI_SD1_pcr_rst_n_src(data)                                         ((0x08000000&(data))>>27)
#define SYS_PLL_HDMI_SD1_get_pcr_rst_n(data)                                         ((0x08000000&(data))>>27)
#define SYS_PLL_HDMI_SD1_time0_ck_shift                                              (24)
#define SYS_PLL_HDMI_SD1_time0_ck_mask                                               (0x07000000)
#define SYS_PLL_HDMI_SD1_time0_ck(data)                                              (0x07000000&((data)<<24))
#define SYS_PLL_HDMI_SD1_time0_ck_src(data)                                          ((0x07000000&(data))>>24)
#define SYS_PLL_HDMI_SD1_get_time0_ck(data)                                          ((0x07000000&(data))>>24)
#define SYS_PLL_HDMI_SD1_f390k_shift                                                 (22)
#define SYS_PLL_HDMI_SD1_f390k_mask                                                  (0x00C00000)
#define SYS_PLL_HDMI_SD1_f390k(data)                                                 (0x00C00000&((data)<<22))
#define SYS_PLL_HDMI_SD1_f390k_src(data)                                             ((0x00C00000&(data))>>22)
#define SYS_PLL_HDMI_SD1_get_f390k(data)                                             ((0x00C00000&(data))>>22)
#define SYS_PLL_HDMI_SD1_pll_en_shift                                                (21)
#define SYS_PLL_HDMI_SD1_pll_en_mask                                                 (0x00200000)
#define SYS_PLL_HDMI_SD1_pll_en(data)                                                (0x00200000&((data)<<21))
#define SYS_PLL_HDMI_SD1_pll_en_src(data)                                            ((0x00200000&(data))>>21)
#define SYS_PLL_HDMI_SD1_get_pll_en(data)                                            ((0x00200000&(data))>>21)
#define SYS_PLL_HDMI_SD1_en_wdog_shift                                               (20)
#define SYS_PLL_HDMI_SD1_en_wdog_mask                                                (0x00100000)
#define SYS_PLL_HDMI_SD1_en_wdog(data)                                               (0x00100000&((data)<<20))
#define SYS_PLL_HDMI_SD1_en_wdog_src(data)                                           ((0x00100000&(data))>>20)
#define SYS_PLL_HDMI_SD1_get_en_wdog(data)                                           ((0x00100000&(data))>>20)
#define SYS_PLL_HDMI_SD1_ssc_ckinv_shift                                             (19)
#define SYS_PLL_HDMI_SD1_ssc_ckinv_mask                                              (0x00080000)
#define SYS_PLL_HDMI_SD1_ssc_ckinv(data)                                             (0x00080000&((data)<<19))
#define SYS_PLL_HDMI_SD1_ssc_ckinv_src(data)                                         ((0x00080000&(data))>>19)
#define SYS_PLL_HDMI_SD1_get_ssc_ckinv(data)                                         ((0x00080000&(data))>>19)
#define SYS_PLL_HDMI_SD1_fcode_shift                                                 (8)
#define SYS_PLL_HDMI_SD1_fcode_mask                                                  (0x0007FF00)
#define SYS_PLL_HDMI_SD1_fcode(data)                                                 (0x0007FF00&((data)<<8))
#define SYS_PLL_HDMI_SD1_fcode_src(data)                                             ((0x0007FF00&(data))>>8)
#define SYS_PLL_HDMI_SD1_get_fcode(data)                                             ((0x0007FF00&(data))>>8)
#define SYS_PLL_HDMI_SD1_ncode_shift                                                 (0)
#define SYS_PLL_HDMI_SD1_ncode_mask                                                  (0x000000FF)
#define SYS_PLL_HDMI_SD1_ncode(data)                                                 (0x000000FF&((data)<<0))
#define SYS_PLL_HDMI_SD1_ncode_src(data)                                             ((0x000000FF&(data))>>0)
#define SYS_PLL_HDMI_SD1_get_ncode(data)                                             ((0x000000FF&(data))>>0)


#define SYS_PLL_HDMI_SD2                                                             0x208
#define SYS_PLL_HDMI_SD2_reg_addr                                                    "0x98000208"
#define SYS_PLL_HDMI_SD2_reg                                                         0x98000208
#define set_SYS_PLL_HDMI_SD2_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD2_reg)=data)
#define get_SYS_PLL_HDMI_SD2_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD2_reg))
#define SYS_PLL_HDMI_SD2_inst_adr                                                    "0x0082"
#define SYS_PLL_HDMI_SD2_inst                                                        0x0082
#define SYS_PLL_HDMI_SD2_bypass_pi_shift                                             (31)
#define SYS_PLL_HDMI_SD2_bypass_pi_mask                                              (0x80000000)
#define SYS_PLL_HDMI_SD2_bypass_pi(data)                                             (0x80000000&((data)<<31))
#define SYS_PLL_HDMI_SD2_bypass_pi_src(data)                                         ((0x80000000&(data))>>31)
#define SYS_PLL_HDMI_SD2_get_bypass_pi(data)                                         ((0x80000000&(data))>>31)
#define SYS_PLL_HDMI_SD2_en_pi_debug_shift                                           (30)
#define SYS_PLL_HDMI_SD2_en_pi_debug_mask                                            (0x40000000)
#define SYS_PLL_HDMI_SD2_en_pi_debug(data)                                           (0x40000000&((data)<<30))
#define SYS_PLL_HDMI_SD2_en_pi_debug_src(data)                                       ((0x40000000&(data))>>30)
#define SYS_PLL_HDMI_SD2_get_en_pi_debug(data)                                       ((0x40000000&(data))>>30)
#define SYS_PLL_HDMI_SD2_hs_oc_stop_diff_shift                                       (28)
#define SYS_PLL_HDMI_SD2_hs_oc_stop_diff_mask                                        (0x30000000)
#define SYS_PLL_HDMI_SD2_hs_oc_stop_diff(data)                                       (0x30000000&((data)<<28))
#define SYS_PLL_HDMI_SD2_hs_oc_stop_diff_src(data)                                   ((0x30000000&(data))>>28)
#define SYS_PLL_HDMI_SD2_get_hs_oc_stop_diff(data)                                   ((0x30000000&(data))>>28)
#define SYS_PLL_HDMI_SD2_sel_oc_mode_shift                                           (24)
#define SYS_PLL_HDMI_SD2_sel_oc_mode_mask                                            (0x03000000)
#define SYS_PLL_HDMI_SD2_sel_oc_mode(data)                                           (0x03000000&((data)<<24))
#define SYS_PLL_HDMI_SD2_sel_oc_mode_src(data)                                       ((0x03000000&(data))>>24)
#define SYS_PLL_HDMI_SD2_get_sel_oc_mode(data)                                       ((0x03000000&(data))>>24)
#define SYS_PLL_HDMI_SD2_oc_done_delay_shift                                         (16)
#define SYS_PLL_HDMI_SD2_oc_done_delay_mask                                          (0x003F0000)
#define SYS_PLL_HDMI_SD2_oc_done_delay(data)                                         (0x003F0000&((data)<<16))
#define SYS_PLL_HDMI_SD2_oc_done_delay_src(data)                                     ((0x003F0000&(data))>>16)
#define SYS_PLL_HDMI_SD2_get_oc_done_delay(data)                                     ((0x003F0000&(data))>>16)
#define SYS_PLL_HDMI_SD2_pi_cur_sel_shift                                            (12)
#define SYS_PLL_HDMI_SD2_pi_cur_sel_mask                                             (0x00007000)
#define SYS_PLL_HDMI_SD2_pi_cur_sel(data)                                            (0x00007000&((data)<<12))
#define SYS_PLL_HDMI_SD2_pi_cur_sel_src(data)                                        ((0x00007000&(data))>>12)
#define SYS_PLL_HDMI_SD2_get_pi_cur_sel(data)                                        ((0x00007000&(data))>>12)
#define SYS_PLL_HDMI_SD2_oc_step_set_shift                                           (2)
#define SYS_PLL_HDMI_SD2_oc_step_set_mask                                            (0x00000FFC)
#define SYS_PLL_HDMI_SD2_oc_step_set(data)                                           (0x00000FFC&((data)<<2))
#define SYS_PLL_HDMI_SD2_oc_step_set_src(data)                                       ((0x00000FFC&(data))>>2)
#define SYS_PLL_HDMI_SD2_get_oc_step_set(data)                                       ((0x00000FFC&(data))>>2)
#define SYS_PLL_HDMI_SD2_sdm_order_shift                                             (1)
#define SYS_PLL_HDMI_SD2_sdm_order_mask                                              (0x00000002)
#define SYS_PLL_HDMI_SD2_sdm_order(data)                                             (0x00000002&((data)<<1))
#define SYS_PLL_HDMI_SD2_sdm_order_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_SD2_get_sdm_order(data)                                         ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_SD2_oc_en_shift                                                 (0)
#define SYS_PLL_HDMI_SD2_oc_en_mask                                                  (0x00000001)
#define SYS_PLL_HDMI_SD2_oc_en(data)                                                 (0x00000001&((data)<<0))
#define SYS_PLL_HDMI_SD2_oc_en_src(data)                                             ((0x00000001&(data))>>0)
#define SYS_PLL_HDMI_SD2_get_oc_en(data)                                             ((0x00000001&(data))>>0)


#define SYS_PLL_HDMI_SD3                                                             0x210
#define SYS_PLL_HDMI_SD3_reg_addr                                                    "0x98000210"
#define SYS_PLL_HDMI_SD3_reg                                                         0x98000210
#define set_SYS_PLL_HDMI_SD3_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD3_reg)=data)
#define get_SYS_PLL_HDMI_SD3_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD3_reg))
#define SYS_PLL_HDMI_SD3_inst_adr                                                    "0x0084"
#define SYS_PLL_HDMI_SD3_inst                                                        0x0084
#define SYS_PLL_HDMI_SD3_load_fcw_shift                                              (31)
#define SYS_PLL_HDMI_SD3_load_fcw_mask                                               (0x80000000)
#define SYS_PLL_HDMI_SD3_load_fcw(data)                                              (0x80000000&((data)<<31))
#define SYS_PLL_HDMI_SD3_load_fcw_src(data)                                          ((0x80000000&(data))>>31)
#define SYS_PLL_HDMI_SD3_get_load_fcw(data)                                          ((0x80000000&(data))>>31)
#define SYS_PLL_HDMI_SD3_fmod_shift                                                  (27)
#define SYS_PLL_HDMI_SD3_fmod_mask                                                   (0x08000000)
#define SYS_PLL_HDMI_SD3_fmod(data)                                                  (0x08000000&((data)<<27))
#define SYS_PLL_HDMI_SD3_fmod_src(data)                                              ((0x08000000&(data))>>27)
#define SYS_PLL_HDMI_SD3_get_fmod(data)                                              ((0x08000000&(data))>>27)
#define SYS_PLL_HDMI_SD3_fcode_debug_shift                                           (16)
#define SYS_PLL_HDMI_SD3_fcode_debug_mask                                            (0x07FF0000)
#define SYS_PLL_HDMI_SD3_fcode_debug(data)                                           (0x07FF0000&((data)<<16))
#define SYS_PLL_HDMI_SD3_fcode_debug_src(data)                                       ((0x07FF0000&(data))>>16)
#define SYS_PLL_HDMI_SD3_get_fcode_debug(data)                                       ((0x07FF0000&(data))>>16)
#define SYS_PLL_HDMI_SD3_ncode_debug_shift                                           (8)
#define SYS_PLL_HDMI_SD3_ncode_debug_mask                                            (0x0000FF00)
#define SYS_PLL_HDMI_SD3_ncode_debug(data)                                           (0x0000FF00&((data)<<8))
#define SYS_PLL_HDMI_SD3_ncode_debug_src(data)                                       ((0x0000FF00&(data))>>8)
#define SYS_PLL_HDMI_SD3_get_ncode_debug(data)                                       ((0x0000FF00&(data))>>8)
#define SYS_PLL_HDMI_SD3_clkrdy_shift                                                (1)
#define SYS_PLL_HDMI_SD3_clkrdy_mask                                                 (0x00000002)
#define SYS_PLL_HDMI_SD3_clkrdy(data)                                                (0x00000002&((data)<<1))
#define SYS_PLL_HDMI_SD3_clkrdy_src(data)                                            ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_SD3_get_clkrdy(data)                                            ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_SD3_oc_done_shift                                               (0)
#define SYS_PLL_HDMI_SD3_oc_done_mask                                                (0x00000001)
#define SYS_PLL_HDMI_SD3_oc_done(data)                                               (0x00000001&((data)<<0))
#define SYS_PLL_HDMI_SD3_oc_done_src(data)                                           ((0x00000001&(data))>>0)
#define SYS_PLL_HDMI_SD3_get_oc_done(data)                                           ((0x00000001&(data))>>0)


#define SYS_PLL_HDMI_SD4                                                             0x21c
#define SYS_PLL_HDMI_SD4_reg_addr                                                    "0x9800021C"
#define SYS_PLL_HDMI_SD4_reg                                                         0x9800021C
#define set_SYS_PLL_HDMI_SD4_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD4_reg)=data)
#define get_SYS_PLL_HDMI_SD4_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD4_reg))
#define SYS_PLL_HDMI_SD4_inst_adr                                                    "0x0087"
#define SYS_PLL_HDMI_SD4_inst                                                        0x0087
#define SYS_PLL_HDMI_SD4_ssc_en_shift                                                (19)
#define SYS_PLL_HDMI_SD4_ssc_en_mask                                                 (0x00080000)
#define SYS_PLL_HDMI_SD4_ssc_en(data)                                                (0x00080000&((data)<<19))
#define SYS_PLL_HDMI_SD4_ssc_en_src(data)                                            ((0x00080000&(data))>>19)
#define SYS_PLL_HDMI_SD4_get_ssc_en(data)                                            ((0x00080000&(data))>>19)
#define SYS_PLL_HDMI_SD4_fcode_ssc_shift                                             (8)
#define SYS_PLL_HDMI_SD4_fcode_ssc_mask                                              (0x0007FF00)
#define SYS_PLL_HDMI_SD4_fcode_ssc(data)                                             (0x0007FF00&((data)<<8))
#define SYS_PLL_HDMI_SD4_fcode_ssc_src(data)                                         ((0x0007FF00&(data))>>8)
#define SYS_PLL_HDMI_SD4_get_fcode_ssc(data)                                         ((0x0007FF00&(data))>>8)
#define SYS_PLL_HDMI_SD4_ncode_ssc_shift                                             (0)
#define SYS_PLL_HDMI_SD4_ncode_ssc_mask                                              (0x000000FF)
#define SYS_PLL_HDMI_SD4_ncode_ssc(data)                                             (0x000000FF&((data)<<0))
#define SYS_PLL_HDMI_SD4_ncode_ssc_src(data)                                         ((0x000000FF&(data))>>0)
#define SYS_PLL_HDMI_SD4_get_ncode_ssc(data)                                         ((0x000000FF&(data))>>0)


#define SYS_PLL_HDMI_SD5                                                             0x220
#define SYS_PLL_HDMI_SD5_reg_addr                                                    "0x98000220"
#define SYS_PLL_HDMI_SD5_reg                                                         0x98000220
#define set_SYS_PLL_HDMI_SD5_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD5_reg)=data)
#define get_SYS_PLL_HDMI_SD5_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD5_reg))
#define SYS_PLL_HDMI_SD5_inst_adr                                                    "0x0088"
#define SYS_PLL_HDMI_SD5_inst                                                        0x0088
#define SYS_PLL_HDMI_SD5_RSTB_HDMITX_shift                                           (23)
#define SYS_PLL_HDMI_SD5_RSTB_HDMITX_mask                                            (0x00800000)
#define SYS_PLL_HDMI_SD5_RSTB_HDMITX(data)                                           (0x00800000&((data)<<23))
#define SYS_PLL_HDMI_SD5_RSTB_HDMITX_src(data)                                       ((0x00800000&(data))>>23)
#define SYS_PLL_HDMI_SD5_get_RSTB_HDMITX(data)                                       ((0x00800000&(data))>>23)
#define SYS_PLL_HDMI_SD5_gran_auto_rst_shift                                         (22)
#define SYS_PLL_HDMI_SD5_gran_auto_rst_mask                                          (0x00400000)
#define SYS_PLL_HDMI_SD5_gran_auto_rst(data)                                         (0x00400000&((data)<<22))
#define SYS_PLL_HDMI_SD5_gran_auto_rst_src(data)                                     ((0x00400000&(data))>>22)
#define SYS_PLL_HDMI_SD5_get_gran_auto_rst(data)                                     ((0x00400000&(data))>>22)
#define SYS_PLL_HDMI_SD5_dot_gran_shift                                              (19)
#define SYS_PLL_HDMI_SD5_dot_gran_mask                                               (0x00380000)
#define SYS_PLL_HDMI_SD5_dot_gran(data)                                              (0x00380000&((data)<<19))
#define SYS_PLL_HDMI_SD5_dot_gran_src(data)                                          ((0x00380000&(data))>>19)
#define SYS_PLL_HDMI_SD5_get_dot_gran(data)                                          ((0x00380000&(data))>>19)
#define SYS_PLL_HDMI_SD5_gran_est_shift                                              (0)
#define SYS_PLL_HDMI_SD5_gran_est_mask                                               (0x0007FFFF)
#define SYS_PLL_HDMI_SD5_gran_est(data)                                              (0x0007FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD5_gran_est_src(data)                                          ((0x0007FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD5_get_gran_est(data)                                          ((0x0007FFFF&(data))>>0)


#define SYS_BG_CTL                                                                   0x224
#define SYS_BG_CTL_reg_addr                                                          "0x98000224"
#define SYS_BG_CTL_reg                                                               0x98000224
#define set_SYS_BG_CTL_reg(data)   (*((volatile unsigned int*) SYS_BG_CTL_reg)=data)
#define get_SYS_BG_CTL_reg   (*((volatile unsigned int*) SYS_BG_CTL_reg))
#define SYS_BG_CTL_inst_adr                                                          "0x0089"
#define SYS_BG_CTL_inst                                                              0x0089
#define SYS_BG_CTL_REG_PLL_RESERVED_shift                                            (24)
#define SYS_BG_CTL_REG_PLL_RESERVED_mask                                             (0xFF000000)
#define SYS_BG_CTL_REG_PLL_RESERVED(data)                                            (0xFF000000&((data)<<24))
#define SYS_BG_CTL_REG_PLL_RESERVED_src(data)                                        ((0xFF000000&(data))>>24)
#define SYS_BG_CTL_get_REG_PLL_RESERVED(data)                                        ((0xFF000000&(data))>>24)
#define SYS_BG_CTL_REG_LDO_SEL_shift                                                 (9)
#define SYS_BG_CTL_REG_LDO_SEL_mask                                                  (0x00000600)
#define SYS_BG_CTL_REG_LDO_SEL(data)                                                 (0x00000600&((data)<<9))
#define SYS_BG_CTL_REG_LDO_SEL_src(data)                                             ((0x00000600&(data))>>9)
#define SYS_BG_CTL_get_REG_LDO_SEL(data)                                             ((0x00000600&(data))>>9)
#define SYS_BG_CTL_REG_LDO_POW_shift                                                 (8)
#define SYS_BG_CTL_REG_LDO_POW_mask                                                  (0x00000100)
#define SYS_BG_CTL_REG_LDO_POW(data)                                                 (0x00000100&((data)<<8))
#define SYS_BG_CTL_REG_LDO_POW_src(data)                                             ((0x00000100&(data))>>8)
#define SYS_BG_CTL_get_REG_LDO_POW(data)                                             ((0x00000100&(data))>>8)


#define SYS_POR_DET                                                                  0x228
#define SYS_POR_DET_reg_addr                                                         "0x98000228"
#define SYS_POR_DET_reg                                                              0x98000228
#define set_SYS_POR_DET_reg(data)   (*((volatile unsigned int*) SYS_POR_DET_reg)=data)
#define get_SYS_POR_DET_reg   (*((volatile unsigned int*) SYS_POR_DET_reg))
#define SYS_POR_DET_inst_adr                                                         "0x008A"
#define SYS_POR_DET_inst                                                             0x008A
#define SYS_POR_DET_HIF_CLK_shift                                                    (1)
#define SYS_POR_DET_HIF_CLK_mask                                                     (0x00000002)
#define SYS_POR_DET_HIF_CLK(data)                                                    (0x00000002&((data)<<1))
#define SYS_POR_DET_HIF_CLK_src(data)                                                ((0x00000002&(data))>>1)
#define SYS_POR_DET_get_HIF_CLK(data)                                                ((0x00000002&(data))>>1)
#define SYS_POR_DET_POR_VDD_D10_OVER_shift                                           (0)
#define SYS_POR_DET_POR_VDD_D10_OVER_mask                                            (0x00000001)
#define SYS_POR_DET_POR_VDD_D10_OVER(data)                                           (0x00000001&((data)<<0))
#define SYS_POR_DET_POR_VDD_D10_OVER_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_POR_DET_get_POR_VDD_D10_OVER(data)                                       ((0x00000001&(data))>>0)


#define SYS_PLL_HDMI_LDO1                                                            0x230
#define SYS_PLL_HDMI_LDO1_reg_addr                                                   "0x98000230"
#define SYS_PLL_HDMI_LDO1_reg                                                        0x98000230
#define set_SYS_PLL_HDMI_LDO1_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO1_reg)=data)
#define get_SYS_PLL_HDMI_LDO1_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO1_reg))
#define SYS_PLL_HDMI_LDO1_inst_adr                                                   "0x008C"
#define SYS_PLL_HDMI_LDO1_inst                                                       0x008C
#define SYS_PLL_HDMI_LDO1_REG_PLLDISP_BYPASS_PI_shift                                (31)
#define SYS_PLL_HDMI_LDO1_REG_PLLDISP_BYPASS_PI_mask                                 (0x80000000)
#define SYS_PLL_HDMI_LDO1_REG_PLLDISP_BYPASS_PI(data)                                (0x80000000&((data)<<31))
#define SYS_PLL_HDMI_LDO1_REG_PLLDISP_BYPASS_PI_src(data)                            ((0x80000000&(data))>>31)
#define SYS_PLL_HDMI_LDO1_get_REG_PLLDISP_BYPASS_PI(data)                            ((0x80000000&(data))>>31)
#define SYS_PLL_HDMI_LDO1_REG_P2S_LDO_SEL_shift                                      (28)
#define SYS_PLL_HDMI_LDO1_REG_P2S_LDO_SEL_mask                                       (0x70000000)
#define SYS_PLL_HDMI_LDO1_REG_P2S_LDO_SEL(data)                                      (0x70000000&((data)<<28))
#define SYS_PLL_HDMI_LDO1_REG_P2S_LDO_SEL_src(data)                                  ((0x70000000&(data))>>28)
#define SYS_PLL_HDMI_LDO1_get_REG_P2S_LDO_SEL(data)                                  ((0x70000000&(data))>>28)
#define SYS_PLL_HDMI_LDO1_REG_P2S_MODE_shift                                         (26)
#define SYS_PLL_HDMI_LDO1_REG_P2S_MODE_mask                                          (0x0C000000)
#define SYS_PLL_HDMI_LDO1_REG_P2S_MODE(data)                                         (0x0C000000&((data)<<26))
#define SYS_PLL_HDMI_LDO1_REG_P2S_MODE_src(data)                                     ((0x0C000000&(data))>>26)
#define SYS_PLL_HDMI_LDO1_get_REG_P2S_MODE(data)                                     ((0x0C000000&(data))>>26)
#define SYS_PLL_HDMI_LDO1_REG_TSPC_SEL_shift                                         (25)
#define SYS_PLL_HDMI_LDO1_REG_TSPC_SEL_mask                                          (0x02000000)
#define SYS_PLL_HDMI_LDO1_REG_TSPC_SEL(data)                                         (0x02000000&((data)<<25))
#define SYS_PLL_HDMI_LDO1_REG_TSPC_SEL_src(data)                                     ((0x02000000&(data))>>25)
#define SYS_PLL_HDMI_LDO1_get_REG_TSPC_SEL(data)                                     ((0x02000000&(data))>>25)
#define SYS_PLL_HDMI_LDO1_REG_MHL_MODE_shift                                         (24)
#define SYS_PLL_HDMI_LDO1_REG_MHL_MODE_mask                                          (0x01000000)
#define SYS_PLL_HDMI_LDO1_REG_MHL_MODE(data)                                         (0x01000000&((data)<<24))
#define SYS_PLL_HDMI_LDO1_REG_MHL_MODE_src(data)                                     ((0x01000000&(data))>>24)
#define SYS_PLL_HDMI_LDO1_get_REG_MHL_MODE(data)                                     ((0x01000000&(data))>>24)
#define SYS_PLL_HDMI_LDO1_REG_HDMI_MODE_shift                                        (23)
#define SYS_PLL_HDMI_LDO1_REG_HDMI_MODE_mask                                         (0x00800000)
#define SYS_PLL_HDMI_LDO1_REG_HDMI_MODE(data)                                        (0x00800000&((data)<<23))
#define SYS_PLL_HDMI_LDO1_REG_HDMI_MODE_src(data)                                    ((0x00800000&(data))>>23)
#define SYS_PLL_HDMI_LDO1_get_REG_HDMI_MODE(data)                                    ((0x00800000&(data))>>23)
#define SYS_PLL_HDMI_LDO1_REG_DATA_INSEL_shift                                       (22)
#define SYS_PLL_HDMI_LDO1_REG_DATA_INSEL_mask                                        (0x00400000)
#define SYS_PLL_HDMI_LDO1_REG_DATA_INSEL(data)                                       (0x00400000&((data)<<22))
#define SYS_PLL_HDMI_LDO1_REG_DATA_INSEL_src(data)                                   ((0x00400000&(data))>>22)
#define SYS_PLL_HDMI_LDO1_get_REG_DATA_INSEL(data)                                   ((0x00400000&(data))>>22)
#define SYS_PLL_HDMI_LDO1_REG_PLL_TST_POW_shift                                      (21)
#define SYS_PLL_HDMI_LDO1_REG_PLL_TST_POW_mask                                       (0x00200000)
#define SYS_PLL_HDMI_LDO1_REG_PLL_TST_POW(data)                                      (0x00200000&((data)<<21))
#define SYS_PLL_HDMI_LDO1_REG_PLL_TST_POW_src(data)                                  ((0x00200000&(data))>>21)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_TST_POW(data)                                  ((0x00200000&(data))>>21)
#define SYS_PLL_HDMI_LDO1_REG_PLL_LDO_V18_SEL_shift                                  (19)
#define SYS_PLL_HDMI_LDO1_REG_PLL_LDO_V18_SEL_mask                                   (0x00180000)
#define SYS_PLL_HDMI_LDO1_REG_PLL_LDO_V18_SEL(data)                                  (0x00180000&((data)<<19))
#define SYS_PLL_HDMI_LDO1_REG_PLL_LDO_V18_SEL_src(data)                              ((0x00180000&(data))>>19)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_LDO_V18_SEL(data)                              ((0x00180000&(data))>>19)
#define SYS_PLL_HDMI_LDO1_REG_PLL_LDO_LV_SEL_shift                                   (17)
#define SYS_PLL_HDMI_LDO1_REG_PLL_LDO_LV_SEL_mask                                    (0x00060000)
#define SYS_PLL_HDMI_LDO1_REG_PLL_LDO_LV_SEL(data)                                   (0x00060000&((data)<<17))
#define SYS_PLL_HDMI_LDO1_REG_PLL_LDO_LV_SEL_src(data)                               ((0x00060000&(data))>>17)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_LDO_LV_SEL(data)                               ((0x00060000&(data))>>17)
#define SYS_PLL_HDMI_LDO1_REG_TST_DIV_shift                                          (14)
#define SYS_PLL_HDMI_LDO1_REG_TST_DIV_mask                                           (0x0001C000)
#define SYS_PLL_HDMI_LDO1_REG_TST_DIV(data)                                          (0x0001C000&((data)<<14))
#define SYS_PLL_HDMI_LDO1_REG_TST_DIV_src(data)                                      ((0x0001C000&(data))>>14)
#define SYS_PLL_HDMI_LDO1_get_REG_TST_DIV(data)                                      ((0x0001C000&(data))>>14)
#define SYS_PLL_HDMI_LDO1_REG_PLL_RS_shift                                           (11)
#define SYS_PLL_HDMI_LDO1_REG_PLL_RS_mask                                            (0x00003800)
#define SYS_PLL_HDMI_LDO1_REG_PLL_RS(data)                                           (0x00003800&((data)<<11))
#define SYS_PLL_HDMI_LDO1_REG_PLL_RS_src(data)                                       ((0x00003800&(data))>>11)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_RS(data)                                       ((0x00003800&(data))>>11)
#define SYS_PLL_HDMI_LDO1_REG_PLL_WDSET_shift                                        (10)
#define SYS_PLL_HDMI_LDO1_REG_PLL_WDSET_mask                                         (0x00000400)
#define SYS_PLL_HDMI_LDO1_REG_PLL_WDSET(data)                                        (0x00000400&((data)<<10))
#define SYS_PLL_HDMI_LDO1_REG_PLL_WDSET_src(data)                                    ((0x00000400&(data))>>10)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_WDSET(data)                                    ((0x00000400&(data))>>10)
#define SYS_PLL_HDMI_LDO1_REG_PLL_WDRST_shift                                        (9)
#define SYS_PLL_HDMI_LDO1_REG_PLL_WDRST_mask                                         (0x00000200)
#define SYS_PLL_HDMI_LDO1_REG_PLL_WDRST(data)                                        (0x00000200&((data)<<9))
#define SYS_PLL_HDMI_LDO1_REG_PLL_WDRST_src(data)                                    ((0x00000200&(data))>>9)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_WDRST(data)                                    ((0x00000200&(data))>>9)
#define SYS_PLL_HDMI_LDO1_REG_PLL_VCOGAIN_shift                                      (8)
#define SYS_PLL_HDMI_LDO1_REG_PLL_VCOGAIN_mask                                       (0x00000100)
#define SYS_PLL_HDMI_LDO1_REG_PLL_VCOGAIN(data)                                      (0x00000100&((data)<<8))
#define SYS_PLL_HDMI_LDO1_REG_PLL_VCOGAIN_src(data)                                  ((0x00000100&(data))>>8)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_VCOGAIN(data)                                  ((0x00000100&(data))>>8)
#define SYS_PLL_HDMI_LDO1_REG_PLL_EXT_LDO_LV_shift                                   (7)
#define SYS_PLL_HDMI_LDO1_REG_PLL_EXT_LDO_LV_mask                                    (0x00000080)
#define SYS_PLL_HDMI_LDO1_REG_PLL_EXT_LDO_LV(data)                                   (0x00000080&((data)<<7))
#define SYS_PLL_HDMI_LDO1_REG_PLL_EXT_LDO_LV_src(data)                               ((0x00000080&(data))>>7)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_EXT_LDO_LV(data)                               ((0x00000080&(data))>>7)
#define SYS_PLL_HDMI_LDO1_REG_PLL_CKSEL_shift                                        (4)
#define SYS_PLL_HDMI_LDO1_REG_PLL_CKSEL_mask                                         (0x00000070)
#define SYS_PLL_HDMI_LDO1_REG_PLL_CKSEL(data)                                        (0x00000070&((data)<<4))
#define SYS_PLL_HDMI_LDO1_REG_PLL_CKSEL_src(data)                                    ((0x00000070&(data))>>4)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_CKSEL(data)                                    ((0x00000070&(data))>>4)
#define SYS_PLL_HDMI_LDO1_REG_PLL_CS_shift                                           (2)
#define SYS_PLL_HDMI_LDO1_REG_PLL_CS_mask                                            (0x0000000C)
#define SYS_PLL_HDMI_LDO1_REG_PLL_CS(data)                                           (0x0000000C&((data)<<2))
#define SYS_PLL_HDMI_LDO1_REG_PLL_CS_src(data)                                       ((0x0000000C&(data))>>2)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_CS(data)                                       ((0x0000000C&(data))>>2)
#define SYS_PLL_HDMI_LDO1_REG_PLL_CP_shift                                           (0)
#define SYS_PLL_HDMI_LDO1_REG_PLL_CP_mask                                            (0x00000003)
#define SYS_PLL_HDMI_LDO1_REG_PLL_CP(data)                                           (0x00000003&((data)<<0))
#define SYS_PLL_HDMI_LDO1_REG_PLL_CP_src(data)                                       ((0x00000003&(data))>>0)
#define SYS_PLL_HDMI_LDO1_get_REG_PLL_CP(data)                                       ((0x00000003&(data))>>0)


#define SYS_PLL_HDMI_LDO2                                                            0x234
#define SYS_PLL_HDMI_LDO2_reg_addr                                                   "0x98000234"
#define SYS_PLL_HDMI_LDO2_reg                                                        0x98000234
#define set_SYS_PLL_HDMI_LDO2_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO2_reg)=data)
#define get_SYS_PLL_HDMI_LDO2_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO2_reg))
#define SYS_PLL_HDMI_LDO2_inst_adr                                                   "0x008D"
#define SYS_PLL_HDMI_LDO2_inst                                                       0x008D
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELC_shift                                       (26)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELC_mask                                        (0x3C000000)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELC(data)                                       (0x3C000000&((data)<<26))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELC_src(data)                                   ((0x3C000000&(data))>>26)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_RSELC(data)                                   ((0x3C000000&(data))>>26)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELB_shift                                       (22)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELB_mask                                        (0x03C00000)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELB(data)                                       (0x03C00000&((data)<<22))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELB_src(data)                                   ((0x03C00000&(data))>>22)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_RSELB(data)                                   ((0x03C00000&(data))>>22)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELA_shift                                       (18)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELA_mask                                        (0x003C0000)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELA(data)                                       (0x003C0000&((data)<<18))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_RSELA_src(data)                                   ((0x003C0000&(data))>>18)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_RSELA(data)                                   ((0x003C0000&(data))>>18)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELCK_shift                                      (16)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELCK_mask                                       (0x00030000)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELCK(data)                                      (0x00030000&((data)<<16))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELCK_src(data)                                  ((0x00030000&(data))>>16)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_CSELCK(data)                                  ((0x00030000&(data))>>16)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELC_shift                                       (14)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELC_mask                                        (0x0000C000)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELC(data)                                       (0x0000C000&((data)<<14))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELC_src(data)                                   ((0x0000C000&(data))>>14)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_CSELC(data)                                   ((0x0000C000&(data))>>14)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELB_shift                                       (12)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELB_mask                                        (0x00003000)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELB(data)                                       (0x00003000&((data)<<12))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELB_src(data)                                   ((0x00003000&(data))>>12)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_CSELB(data)                                   ((0x00003000&(data))>>12)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELA_shift                                       (10)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELA_mask                                        (0x00000C00)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELA(data)                                       (0x00000C00&((data)<<10))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_CSELA_src(data)                                   ((0x00000C00&(data))>>10)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_CSELA(data)                                   ((0x00000C00&(data))>>10)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWCK_shift                                       (7)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWCK_mask                                        (0x00000080)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWCK(data)                                       (0x00000080&((data)<<7))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWCK_src(data)                                   ((0x00000080&(data))>>7)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_POWCK(data)                                   ((0x00000080&(data))>>7)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWC_shift                                        (6)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWC_mask                                         (0x00000040)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWC(data)                                        (0x00000040&((data)<<6))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWC_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_POWC(data)                                    ((0x00000040&(data))>>6)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWB_shift                                        (5)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWB_mask                                         (0x00000020)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWB(data)                                        (0x00000020&((data)<<5))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWB_src(data)                                    ((0x00000020&(data))>>5)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_POWB(data)                                    ((0x00000020&(data))>>5)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWA_shift                                        (4)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWA_mask                                         (0x00000010)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWA(data)                                        (0x00000010&((data)<<4))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_POWA_src(data)                                    ((0x00000010&(data))>>4)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_POWA(data)                                    ((0x00000010&(data))>>4)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMCK_shift                                        (3)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMCK_mask                                         (0x00000008)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMCK(data)                                        (0x00000008&((data)<<3))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMCK_src(data)                                    ((0x00000008&(data))>>3)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_EMCK(data)                                    ((0x00000008&(data))>>3)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMC_shift                                         (2)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMC_mask                                          (0x00000004)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMC(data)                                         (0x00000004&((data)<<2))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMC_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_EMC(data)                                     ((0x00000004&(data))>>2)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMB_shift                                         (1)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMB_mask                                          (0x00000002)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMB(data)                                         (0x00000002&((data)<<1))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMB_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_EMB(data)                                     ((0x00000002&(data))>>1)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMA_shift                                         (0)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMA_mask                                          (0x00000001)
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMA(data)                                         (0x00000001&((data)<<0))
#define SYS_PLL_HDMI_LDO2_REG_TMDS_EMA_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_PLL_HDMI_LDO2_get_REG_TMDS_EMA(data)                                     ((0x00000001&(data))>>0)


#define SYS_PLL_HDMI_LDO3                                                            0x238
#define SYS_PLL_HDMI_LDO3_reg_addr                                                   "0x98000238"
#define SYS_PLL_HDMI_LDO3_reg                                                        0x98000238
#define set_SYS_PLL_HDMI_LDO3_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO3_reg)=data)
#define get_SYS_PLL_HDMI_LDO3_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO3_reg))
#define SYS_PLL_HDMI_LDO3_inst_adr                                                   "0x008E"
#define SYS_PLL_HDMI_LDO3_inst                                                       0x008E
#define SYS_PLL_HDMI_LDO3_REG_PLL_CKIN_SEL_shift                                     (30)
#define SYS_PLL_HDMI_LDO3_REG_PLL_CKIN_SEL_mask                                      (0xC0000000)
#define SYS_PLL_HDMI_LDO3_REG_PLL_CKIN_SEL(data)                                     (0xC0000000&((data)<<30))
#define SYS_PLL_HDMI_LDO3_REG_PLL_CKIN_SEL_src(data)                                 ((0xC0000000&(data))>>30)
#define SYS_PLL_HDMI_LDO3_get_REG_PLL_CKIN_SEL(data)                                 ((0xC0000000&(data))>>30)
#define SYS_PLL_HDMI_LDO3_REG_PLL_TSPC_SEL_shift                                     (29)
#define SYS_PLL_HDMI_LDO3_REG_PLL_TSPC_SEL_mask                                      (0x20000000)
#define SYS_PLL_HDMI_LDO3_REG_PLL_TSPC_SEL(data)                                     (0x20000000&((data)<<29))
#define SYS_PLL_HDMI_LDO3_REG_PLL_TSPC_SEL_src(data)                                 ((0x20000000&(data))>>29)
#define SYS_PLL_HDMI_LDO3_get_REG_PLL_TSPC_SEL(data)                                 ((0x20000000&(data))>>29)
#define SYS_PLL_HDMI_LDO3_REG_PCR_27M_SEL_shift                                      (28)
#define SYS_PLL_HDMI_LDO3_REG_PCR_27M_SEL_mask                                       (0x10000000)
#define SYS_PLL_HDMI_LDO3_REG_PCR_27M_SEL(data)                                      (0x10000000&((data)<<28))
#define SYS_PLL_HDMI_LDO3_REG_PCR_27M_SEL_src(data)                                  ((0x10000000&(data))>>28)
#define SYS_PLL_HDMI_LDO3_get_REG_PCR_27M_SEL(data)                                  ((0x10000000&(data))>>28)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVCK_shift                                      (23)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVCK_mask                                       (0x0F800000)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVCK(data)                                      (0x0F800000&((data)<<23))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVCK_src(data)                                  ((0x0F800000&(data))>>23)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_IDRVCK(data)                                  ((0x0F800000&(data))>>23)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVC_shift                                       (18)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVC_mask                                        (0x007C0000)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVC(data)                                       (0x007C0000&((data)<<18))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVC_src(data)                                   ((0x007C0000&(data))>>18)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_IDRVC(data)                                   ((0x007C0000&(data))>>18)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVB_shift                                       (13)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVB_mask                                        (0x0003E000)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVB(data)                                       (0x0003E000&((data)<<13))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVB_src(data)                                   ((0x0003E000&(data))>>13)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_IDRVB(data)                                   ((0x0003E000&(data))>>13)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVA_shift                                       (8)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVA_mask                                        (0x00001F00)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVA(data)                                       (0x00001F00&((data)<<8))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_IDRVA_src(data)                                   ((0x00001F00&(data))>>8)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_IDRVA(data)                                   ((0x00001F00&(data))>>8)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRCK_shift                                        (6)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRCK_mask                                         (0x000000C0)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRCK(data)                                        (0x000000C0&((data)<<6))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRCK_src(data)                                    ((0x000000C0&(data))>>6)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_SRCK(data)                                    ((0x000000C0&(data))>>6)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRC_shift                                         (4)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRC_mask                                          (0x00000030)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRC(data)                                         (0x00000030&((data)<<4))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRC_src(data)                                     ((0x00000030&(data))>>4)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_SRC(data)                                     ((0x00000030&(data))>>4)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRB_shift                                         (2)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRB_mask                                          (0x0000000C)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRB(data)                                         (0x0000000C&((data)<<2))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRB_src(data)                                     ((0x0000000C&(data))>>2)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_SRB(data)                                     ((0x0000000C&(data))>>2)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRA_shift                                         (0)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRA_mask                                          (0x00000003)
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRA(data)                                         (0x00000003&((data)<<0))
#define SYS_PLL_HDMI_LDO3_REG_TMDS_SRA_src(data)                                     ((0x00000003&(data))>>0)
#define SYS_PLL_HDMI_LDO3_get_REG_TMDS_SRA(data)                                     ((0x00000003&(data))>>0)


#define SYS_PLL_HDMI_LDO4                                                            0x23c
#define SYS_PLL_HDMI_LDO4_reg_addr                                                   "0x9800023C"
#define SYS_PLL_HDMI_LDO4_reg                                                        0x9800023C
#define set_SYS_PLL_HDMI_LDO4_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO4_reg)=data)
#define get_SYS_PLL_HDMI_LDO4_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO4_reg))
#define SYS_PLL_HDMI_LDO4_inst_adr                                                   "0x008F"
#define SYS_PLL_HDMI_LDO4_inst                                                       0x008F
#define SYS_PLL_HDMI_LDO4_REG_PLLDISP_C3_shift                                       (30)
#define SYS_PLL_HDMI_LDO4_REG_PLLDISP_C3_mask                                        (0xC0000000)
#define SYS_PLL_HDMI_LDO4_REG_PLLDISP_C3(data)                                       (0xC0000000&((data)<<30))
#define SYS_PLL_HDMI_LDO4_REG_PLLDISP_C3_src(data)                                   ((0xC0000000&(data))>>30)
#define SYS_PLL_HDMI_LDO4_get_REG_PLLDISP_C3(data)                                   ((0xC0000000&(data))>>30)
#define SYS_PLL_HDMI_LDO4_REG_TEST_LDO_SEL_shift                                     (28)
#define SYS_PLL_HDMI_LDO4_REG_TEST_LDO_SEL_mask                                      (0x30000000)
#define SYS_PLL_HDMI_LDO4_REG_TEST_LDO_SEL(data)                                     (0x30000000&((data)<<28))
#define SYS_PLL_HDMI_LDO4_REG_TEST_LDO_SEL_src(data)                                 ((0x30000000&(data))>>28)
#define SYS_PLL_HDMI_LDO4_get_REG_TEST_LDO_SEL(data)                                 ((0x30000000&(data))>>28)
#define SYS_PLL_HDMI_LDO4_REG_TESTSIG_SEL_shift                                      (26)
#define SYS_PLL_HDMI_LDO4_REG_TESTSIG_SEL_mask                                       (0x0C000000)
#define SYS_PLL_HDMI_LDO4_REG_TESTSIG_SEL(data)                                      (0x0C000000&((data)<<26))
#define SYS_PLL_HDMI_LDO4_REG_TESTSIG_SEL_src(data)                                  ((0x0C000000&(data))>>26)
#define SYS_PLL_HDMI_LDO4_get_REG_TESTSIG_SEL(data)                                  ((0x0C000000&(data))>>26)
#define SYS_PLL_HDMI_LDO4_REG_PLL_IP_shift                                           (20)
#define SYS_PLL_HDMI_LDO4_REG_PLL_IP_mask                                            (0x03F00000)
#define SYS_PLL_HDMI_LDO4_REG_PLL_IP(data)                                           (0x03F00000&((data)<<20))
#define SYS_PLL_HDMI_LDO4_REG_PLL_IP_src(data)                                       ((0x03F00000&(data))>>20)
#define SYS_PLL_HDMI_LDO4_get_REG_PLL_IP(data)                                       ((0x03F00000&(data))>>20)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMCK_shift                                       (15)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMCK_mask                                        (0x000F8000)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMCK(data)                                       (0x000F8000&((data)<<15))
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMCK_src(data)                                   ((0x000F8000&(data))>>15)
#define SYS_PLL_HDMI_LDO4_get_REG_TMDS_IEMCK(data)                                   ((0x000F8000&(data))>>15)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMC_shift                                        (10)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMC_mask                                         (0x00007C00)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMC(data)                                        (0x00007C00&((data)<<10))
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMC_src(data)                                    ((0x00007C00&(data))>>10)
#define SYS_PLL_HDMI_LDO4_get_REG_TMDS_IEMC(data)                                    ((0x00007C00&(data))>>10)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMB_shift                                        (5)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMB_mask                                         (0x000003E0)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMB(data)                                        (0x000003E0&((data)<<5))
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMB_src(data)                                    ((0x000003E0&(data))>>5)
#define SYS_PLL_HDMI_LDO4_get_REG_TMDS_IEMB(data)                                    ((0x000003E0&(data))>>5)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMA_shift                                        (0)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMA_mask                                         (0x0000001F)
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMA(data)                                        (0x0000001F&((data)<<0))
#define SYS_PLL_HDMI_LDO4_REG_TMDS_IEMA_src(data)                                    ((0x0000001F&(data))>>0)
#define SYS_PLL_HDMI_LDO4_get_REG_TMDS_IEMA(data)                                    ((0x0000001F&(data))>>0)


#define SYS_PLL_HDMI_LDO5                                                            0x240
#define SYS_PLL_HDMI_LDO5_reg_addr                                                   "0x98000240"
#define SYS_PLL_HDMI_LDO5_reg                                                        0x98000240
#define set_SYS_PLL_HDMI_LDO5_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO5_reg)=data)
#define get_SYS_PLL_HDMI_LDO5_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO5_reg))
#define SYS_PLL_HDMI_LDO5_inst_adr                                                   "0x0090"
#define SYS_PLL_HDMI_LDO5_inst                                                       0x0090
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_DDSEN_shift                                    (20)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_DDSEN_mask                                     (0x00100000)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_DDSEN(data)                                    (0x00100000&((data)<<20))
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_DDSEN_src(data)                                ((0x00100000&(data))>>20)
#define SYS_PLL_HDMI_LDO5_get_REG_PLLDISP_DDSEN(data)                                ((0x00100000&(data))>>20)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_CS_shift                                       (18)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_CS_mask                                        (0x000C0000)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_CS(data)                                       (0x000C0000&((data)<<18))
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_CS_src(data)                                   ((0x000C0000&(data))>>18)
#define SYS_PLL_HDMI_LDO5_get_REG_PLLDISP_CS(data)                                   ((0x000C0000&(data))>>18)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_CP_shift                                       (16)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_CP_mask                                        (0x00030000)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_CP(data)                                       (0x00030000&((data)<<16))
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_CP_src(data)                                   ((0x00030000&(data))>>16)
#define SYS_PLL_HDMI_LDO5_get_REG_PLLDISP_CP(data)                                   ((0x00030000&(data))>>16)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_LDOSEL_shift                                   (14)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_LDOSEL_mask                                    (0x0000C000)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_LDOSEL(data)                                   (0x0000C000&((data)<<14))
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_LDOSEL_src(data)                               ((0x0000C000&(data))>>14)
#define SYS_PLL_HDMI_LDO5_get_REG_PLLDISP_LDOSEL(data)                               ((0x0000C000&(data))>>14)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_SSC_ENL_shift                                  (13)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_SSC_ENL_mask                                   (0x00002000)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_SSC_ENL(data)                                  (0x00002000&((data)<<13))
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_SSC_ENL_src(data)                              ((0x00002000&(data))>>13)
#define SYS_PLL_HDMI_LDO5_get_REG_PLLDISP_SSC_ENL(data)                              ((0x00002000&(data))>>13)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_WDMODE_shift                                   (11)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_WDMODE_mask                                    (0x00001800)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_WDMODE(data)                                   (0x00001800&((data)<<11))
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_WDMODE_src(data)                               ((0x00001800&(data))>>11)
#define SYS_PLL_HDMI_LDO5_get_REG_PLLDISP_WDMODE(data)                               ((0x00001800&(data))>>11)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_RS_shift                                       (8)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_RS_mask                                        (0x00000700)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_RS(data)                                       (0x00000700&((data)<<8))
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_RS_src(data)                                   ((0x00000700&(data))>>8)
#define SYS_PLL_HDMI_LDO5_get_REG_PLLDISP_RS(data)                                   ((0x00000700&(data))>>8)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_R3_shift                                       (5)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_R3_mask                                        (0x000000E0)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_R3(data)                                       (0x000000E0&((data)<<5))
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_R3_src(data)                                   ((0x000000E0&(data))>>5)
#define SYS_PLL_HDMI_LDO5_get_REG_PLLDISP_R3(data)                                   ((0x000000E0&(data))>>5)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_PSTST_shift                                    (4)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_PSTST_mask                                     (0x00000010)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_PSTST(data)                                    (0x00000010&((data)<<4))
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_PSTST_src(data)                                ((0x00000010&(data))>>4)
#define SYS_PLL_HDMI_LDO5_get_REG_PLLDISP_PSTST(data)                                ((0x00000010&(data))>>4)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_IP_shift                                       (0)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_IP_mask                                        (0x0000000F)
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_IP(data)                                       (0x0000000F&((data)<<0))
#define SYS_PLL_HDMI_LDO5_REG_PLLDISP_IP_src(data)                                   ((0x0000000F&(data))>>0)
#define SYS_PLL_HDMI_LDO5_get_REG_PLLDISP_IP(data)                                   ((0x0000000F&(data))>>0)


#define SYS_PLL_HDMI_LDO6                                                            0x244
#define SYS_PLL_HDMI_LDO6_reg_addr                                                   "0x98000244"
#define SYS_PLL_HDMI_LDO6_reg                                                        0x98000244
#define set_SYS_PLL_HDMI_LDO6_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO6_reg)=data)
#define get_SYS_PLL_HDMI_LDO6_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO6_reg))
#define SYS_PLL_HDMI_LDO6_inst_adr                                                   "0x0091"
#define SYS_PLL_HDMI_LDO6_inst                                                       0x0091
#define SYS_PLL_HDMI_LDO6_REG_PLL_VC2_RES_shift                                      (30)
#define SYS_PLL_HDMI_LDO6_REG_PLL_VC2_RES_mask                                       (0xC0000000)
#define SYS_PLL_HDMI_LDO6_REG_PLL_VC2_RES(data)                                      (0xC0000000&((data)<<30))
#define SYS_PLL_HDMI_LDO6_REG_PLL_VC2_RES_src(data)                                  ((0xC0000000&(data))>>30)
#define SYS_PLL_HDMI_LDO6_get_REG_PLL_VC2_RES(data)                                  ((0xC0000000&(data))>>30)
#define SYS_PLL_HDMI_LDO6_REG_PLL_KVCO_shift                                         (29)
#define SYS_PLL_HDMI_LDO6_REG_PLL_KVCO_mask                                          (0x20000000)
#define SYS_PLL_HDMI_LDO6_REG_PLL_KVCO(data)                                         (0x20000000&((data)<<29))
#define SYS_PLL_HDMI_LDO6_REG_PLL_KVCO_src(data)                                     ((0x20000000&(data))>>29)
#define SYS_PLL_HDMI_LDO6_get_REG_PLL_KVCO(data)                                     ((0x20000000&(data))>>29)
#define SYS_PLL_HDMI_LDO6_REG_PLL_EN_CAP_shift                                       (27)
#define SYS_PLL_HDMI_LDO6_REG_PLL_EN_CAP_mask                                        (0x18000000)
#define SYS_PLL_HDMI_LDO6_REG_PLL_EN_CAP(data)                                       (0x18000000&((data)<<27))
#define SYS_PLL_HDMI_LDO6_REG_PLL_EN_CAP_src(data)                                   ((0x18000000&(data))>>27)
#define SYS_PLL_HDMI_LDO6_get_REG_PLL_EN_CAP(data)                                   ((0x18000000&(data))>>27)
#define SYS_PLL_HDMI_LDO6_REG_PLL_DIVNSEL_shift                                      (26)
#define SYS_PLL_HDMI_LDO6_REG_PLL_DIVNSEL_mask                                       (0x04000000)
#define SYS_PLL_HDMI_LDO6_REG_PLL_DIVNSEL(data)                                      (0x04000000&((data)<<26))
#define SYS_PLL_HDMI_LDO6_REG_PLL_DIVNSEL_src(data)                                  ((0x04000000&(data))>>26)
#define SYS_PLL_HDMI_LDO6_get_REG_PLL_DIVNSEL(data)                                  ((0x04000000&(data))>>26)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_VCOSEL_shift                                   (25)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_VCOSEL_mask                                    (0x02000000)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_VCOSEL(data)                                   (0x02000000&((data)<<25))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_VCOSEL_src(data)                               ((0x02000000&(data))>>25)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_VCOSEL(data)                               ((0x02000000&(data))>>25)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_STOP_shift                                     (24)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_STOP_mask                                      (0x01000000)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_STOP(data)                                     (0x01000000&((data)<<24))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_STOP_src(data)                                 ((0x01000000&(data))>>24)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_STOP(data)                                 ((0x01000000&(data))>>24)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PS8PH_FUPDN_shift                              (23)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PS8PH_FUPDN_mask                               (0x00800000)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PS8PH_FUPDN(data)                              (0x00800000&((data)<<23))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PS8PH_FUPDN_src(data)                          ((0x00800000&(data))>>23)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_PS8PH_FUPDN(data)                          ((0x00800000&(data))>>23)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_RS_shift                                    (21)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_RS_mask                                     (0x00600000)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_RS(data)                                    (0x00600000&((data)<<21))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_RS_src(data)                                ((0x00600000&(data))>>21)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_PI_RS(data)                                ((0x00600000&(data))>>21)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_RL_shift                                    (19)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_RL_mask                                     (0x00180000)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_RL(data)                                    (0x00180000&((data)<<19))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_RL_src(data)                                ((0x00180000&(data))>>19)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_PI_RL(data)                                ((0x00180000&(data))>>19)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_BIAS_shift                                  (17)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_BIAS_mask                                   (0x00060000)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_BIAS(data)                                  (0x00060000&((data)<<17))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_PI_BIAS_src(data)                              ((0x00060000&(data))>>17)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_PI_BIAS(data)                              ((0x00060000&(data))>>17)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_FUP0DN1_shift                                  (16)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_FUP0DN1_mask                                   (0x00010000)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_FUP0DN1(data)                                  (0x00010000&((data)<<16))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_FUP0DN1_src(data)                              ((0x00010000&(data))>>16)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_FUP0DN1(data)                              ((0x00010000&(data))>>16)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D3_shift                                       (13)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D3_mask                                        (0x0000E000)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D3(data)                                       (0x0000E000&((data)<<13))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D3_src(data)                                   ((0x0000E000&(data))>>13)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_D3(data)                                   ((0x0000E000&(data))>>13)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D2_shift                                       (10)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D2_mask                                        (0x00001C00)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D2(data)                                       (0x00001C00&((data)<<10))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D2_src(data)                                   ((0x00001C00&(data))>>10)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_D2(data)                                   ((0x00001C00&(data))>>10)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D1_shift                                       (7)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D1_mask                                        (0x00000380)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D1(data)                                       (0x00000380&((data)<<7))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D1_src(data)                                   ((0x00000380&(data))>>7)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_D1(data)                                   ((0x00000380&(data))>>7)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D0_shift                                       (4)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D0_mask                                        (0x00000070)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D0(data)                                       (0x00000070&((data)<<4))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_D0_src(data)                                   ((0x00000070&(data))>>4)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_D0(data)                                   ((0x00000070&(data))>>4)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_BPSPS_shift                                    (1)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_BPSPS_mask                                     (0x0000000E)
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_BPSPS(data)                                    (0x0000000E&((data)<<1))
#define SYS_PLL_HDMI_LDO6_REG_PLLDISP_BPSPS_src(data)                                ((0x0000000E&(data))>>1)
#define SYS_PLL_HDMI_LDO6_get_REG_PLLDISP_BPSPS(data)                                ((0x0000000E&(data))>>1)
#define SYS_PLL_HDMI_LDO6_REG_HDMI21_MODE_shift                                      (0)
#define SYS_PLL_HDMI_LDO6_REG_HDMI21_MODE_mask                                       (0x00000001)
#define SYS_PLL_HDMI_LDO6_REG_HDMI21_MODE(data)                                      (0x00000001&((data)<<0))
#define SYS_PLL_HDMI_LDO6_REG_HDMI21_MODE_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_PLL_HDMI_LDO6_get_REG_HDMI21_MODE(data)                                  ((0x00000001&(data))>>0)


#define SYS_PLL_HDMI_LDO7                                                            0x248
#define SYS_PLL_HDMI_LDO7_reg_addr                                                   "0x98000248"
#define SYS_PLL_HDMI_LDO7_reg                                                        0x98000248
#define set_SYS_PLL_HDMI_LDO7_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO7_reg)=data)
#define get_SYS_PLL_HDMI_LDO7_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO7_reg))
#define SYS_PLL_HDMI_LDO7_inst_adr                                                   "0x0092"
#define SYS_PLL_HDMI_LDO7_inst                                                       0x0092
#define SYS_PLL_HDMI_LDO7_REG_PLLDISP_BYPASS_N_shift                                 (30)
#define SYS_PLL_HDMI_LDO7_REG_PLLDISP_BYPASS_N_mask                                  (0x40000000)
#define SYS_PLL_HDMI_LDO7_REG_PLLDISP_BYPASS_N(data)                                 (0x40000000&((data)<<30))
#define SYS_PLL_HDMI_LDO7_REG_PLLDISP_BYPASS_N_src(data)                             ((0x40000000&(data))>>30)
#define SYS_PLL_HDMI_LDO7_get_REG_PLLDISP_BYPASS_N(data)                             ((0x40000000&(data))>>30)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_SELCK_shift                                       (29)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_SELCK_mask                                        (0x20000000)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_SELCK(data)                                       (0x20000000&((data)<<29))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_SELCK_src(data)                                   ((0x20000000&(data))>>29)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_SELCK(data)                                   ((0x20000000&(data))>>29)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPRECK_shift                                    (25)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPRECK_mask                                     (0x1E000000)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPRECK(data)                                    (0x1E000000&((data)<<25))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPRECK_src(data)                                ((0x1E000000&(data))>>25)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_IEMPRECK(data)                                ((0x1E000000&(data))>>25)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREC_shift                                     (20)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREC_mask                                      (0x00F00000)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREC(data)                                     (0x00F00000&((data)<<20))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREC_src(data)                                 ((0x00F00000&(data))>>20)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_IEMPREC(data)                                 ((0x00F00000&(data))>>20)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREB_shift                                     (16)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREB_mask                                      (0x000F0000)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREB(data)                                     (0x000F0000&((data)<<16))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREB_src(data)                                 ((0x000F0000&(data))>>16)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_IEMPREB(data)                                 ((0x000F0000&(data))>>16)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREA_shift                                     (12)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREA_mask                                      (0x0000F000)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREA(data)                                     (0x0000F000&((data)<<12))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_IEMPREA_src(data)                                 ((0x0000F000&(data))>>12)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_IEMPREA(data)                                 ((0x0000F000&(data))>>12)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPRECK_shift                                     (11)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPRECK_mask                                      (0x00000800)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPRECK(data)                                     (0x00000800&((data)<<11))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPRECK_src(data)                                 ((0x00000800&(data))>>11)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_EMPRECK(data)                                 ((0x00000800&(data))>>11)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREC_shift                                      (10)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREC_mask                                       (0x00000400)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREC(data)                                      (0x00000400&((data)<<10))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREC_src(data)                                  ((0x00000400&(data))>>10)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_EMPREC(data)                                  ((0x00000400&(data))>>10)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREB_shift                                      (9)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREB_mask                                       (0x00000200)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREB(data)                                      (0x00000200&((data)<<9))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREB_src(data)                                  ((0x00000200&(data))>>9)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_EMPREB(data)                                  ((0x00000200&(data))>>9)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREA_shift                                      (8)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREA_mask                                       (0x00000100)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREA(data)                                      (0x00000100&((data)<<8))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_EMPREA_src(data)                                  ((0x00000100&(data))>>8)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_EMPREA(data)                                  ((0x00000100&(data))>>8)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_ACCOUPLE_SEL_shift                                (7)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_ACCOUPLE_SEL_mask                                 (0x00000080)
#define SYS_PLL_HDMI_LDO7_REG_TMDS_ACCOUPLE_SEL(data)                                (0x00000080&((data)<<7))
#define SYS_PLL_HDMI_LDO7_REG_TMDS_ACCOUPLE_SEL_src(data)                            ((0x00000080&(data))>>7)
#define SYS_PLL_HDMI_LDO7_get_REG_TMDS_ACCOUPLE_SEL(data)                            ((0x00000080&(data))>>7)
#define SYS_PLL_HDMI_LDO7_REG_PLL_VC_BD_SEL_shift                                    (4)
#define SYS_PLL_HDMI_LDO7_REG_PLL_VC_BD_SEL_mask                                     (0x00000070)
#define SYS_PLL_HDMI_LDO7_REG_PLL_VC_BD_SEL(data)                                    (0x00000070&((data)<<4))
#define SYS_PLL_HDMI_LDO7_REG_PLL_VC_BD_SEL_src(data)                                ((0x00000070&(data))>>4)
#define SYS_PLL_HDMI_LDO7_get_REG_PLL_VC_BD_SEL(data)                                ((0x00000070&(data))>>4)
#define SYS_PLL_HDMI_LDO7_REG_PLL_VCOSEL_shift                                       (3)
#define SYS_PLL_HDMI_LDO7_REG_PLL_VCOSEL_mask                                        (0x00000008)
#define SYS_PLL_HDMI_LDO7_REG_PLL_VCOSEL(data)                                       (0x00000008&((data)<<3))
#define SYS_PLL_HDMI_LDO7_REG_PLL_VCOSEL_src(data)                                   ((0x00000008&(data))>>3)
#define SYS_PLL_HDMI_LDO7_get_REG_PLL_VCOSEL(data)                                   ((0x00000008&(data))>>3)
#define SYS_PLL_HDMI_LDO7_REG_PLL_VC2_BD_SEL_shift                                   (0)
#define SYS_PLL_HDMI_LDO7_REG_PLL_VC2_BD_SEL_mask                                    (0x00000007)
#define SYS_PLL_HDMI_LDO7_REG_PLL_VC2_BD_SEL(data)                                   (0x00000007&((data)<<0))
#define SYS_PLL_HDMI_LDO7_REG_PLL_VC2_BD_SEL_src(data)                               ((0x00000007&(data))>>0)
#define SYS_PLL_HDMI_LDO7_get_REG_PLL_VC2_BD_SEL(data)                               ((0x00000007&(data))>>0)


#define SYS_PLL_HDMI_LDO8                                                            0x24c
#define SYS_PLL_HDMI_LDO8_reg_addr                                                   "0x9800024C"
#define SYS_PLL_HDMI_LDO8_reg                                                        0x9800024C
#define set_SYS_PLL_HDMI_LDO8_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO8_reg)=data)
#define get_SYS_PLL_HDMI_LDO8_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO8_reg))
#define SYS_PLL_HDMI_LDO8_inst_adr                                                   "0x0093"
#define SYS_PLL_HDMI_LDO8_inst                                                       0x0093
#define SYS_PLL_HDMI_LDO8_REG_TMDS_VPDRV_shift                                       (28)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_VPDRV_mask                                        (0x10000000)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_VPDRV(data)                                       (0x10000000&((data)<<28))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_VPDRV_src(data)                                   ((0x10000000&(data))>>28)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_VPDRV(data)                                   ((0x10000000&(data))>>28)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPRECK_shift                                   (26)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPRECK_mask                                    (0x0C000000)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPRECK(data)                                   (0x0C000000&((data)<<26))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPRECK_src(data)                               ((0x0C000000&(data))>>26)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_SREMPRECK(data)                               ((0x0C000000&(data))>>26)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREC_shift                                    (24)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREC_mask                                     (0x03000000)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREC(data)                                    (0x03000000&((data)<<24))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREC_src(data)                                ((0x03000000&(data))>>24)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_SREMPREC(data)                                ((0x03000000&(data))>>24)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREB_shift                                    (22)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREB_mask                                     (0x00C00000)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREB(data)                                    (0x00C00000&((data)<<22))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREB_src(data)                                ((0x00C00000&(data))>>22)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_SREMPREB(data)                                ((0x00C00000&(data))>>22)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREA_shift                                    (20)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREA_mask                                     (0x00300000)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREA(data)                                    (0x00300000&((data)<<20))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMPREA_src(data)                                ((0x00300000&(data))>>20)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_SREMPREA(data)                                ((0x00300000&(data))>>20)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMCK_shift                                      (18)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMCK_mask                                       (0x000C0000)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMCK(data)                                      (0x000C0000&((data)<<18))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMCK_src(data)                                  ((0x000C0000&(data))>>18)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_SREMCK(data)                                  ((0x000C0000&(data))>>18)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMC_shift                                       (16)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMC_mask                                        (0x00030000)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMC(data)                                       (0x00030000&((data)<<16))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMC_src(data)                                   ((0x00030000&(data))>>16)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_SREMC(data)                                   ((0x00030000&(data))>>16)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMB_shift                                       (14)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMB_mask                                        (0x0000C000)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMB(data)                                       (0x0000C000&((data)<<14))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMB_src(data)                                   ((0x0000C000&(data))>>14)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_SREMB(data)                                   ((0x0000C000&(data))>>14)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMA_shift                                       (12)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMA_mask                                        (0x00003000)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMA(data)                                       (0x00003000&((data)<<12))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_SREMA_src(data)                                   ((0x00003000&(data))>>12)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_SREMA(data)                                   ((0x00003000&(data))>>12)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEMPRE_shift                                  (8)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEMPRE_mask                                   (0x00000F00)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEMPRE(data)                                  (0x00000F00&((data)<<8))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEMPRE_src(data)                              ((0x00000F00&(data))>>8)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_IPDRVEMPRE(data)                              ((0x00000F00&(data))>>8)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEM_shift                                     (4)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEM_mask                                      (0x000000F0)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEM(data)                                     (0x000000F0&((data)<<4))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRVEM_src(data)                                 ((0x000000F0&(data))>>4)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_IPDRVEM(data)                                 ((0x000000F0&(data))>>4)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRV_shift                                       (0)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRV_mask                                        (0x0000000F)
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRV(data)                                       (0x0000000F&((data)<<0))
#define SYS_PLL_HDMI_LDO8_REG_TMDS_IPDRV_src(data)                                   ((0x0000000F&(data))>>0)
#define SYS_PLL_HDMI_LDO8_get_REG_TMDS_IPDRV(data)                                   ((0x0000000F&(data))>>0)


#define SYS_PLL_HDMI_LDO9                                                            0x268
#define SYS_PLL_HDMI_LDO9_reg_addr                                                   "0x98000268"
#define SYS_PLL_HDMI_LDO9_reg                                                        0x98000268
#define set_SYS_PLL_HDMI_LDO9_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO9_reg)=data)
#define get_SYS_PLL_HDMI_LDO9_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO9_reg))
#define SYS_PLL_HDMI_LDO9_inst_adr                                                   "0x009A"
#define SYS_PLL_HDMI_LDO9_inst                                                       0x009A
#define SYS_PLL_HDMI_LDO9_REG_CMU_BYPASS_PI_shift                                    (28)
#define SYS_PLL_HDMI_LDO9_REG_CMU_BYPASS_PI_mask                                     (0x10000000)
#define SYS_PLL_HDMI_LDO9_REG_CMU_BYPASS_PI(data)                                    (0x10000000&((data)<<28))
#define SYS_PLL_HDMI_LDO9_REG_CMU_BYPASS_PI_src(data)                                ((0x10000000&(data))>>28)
#define SYS_PLL_HDMI_LDO9_get_REG_CMU_BYPASS_PI(data)                                ((0x10000000&(data))>>28)
#define SYS_PLL_HDMI_LDO9_REG_TMDS_RSELCK_shift                                      (24)
#define SYS_PLL_HDMI_LDO9_REG_TMDS_RSELCK_mask                                       (0x0F000000)
#define SYS_PLL_HDMI_LDO9_REG_TMDS_RSELCK(data)                                      (0x0F000000&((data)<<24))
#define SYS_PLL_HDMI_LDO9_REG_TMDS_RSELCK_src(data)                                  ((0x0F000000&(data))>>24)
#define SYS_PLL_HDMI_LDO9_get_REG_TMDS_RSELCK(data)                                  ((0x0F000000&(data))>>24)
#define SYS_PLL_HDMI_LDO9_REG_P2S_CLK_SELECT_shift                                   (16)
#define SYS_PLL_HDMI_LDO9_REG_P2S_CLK_SELECT_mask                                    (0x00010000)
#define SYS_PLL_HDMI_LDO9_REG_P2S_CLK_SELECT(data)                                   (0x00010000&((data)<<16))
#define SYS_PLL_HDMI_LDO9_REG_P2S_CLK_SELECT_src(data)                               ((0x00010000&(data))>>16)
#define SYS_PLL_HDMI_LDO9_get_REG_P2S_CLK_SELECT(data)                               ((0x00010000&(data))>>16)
#define SYS_PLL_HDMI_LDO9_REG_HDMITX_RESERVE_shift                                   (0)
#define SYS_PLL_HDMI_LDO9_REG_HDMITX_RESERVE_mask                                    (0x001FFFFF)
#define SYS_PLL_HDMI_LDO9_REG_HDMITX_RESERVE(data)                                   (0x001FFFFF&((data)<<0))
#define SYS_PLL_HDMI_LDO9_REG_HDMITX_RESERVE_src(data)                               ((0x001FFFFF&(data))>>0)
#define SYS_PLL_HDMI_LDO9_get_REG_HDMITX_RESERVE(data)                               ((0x001FFFFF&(data))>>0)

#if IS_ENABLED(CONFIG_RTK_HDMI_RTD16XXB)
#define SYS_PLL_HDMI_LDO10                                                           0x25c
#define SYS_PLL_HDMI_LDO10_reg_addr                                                  "0x9800025C"
#define SYS_PLL_HDMI_LDO10_reg                                                       0x9800025C
#define set_SYS_PLL_HDMI_LDO10_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO10_reg)=data)
#define get_SYS_PLL_HDMI_LDO10_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO10_reg))
#define SYS_PLL_HDMI_LDO10_inst_adr                                                  "0x0097"
#define SYS_PLL_HDMI_LDO10_inst                                                      0x0097
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRECK_shift                               (18)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRECK_mask                                (0x00FC0000)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRECK(data)                               (0x00FC0000&((data)<<18))
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRECK_src(data)                           ((0x00FC0000&(data))>>18)
#define SYS_PLL_HDMI_LDO10_get_REG_TMDS_IPDRVEMPRECK(data)                           ((0x00FC0000&(data))>>18)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMCK_shift                                  (12)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMCK_mask                                   (0x0003F000)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMCK(data)                                  (0x0003F000&((data)<<12))
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMCK_src(data)                              ((0x0003F000&(data))>>12)
#define SYS_PLL_HDMI_LDO10_get_REG_TMDS_IPDRVEMCK(data)                              ((0x0003F000&(data))>>12)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVCK_shift                                    (6)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVCK_mask                                     (0x00000FC0)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVCK(data)                                    (0x00000FC0&((data)<<6))
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVCK_src(data)                                ((0x00000FC0&(data))>>6)
#define SYS_PLL_HDMI_LDO10_get_REG_TMDS_IPDRVCK(data)                                ((0x00000FC0&(data))>>6)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRE_shift                                 (0)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRE_mask                                  (0x0000003F)
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRE(data)                                 (0x0000003F&((data)<<0))
#define SYS_PLL_HDMI_LDO10_REG_TMDS_IPDRVEMPRE_src(data)                             ((0x0000003F&(data))>>0)
#define SYS_PLL_HDMI_LDO10_get_REG_TMDS_IPDRVEMPRE(data)                             ((0x0000003F&(data))>>0)


#define SYS_PLL_HDMI_LDO11                                                           0x26c
#define SYS_PLL_HDMI_LDO11_reg_addr                                                  "0x9800026C"
#define SYS_PLL_HDMI_LDO11_reg                                                       0x9800026C
#define set_SYS_PLL_HDMI_LDO11_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO11_reg)=data)
#define get_SYS_PLL_HDMI_LDO11_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_LDO11_reg))
#define SYS_PLL_HDMI_LDO11_inst_adr                                                  "0x009B"
#define SYS_PLL_HDMI_LDO11_inst                                                      0x009B
#define SYS_PLL_HDMI_LDO11_REG_PLLDISP_C3_shift                                      (2)
#define SYS_PLL_HDMI_LDO11_REG_PLLDISP_C3_mask                                       (0x0000000C)
#define SYS_PLL_HDMI_LDO11_REG_PLLDISP_C3(data)                                      (0x0000000C&((data)<<2))
#define SYS_PLL_HDMI_LDO11_REG_PLLDISP_C3_src(data)                                  ((0x0000000C&(data))>>2)
#define SYS_PLL_HDMI_LDO11_get_REG_PLLDISP_C3(data)                                  ((0x0000000C&(data))>>2)
#define SYS_PLL_HDMI_LDO11_REG_PLLDISP_CKIN_SEL_shift                                (0)
#define SYS_PLL_HDMI_LDO11_REG_PLLDISP_CKIN_SEL_mask                                 (0x00000001)
#define SYS_PLL_HDMI_LDO11_REG_PLLDISP_CKIN_SEL(data)                                (0x00000001&((data)<<0))
#define SYS_PLL_HDMI_LDO11_REG_PLLDISP_CKIN_SEL_src(data)                            ((0x00000001&(data))>>0)
#define SYS_PLL_HDMI_LDO11_get_REG_PLLDISP_CKIN_SEL(data)                            ((0x00000001&(data))>>0)
#endif

#define SYS_PLL_PIXEL1                                                               0x250
#define SYS_PLL_PIXEL1_reg_addr                                                      "0x98000250"
#define SYS_PLL_PIXEL1_reg                                                           0x98000250
#define set_SYS_PLL_PIXEL1_reg(data)   (*((volatile unsigned int*) SYS_PLL_PIXEL1_reg)=data)
#define get_SYS_PLL_PIXEL1_reg   (*((volatile unsigned int*) SYS_PLL_PIXEL1_reg))
#define SYS_PLL_PIXEL1_inst_adr                                                      "0x0094"
#define SYS_PLL_PIXEL1_inst                                                          0x0094
#define SYS_PLL_PIXEL1_REG_PIXELPLL_LDOPOW_shift                                     (31)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_LDOPOW_mask                                      (0x80000000)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_LDOPOW(data)                                     (0x80000000&((data)<<31))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_LDOPOW_src(data)                                 ((0x80000000&(data))>>31)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_LDOPOW(data)                                 ((0x80000000&(data))>>31)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_LDOSEL_shift                                     (28)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_LDOSEL_mask                                      (0x30000000)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_LDOSEL(data)                                     (0x30000000&((data)<<28))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_LDOSEL_src(data)                                 ((0x30000000&(data))>>28)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_LDOSEL(data)                                 ((0x30000000&(data))>>28)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_RS_shift                                         (24)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_RS_mask                                          (0x07000000)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_RS(data)                                         (0x07000000&((data)<<24))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_RS_src(data)                                     ((0x07000000&(data))>>24)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_RS(data)                                     ((0x07000000&(data))>>24)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_IP_shift                                         (20)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_IP_mask                                          (0x00700000)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_IP(data)                                         (0x00700000&((data)<<20))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_IP_src(data)                                     ((0x00700000&(data))>>20)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_IP(data)                                     ((0x00700000&(data))>>20)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_CP_shift                                         (18)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_CP_mask                                          (0x000C0000)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_CP(data)                                         (0x000C0000&((data)<<18))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_CP_src(data)                                     ((0x000C0000&(data))>>18)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_CP(data)                                     ((0x000C0000&(data))>>18)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_CS_shift                                         (16)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_CS_mask                                          (0x00030000)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_CS(data)                                         (0x00030000&((data)<<16))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_CS_src(data)                                     ((0x00030000&(data))>>16)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_CS(data)                                     ((0x00030000&(data))>>16)
#define SYS_PLL_PIXEL1_PIXELPLL_RSTB_shift                                           (14)
#define SYS_PLL_PIXEL1_PIXELPLL_RSTB_mask                                            (0x00004000)
#define SYS_PLL_PIXEL1_PIXELPLL_RSTB(data)                                           (0x00004000&((data)<<14))
#define SYS_PLL_PIXEL1_PIXELPLL_RSTB_src(data)                                       ((0x00004000&(data))>>14)
#define SYS_PLL_PIXEL1_get_PIXELPLL_RSTB(data)                                       ((0x00004000&(data))>>14)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_WDRST_shift                                      (13)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_WDRST_mask                                       (0x00002000)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_WDRST(data)                                      (0x00002000&((data)<<13))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_WDRST_src(data)                                  ((0x00002000&(data))>>13)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_WDRST(data)                                  ((0x00002000&(data))>>13)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_WDSET_shift                                      (12)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_WDSET_mask                                       (0x00001000)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_WDSET(data)                                      (0x00001000&((data)<<12))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_WDSET_src(data)                                  ((0x00001000&(data))>>12)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_WDSET(data)                                  ((0x00001000&(data))>>12)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_BPSIN_shift                                      (11)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_BPSIN_mask                                       (0x00000800)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_BPSIN(data)                                      (0x00000800&((data)<<11))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_BPSIN_src(data)                                  ((0x00000800&(data))>>11)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_BPSIN(data)                                  ((0x00000800&(data))>>11)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_N_shift                                          (8)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_N_mask                                           (0x00000700)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_N(data)                                          (0x00000700&((data)<<8))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_N_src(data)                                      ((0x00000700&(data))>>8)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_N(data)                                      ((0x00000700&(data))>>8)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_VCORSTB_shift                                    (7)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_VCORSTB_mask                                     (0x00000080)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_VCORSTB(data)                                    (0x00000080&((data)<<7))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_VCORSTB_src(data)                                ((0x00000080&(data))>>7)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_VCORSTB(data)                                ((0x00000080&(data))>>7)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_O_shift                                          (4)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_O_mask                                           (0x00000030)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_O(data)                                          (0x00000030&((data)<<4))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_O_src(data)                                      ((0x00000030&(data))>>4)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_O(data)                                      ((0x00000030&(data))>>4)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_TEST_shift                                       (3)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_TEST_mask                                        (0x00000008)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_TEST(data)                                       (0x00000008&((data)<<3))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_TEST_src(data)                                   ((0x00000008&(data))>>3)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_TEST(data)                                   ((0x00000008&(data))>>3)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_FREEZE_shift                                     (2)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_FREEZE_mask                                      (0x00000004)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_FREEZE(data)                                     (0x00000004&((data)<<2))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_FREEZE_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_FREEZE(data)                                 ((0x00000004&(data))>>2)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_BPSPI_shift                                      (1)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_BPSPI_mask                                       (0x00000002)
#define SYS_PLL_PIXEL1_REG_PIXELPLL_BPSPI(data)                                      (0x00000002&((data)<<1))
#define SYS_PLL_PIXEL1_REG_PIXELPLL_BPSPI_src(data)                                  ((0x00000002&(data))>>1)
#define SYS_PLL_PIXEL1_get_REG_PIXELPLL_BPSPI(data)                                  ((0x00000002&(data))>>1)


#define SYS_PLL_PIXEL2                                                               0x254
#define SYS_PLL_PIXEL2_reg_addr                                                      "0x98000254"
#define SYS_PLL_PIXEL2_reg                                                           0x98000254
#define set_SYS_PLL_PIXEL2_reg(data)   (*((volatile unsigned int*) SYS_PLL_PIXEL2_reg)=data)
#define get_SYS_PLL_PIXEL2_reg   (*((volatile unsigned int*) SYS_PLL_PIXEL2_reg))
#define SYS_PLL_PIXEL2_inst_adr                                                      "0x0095"
#define SYS_PLL_PIXEL2_inst                                                          0x0095
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RSTB_shift                                       (21)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RSTB_mask                                        (0x00200000)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RSTB(data)                                       (0x00200000&((data)<<21))
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RSTB_src(data)                                   ((0x00200000&(data))>>21)
#define SYS_PLL_PIXEL2_get_REG_PIXELPLL_RSTB(data)                                   ((0x00200000&(data))>>21)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_M_shift                                          (13)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_M_mask                                           (0x001FE000)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_M(data)                                          (0x001FE000&((data)<<13))
#define SYS_PLL_PIXEL2_REG_PIXELPLL_M_src(data)                                      ((0x001FE000&(data))>>13)
#define SYS_PLL_PIXEL2_get_REG_PIXELPLL_M(data)                                      ((0x001FE000&(data))>>13)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RESER_shift                                      (9)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RESER_mask                                       (0x00001E00)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RESER(data)                                      (0x00001E00&((data)<<9))
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RESER_src(data)                                  ((0x00001E00&(data))>>9)
#define SYS_PLL_PIXEL2_get_REG_PIXELPLL_RESER(data)                                  ((0x00001E00&(data))>>9)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RESERVED_shift                                   (1)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RESERVED_mask                                    (0x000001FE)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RESERVED(data)                                   (0x000001FE&((data)<<1))
#define SYS_PLL_PIXEL2_REG_PIXELPLL_RESERVED_src(data)                               ((0x000001FE&(data))>>1)
#define SYS_PLL_PIXEL2_get_REG_PIXELPLL_RESERVED(data)                               ((0x000001FE&(data))>>1)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_POW_shift                                        (0)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_POW_mask                                         (0x00000001)
#define SYS_PLL_PIXEL2_REG_PIXELPLL_POW(data)                                        (0x00000001&((data)<<0))
#define SYS_PLL_PIXEL2_REG_PIXELPLL_POW_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_PLL_PIXEL2_get_REG_PIXELPLL_POW(data)                                    ((0x00000001&(data))>>0)


#define SYS_PLL_VODMA1                                                               0x260
#define SYS_PLL_VODMA1_reg_addr                                                      "0x98000260"
#define SYS_PLL_VODMA1_reg                                                           0x98000260
#define set_SYS_PLL_VODMA1_reg(data)   (*((volatile unsigned int*) SYS_PLL_VODMA1_reg)=data)
#define get_SYS_PLL_VODMA1_reg   (*((volatile unsigned int*) SYS_PLL_VODMA1_reg))
#define SYS_PLL_VODMA1_inst_adr                                                      "0x0098"
#define SYS_PLL_VODMA1_inst                                                          0x0098
#define SYS_PLL_VODMA1_REG_PLLVODMA_FSEL_shift                                       (23)
#define SYS_PLL_VODMA1_REG_PLLVODMA_FSEL_mask                                        (0x01800000)
#define SYS_PLL_VODMA1_REG_PLLVODMA_FSEL(data)                                       (0x01800000&((data)<<23))
#define SYS_PLL_VODMA1_REG_PLLVODMA_FSEL_src(data)                                   ((0x01800000&(data))>>23)
#define SYS_PLL_VODMA1_get_REG_PLLVODMA_FSEL(data)                                   ((0x01800000&(data))>>23)
#define SYS_PLL_VODMA1_REG_PLLVODMA_WDRST_shift                                      (22)
#define SYS_PLL_VODMA1_REG_PLLVODMA_WDRST_mask                                       (0x00400000)
#define SYS_PLL_VODMA1_REG_PLLVODMA_WDRST(data)                                      (0x00400000&((data)<<22))
#define SYS_PLL_VODMA1_REG_PLLVODMA_WDRST_src(data)                                  ((0x00400000&(data))>>22)
#define SYS_PLL_VODMA1_get_REG_PLLVODMA_WDRST(data)                                  ((0x00400000&(data))>>22)
#define SYS_PLL_VODMA1_REG_PLLVODMA_WDSET_shift                                      (21)
#define SYS_PLL_VODMA1_REG_PLLVODMA_WDSET_mask                                       (0x00200000)
#define SYS_PLL_VODMA1_REG_PLLVODMA_WDSET(data)                                      (0x00200000&((data)<<21))
#define SYS_PLL_VODMA1_REG_PLLVODMA_WDSET_src(data)                                  ((0x00200000&(data))>>21)
#define SYS_PLL_VODMA1_get_REG_PLLVODMA_WDSET(data)                                  ((0x00200000&(data))>>21)
#define SYS_PLL_VODMA1_REG_PLLVODMA_CS_shift                                         (19)
#define SYS_PLL_VODMA1_REG_PLLVODMA_CS_mask                                          (0x00180000)
#define SYS_PLL_VODMA1_REG_PLLVODMA_CS(data)                                         (0x00180000&((data)<<19))
#define SYS_PLL_VODMA1_REG_PLLVODMA_CS_src(data)                                     ((0x00180000&(data))>>19)
#define SYS_PLL_VODMA1_get_REG_PLLVODMA_CS(data)                                     ((0x00180000&(data))>>19)
#define SYS_PLL_VODMA1_REG_PLLVODMA_O_shift                                          (17)
#define SYS_PLL_VODMA1_REG_PLLVODMA_O_mask                                           (0x00060000)
#define SYS_PLL_VODMA1_REG_PLLVODMA_O(data)                                          (0x00060000&((data)<<17))
#define SYS_PLL_VODMA1_REG_PLLVODMA_O_src(data)                                      ((0x00060000&(data))>>17)
#define SYS_PLL_VODMA1_get_REG_PLLVODMA_O(data)                                      ((0x00060000&(data))>>17)
#define SYS_PLL_VODMA1_REG_PLLVODMA_RS_shift                                         (14)
#define SYS_PLL_VODMA1_REG_PLLVODMA_RS_mask                                          (0x0001C000)
#define SYS_PLL_VODMA1_REG_PLLVODMA_RS(data)                                         (0x0001C000&((data)<<14))
#define SYS_PLL_VODMA1_REG_PLLVODMA_RS_src(data)                                     ((0x0001C000&(data))>>14)
#define SYS_PLL_VODMA1_get_REG_PLLVODMA_RS(data)                                     ((0x0001C000&(data))>>14)
#define SYS_PLL_VODMA1_REG_PLLVODMA_N_shift                                          (12)
#define SYS_PLL_VODMA1_REG_PLLVODMA_N_mask                                           (0x00003000)
#define SYS_PLL_VODMA1_REG_PLLVODMA_N(data)                                          (0x00003000&((data)<<12))
#define SYS_PLL_VODMA1_REG_PLLVODMA_N_src(data)                                      ((0x00003000&(data))>>12)
#define SYS_PLL_VODMA1_get_REG_PLLVODMA_N(data)                                      ((0x00003000&(data))>>12)
#define SYS_PLL_VODMA1_REG_PLLVODMA_M_shift                                          (4)
#define SYS_PLL_VODMA1_REG_PLLVODMA_M_mask                                           (0x00000FF0)
#define SYS_PLL_VODMA1_REG_PLLVODMA_M(data)                                          (0x00000FF0&((data)<<4))
#define SYS_PLL_VODMA1_REG_PLLVODMA_M_src(data)                                      ((0x00000FF0&(data))>>4)
#define SYS_PLL_VODMA1_get_REG_PLLVODMA_M(data)                                      ((0x00000FF0&(data))>>4)
#define SYS_PLL_VODMA1_REG_PLLVODMA_IP_shift                                         (1)
#define SYS_PLL_VODMA1_REG_PLLVODMA_IP_mask                                          (0x0000000E)
#define SYS_PLL_VODMA1_REG_PLLVODMA_IP(data)                                         (0x0000000E&((data)<<1))
#define SYS_PLL_VODMA1_REG_PLLVODMA_IP_src(data)                                     ((0x0000000E&(data))>>1)
#define SYS_PLL_VODMA1_get_REG_PLLVODMA_IP(data)                                     ((0x0000000E&(data))>>1)
#define SYS_PLL_VODMA1_REG_PLLVODMA_TST_shift                                        (0)
#define SYS_PLL_VODMA1_REG_PLLVODMA_TST_mask                                         (0x00000001)
#define SYS_PLL_VODMA1_REG_PLLVODMA_TST(data)                                        (0x00000001&((data)<<0))
#define SYS_PLL_VODMA1_REG_PLLVODMA_TST_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_PLL_VODMA1_get_REG_PLLVODMA_TST(data)                                    ((0x00000001&(data))>>0)


#define SYS_PLL_VODMA2                                                               0x264
#define SYS_PLL_VODMA2_reg_addr                                                      "0x98000264"
#define SYS_PLL_VODMA2_reg                                                           0x98000264
#define set_SYS_PLL_VODMA2_reg(data)   (*((volatile unsigned int*) SYS_PLL_VODMA2_reg)=data)
#define get_SYS_PLL_VODMA2_reg   (*((volatile unsigned int*) SYS_PLL_VODMA2_reg))
#define SYS_PLL_VODMA2_inst_adr                                                      "0x0099"
#define SYS_PLL_VODMA2_inst                                                          0x0099
#define SYS_PLL_VODMA2_REG_PLLVODMA_OEB_shift                                        (2)
#define SYS_PLL_VODMA2_REG_PLLVODMA_OEB_mask                                         (0x00000004)
#define SYS_PLL_VODMA2_REG_PLLVODMA_OEB(data)                                        (0x00000004&((data)<<2))
#define SYS_PLL_VODMA2_REG_PLLVODMA_OEB_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_VODMA2_get_REG_PLLVODMA_OEB(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_VODMA2_REG_PLLVODMA_RSTB_shift                                       (1)
#define SYS_PLL_VODMA2_REG_PLLVODMA_RSTB_mask                                        (0x00000002)
#define SYS_PLL_VODMA2_REG_PLLVODMA_RSTB(data)                                       (0x00000002&((data)<<1))
#define SYS_PLL_VODMA2_REG_PLLVODMA_RSTB_src(data)                                   ((0x00000002&(data))>>1)
#define SYS_PLL_VODMA2_get_REG_PLLVODMA_RSTB(data)                                   ((0x00000002&(data))>>1)
#define SYS_PLL_VODMA2_REG_PLLVODMA_POW_shift                                        (0)
#define SYS_PLL_VODMA2_REG_PLLVODMA_POW_mask                                         (0x00000001)
#define SYS_PLL_VODMA2_REG_PLLVODMA_POW(data)                                        (0x00000001&((data)<<0))
#define SYS_PLL_VODMA2_REG_PLLVODMA_POW_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_PLL_VODMA2_get_REG_PLLVODMA_POW(data)                                    ((0x00000001&(data))>>0)


#define SYS_REG_TSIO_0                                                               0x270
#define SYS_REG_TSIO_0_reg_addr                                                      "0x98000270"
#define SYS_REG_TSIO_0_reg                                                           0x98000270
#define set_SYS_REG_TSIO_0_reg(data)   (*((volatile unsigned int*) SYS_REG_TSIO_0_reg)=data)
#define get_SYS_REG_TSIO_0_reg   (*((volatile unsigned int*) SYS_REG_TSIO_0_reg))
#define SYS_REG_TSIO_0_inst_adr                                                      "0x009C"
#define SYS_REG_TSIO_0_inst                                                          0x009C
#define SYS_REG_TSIO_0_REG_IBHN_SEL_shift                                            (15)
#define SYS_REG_TSIO_0_REG_IBHN_SEL_mask                                             (0x00038000)
#define SYS_REG_TSIO_0_REG_IBHN_SEL(data)                                            (0x00038000&((data)<<15))
#define SYS_REG_TSIO_0_REG_IBHN_SEL_src(data)                                        ((0x00038000&(data))>>15)
#define SYS_REG_TSIO_0_get_REG_IBHN_SEL(data)                                        ((0x00038000&(data))>>15)
#define SYS_REG_TSIO_0_REG_IBHX_SEL_shift                                            (12)
#define SYS_REG_TSIO_0_REG_IBHX_SEL_mask                                             (0x00007000)
#define SYS_REG_TSIO_0_REG_IBHX_SEL(data)                                            (0x00007000&((data)<<12))
#define SYS_REG_TSIO_0_REG_IBHX_SEL_src(data)                                        ((0x00007000&(data))>>12)
#define SYS_REG_TSIO_0_get_REG_IBHX_SEL(data)                                        ((0x00007000&(data))>>12)
#define SYS_REG_TSIO_0_REG_IBTX_SEL_shift                                            (10)
#define SYS_REG_TSIO_0_REG_IBTX_SEL_mask                                             (0x00000C00)
#define SYS_REG_TSIO_0_REG_IBTX_SEL(data)                                            (0x00000C00&((data)<<10))
#define SYS_REG_TSIO_0_REG_IBTX_SEL_src(data)                                        ((0x00000C00&(data))>>10)
#define SYS_REG_TSIO_0_get_REG_IBTX_SEL(data)                                        ((0x00000C00&(data))>>10)
#define SYS_REG_TSIO_0_TSIO_TX1P_MODE_shift                                          (8)
#define SYS_REG_TSIO_0_TSIO_TX1P_MODE_mask                                           (0x00000300)
#define SYS_REG_TSIO_0_TSIO_TX1P_MODE(data)                                          (0x00000300&((data)<<8))
#define SYS_REG_TSIO_0_TSIO_TX1P_MODE_src(data)                                      ((0x00000300&(data))>>8)
#define SYS_REG_TSIO_0_get_TSIO_TX1P_MODE(data)                                      ((0x00000300&(data))>>8)
#define SYS_REG_TSIO_0_TSIO_TX1N_MODE_shift                                          (6)
#define SYS_REG_TSIO_0_TSIO_TX1N_MODE_mask                                           (0x000000C0)
#define SYS_REG_TSIO_0_TSIO_TX1N_MODE(data)                                          (0x000000C0&((data)<<6))
#define SYS_REG_TSIO_0_TSIO_TX1N_MODE_src(data)                                      ((0x000000C0&(data))>>6)
#define SYS_REG_TSIO_0_get_TSIO_TX1N_MODE(data)                                      ((0x000000C0&(data))>>6)
#define SYS_REG_TSIO_0_TSIO_TX0P_MODE_shift                                          (4)
#define SYS_REG_TSIO_0_TSIO_TX0P_MODE_mask                                           (0x00000030)
#define SYS_REG_TSIO_0_TSIO_TX0P_MODE(data)                                          (0x00000030&((data)<<4))
#define SYS_REG_TSIO_0_TSIO_TX0P_MODE_src(data)                                      ((0x00000030&(data))>>4)
#define SYS_REG_TSIO_0_get_TSIO_TX0P_MODE(data)                                      ((0x00000030&(data))>>4)
#define SYS_REG_TSIO_0_TSIO_TX0N_MODE_shift                                          (2)
#define SYS_REG_TSIO_0_TSIO_TX0N_MODE_mask                                           (0x0000000C)
#define SYS_REG_TSIO_0_TSIO_TX0N_MODE(data)                                          (0x0000000C&((data)<<2))
#define SYS_REG_TSIO_0_TSIO_TX0N_MODE_src(data)                                      ((0x0000000C&(data))>>2)
#define SYS_REG_TSIO_0_get_TSIO_TX0N_MODE(data)                                      ((0x0000000C&(data))>>2)
#define SYS_REG_TSIO_0_RX_EN_shift                                                   (1)
#define SYS_REG_TSIO_0_RX_EN_mask                                                    (0x00000002)
#define SYS_REG_TSIO_0_RX_EN(data)                                                   (0x00000002&((data)<<1))
#define SYS_REG_TSIO_0_RX_EN_src(data)                                               ((0x00000002&(data))>>1)
#define SYS_REG_TSIO_0_get_RX_EN(data)                                               ((0x00000002&(data))>>1)
#define SYS_REG_TSIO_0_POW_shift                                                     (0)
#define SYS_REG_TSIO_0_POW_mask                                                      (0x00000001)
#define SYS_REG_TSIO_0_POW(data)                                                     (0x00000001&((data)<<0))
#define SYS_REG_TSIO_0_POW_src(data)                                                 ((0x00000001&(data))>>0)
#define SYS_REG_TSIO_0_get_POW(data)                                                 ((0x00000001&(data))>>0)


#define SYS_REG_TSIO_1                                                               0x274
#define SYS_REG_TSIO_1_reg_addr                                                      "0x98000274"
#define SYS_REG_TSIO_1_reg                                                           0x98000274
#define set_SYS_REG_TSIO_1_reg(data)   (*((volatile unsigned int*) SYS_REG_TSIO_1_reg)=data)
#define get_SYS_REG_TSIO_1_reg   (*((volatile unsigned int*) SYS_REG_TSIO_1_reg))
#define SYS_REG_TSIO_1_inst_adr                                                      "0x009D"
#define SYS_REG_TSIO_1_inst                                                          0x009D
#define SYS_REG_TSIO_1_TX0_SR_shift                                                  (19)
#define SYS_REG_TSIO_1_TX0_SR_mask                                                   (0x00080000)
#define SYS_REG_TSIO_1_TX0_SR(data)                                                  (0x00080000&((data)<<19))
#define SYS_REG_TSIO_1_TX0_SR_src(data)                                              ((0x00080000&(data))>>19)
#define SYS_REG_TSIO_1_get_TX0_SR(data)                                              ((0x00080000&(data))>>19)
#define SYS_REG_TSIO_1_TX0_POWL_shift                                                (18)
#define SYS_REG_TSIO_1_TX0_POWL_mask                                                 (0x00040000)
#define SYS_REG_TSIO_1_TX0_POWL(data)                                                (0x00040000&((data)<<18))
#define SYS_REG_TSIO_1_TX0_POWL_src(data)                                            ((0x00040000&(data))>>18)
#define SYS_REG_TSIO_1_get_TX0_POWL(data)                                            ((0x00040000&(data))>>18)
#define SYS_REG_TSIO_1_TX0_IEM_SEL_shift                                             (14)
#define SYS_REG_TSIO_1_TX0_IEM_SEL_mask                                              (0x0003C000)
#define SYS_REG_TSIO_1_TX0_IEM_SEL(data)                                             (0x0003C000&((data)<<14))
#define SYS_REG_TSIO_1_TX0_IEM_SEL_src(data)                                         ((0x0003C000&(data))>>14)
#define SYS_REG_TSIO_1_get_TX0_IEM_SEL(data)                                         ((0x0003C000&(data))>>14)
#define SYS_REG_TSIO_1_TX0_IDRV_SEL_shift                                            (10)
#define SYS_REG_TSIO_1_TX0_IDRV_SEL_mask                                             (0x00003C00)
#define SYS_REG_TSIO_1_TX0_IDRV_SEL(data)                                            (0x00003C00&((data)<<10))
#define SYS_REG_TSIO_1_TX0_IDRV_SEL_src(data)                                        ((0x00003C00&(data))>>10)
#define SYS_REG_TSIO_1_get_TX0_IDRV_SEL(data)                                        ((0x00003C00&(data))>>10)
#define SYS_REG_TSIO_1_TX0_EMP_EN_shift                                              (9)
#define SYS_REG_TSIO_1_TX0_EMP_EN_mask                                               (0x00000200)
#define SYS_REG_TSIO_1_TX0_EMP_EN(data)                                              (0x00000200&((data)<<9))
#define SYS_REG_TSIO_1_TX0_EMP_EN_src(data)                                          ((0x00000200&(data))>>9)
#define SYS_REG_TSIO_1_get_TX0_EMP_EN(data)                                          ((0x00000200&(data))>>9)
#define SYS_REG_TSIO_1_TX0_DUMMY_shift                                               (5)
#define SYS_REG_TSIO_1_TX0_DUMMY_mask                                                (0x000001E0)
#define SYS_REG_TSIO_1_TX0_DUMMY(data)                                               (0x000001E0&((data)<<5))
#define SYS_REG_TSIO_1_TX0_DUMMY_src(data)                                           ((0x000001E0&(data))>>5)
#define SYS_REG_TSIO_1_get_TX0_DUMMY(data)                                           ((0x000001E0&(data))>>5)
#define SYS_REG_TSIO_1_TX0_CK2X_INVL_shift                                           (4)
#define SYS_REG_TSIO_1_TX0_CK2X_INVL_mask                                            (0x00000010)
#define SYS_REG_TSIO_1_TX0_CK2X_INVL(data)                                           (0x00000010&((data)<<4))
#define SYS_REG_TSIO_1_TX0_CK2X_INVL_src(data)                                       ((0x00000010&(data))>>4)
#define SYS_REG_TSIO_1_get_TX0_CK2X_INVL(data)                                       ((0x00000010&(data))>>4)
#define SYS_REG_TSIO_1_BKR_SELL_shift                                                (3)
#define SYS_REG_TSIO_1_BKR_SELL_mask                                                 (0x00000008)
#define SYS_REG_TSIO_1_BKR_SELL(data)                                                (0x00000008&((data)<<3))
#define SYS_REG_TSIO_1_BKR_SELL_src(data)                                            ((0x00000008&(data))>>3)
#define SYS_REG_TSIO_1_get_BKR_SELL(data)                                            ((0x00000008&(data))>>3)
#define SYS_REG_TSIO_1_EQ_SELL_shift                                                 (2)
#define SYS_REG_TSIO_1_EQ_SELL_mask                                                  (0x00000004)
#define SYS_REG_TSIO_1_EQ_SELL(data)                                                 (0x00000004&((data)<<2))
#define SYS_REG_TSIO_1_EQ_SELL_src(data)                                             ((0x00000004&(data))>>2)
#define SYS_REG_TSIO_1_get_EQ_SELL(data)                                             ((0x00000004&(data))>>2)
#define SYS_REG_TSIO_1_LCH_SELL_shift                                                (1)
#define SYS_REG_TSIO_1_LCH_SELL_mask                                                 (0x00000002)
#define SYS_REG_TSIO_1_LCH_SELL(data)                                                (0x00000002&((data)<<1))
#define SYS_REG_TSIO_1_LCH_SELL_src(data)                                            ((0x00000002&(data))>>1)
#define SYS_REG_TSIO_1_get_LCH_SELL(data)                                            ((0x00000002&(data))>>1)
#define SYS_REG_TSIO_1_OSK_SELL_shift                                                (0)
#define SYS_REG_TSIO_1_OSK_SELL_mask                                                 (0x00000001)
#define SYS_REG_TSIO_1_OSK_SELL(data)                                                (0x00000001&((data)<<0))
#define SYS_REG_TSIO_1_OSK_SELL_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_REG_TSIO_1_get_OSK_SELL(data)                                            ((0x00000001&(data))>>0)


#define SYS_REG_TSIO_2                                                               0x278
#define SYS_REG_TSIO_2_reg_addr                                                      "0x98000278"
#define SYS_REG_TSIO_2_reg                                                           0x98000278
#define set_SYS_REG_TSIO_2_reg(data)   (*((volatile unsigned int*) SYS_REG_TSIO_2_reg)=data)
#define get_SYS_REG_TSIO_2_reg   (*((volatile unsigned int*) SYS_REG_TSIO_2_reg))
#define SYS_REG_TSIO_2_inst_adr                                                      "0x009E"
#define SYS_REG_TSIO_2_inst                                                          0x009E
#define SYS_REG_TSIO_2_Z0_CODEB_shift                                                (21)
#define SYS_REG_TSIO_2_Z0_CODEB_mask                                                 (0x01E00000)
#define SYS_REG_TSIO_2_Z0_CODEB(data)                                                (0x01E00000&((data)<<21))
#define SYS_REG_TSIO_2_Z0_CODEB_src(data)                                            ((0x01E00000&(data))>>21)
#define SYS_REG_TSIO_2_get_Z0_CODEB(data)                                            ((0x01E00000&(data))>>21)
#define SYS_REG_TSIO_2_VCM_SEL_shift                                                 (16)
#define SYS_REG_TSIO_2_VCM_SEL_mask                                                  (0x001F0000)
#define SYS_REG_TSIO_2_VCM_SEL(data)                                                 (0x001F0000&((data)<<16))
#define SYS_REG_TSIO_2_VCM_SEL_src(data)                                             ((0x001F0000&(data))>>16)
#define SYS_REG_TSIO_2_get_VCM_SEL(data)                                             ((0x001F0000&(data))>>16)
#define SYS_REG_TSIO_2_TX1_SR_shift                                                  (15)
#define SYS_REG_TSIO_2_TX1_SR_mask                                                   (0x00008000)
#define SYS_REG_TSIO_2_TX1_SR(data)                                                  (0x00008000&((data)<<15))
#define SYS_REG_TSIO_2_TX1_SR_src(data)                                              ((0x00008000&(data))>>15)
#define SYS_REG_TSIO_2_get_TX1_SR(data)                                              ((0x00008000&(data))>>15)
#define SYS_REG_TSIO_2_TX1_POWL_shift                                                (14)
#define SYS_REG_TSIO_2_TX1_POWL_mask                                                 (0x00004000)
#define SYS_REG_TSIO_2_TX1_POWL(data)                                                (0x00004000&((data)<<14))
#define SYS_REG_TSIO_2_TX1_POWL_src(data)                                            ((0x00004000&(data))>>14)
#define SYS_REG_TSIO_2_get_TX1_POWL(data)                                            ((0x00004000&(data))>>14)
#define SYS_REG_TSIO_2_TX1_IEM_SEL_shift                                             (10)
#define SYS_REG_TSIO_2_TX1_IEM_SEL_mask                                              (0x00003C00)
#define SYS_REG_TSIO_2_TX1_IEM_SEL(data)                                             (0x00003C00&((data)<<10))
#define SYS_REG_TSIO_2_TX1_IEM_SEL_src(data)                                         ((0x00003C00&(data))>>10)
#define SYS_REG_TSIO_2_get_TX1_IEM_SEL(data)                                         ((0x00003C00&(data))>>10)
#define SYS_REG_TSIO_2_TX1_IDRV_SEL_shift                                            (6)
#define SYS_REG_TSIO_2_TX1_IDRV_SEL_mask                                             (0x000003C0)
#define SYS_REG_TSIO_2_TX1_IDRV_SEL(data)                                            (0x000003C0&((data)<<6))
#define SYS_REG_TSIO_2_TX1_IDRV_SEL_src(data)                                        ((0x000003C0&(data))>>6)
#define SYS_REG_TSIO_2_get_TX1_IDRV_SEL(data)                                        ((0x000003C0&(data))>>6)
#define SYS_REG_TSIO_2_TX1_EMP_EN_shift                                              (5)
#define SYS_REG_TSIO_2_TX1_EMP_EN_mask                                               (0x00000020)
#define SYS_REG_TSIO_2_TX1_EMP_EN(data)                                              (0x00000020&((data)<<5))
#define SYS_REG_TSIO_2_TX1_EMP_EN_src(data)                                          ((0x00000020&(data))>>5)
#define SYS_REG_TSIO_2_get_TX1_EMP_EN(data)                                          ((0x00000020&(data))>>5)
#define SYS_REG_TSIO_2_TX1_DUMMY_shift                                               (1)
#define SYS_REG_TSIO_2_TX1_DUMMY_mask                                                (0x0000001E)
#define SYS_REG_TSIO_2_TX1_DUMMY(data)                                               (0x0000001E&((data)<<1))
#define SYS_REG_TSIO_2_TX1_DUMMY_src(data)                                           ((0x0000001E&(data))>>1)
#define SYS_REG_TSIO_2_get_TX1_DUMMY(data)                                           ((0x0000001E&(data))>>1)
#define SYS_REG_TSIO_2_TX1_CK2X_INVL_shift                                           (0)
#define SYS_REG_TSIO_2_TX1_CK2X_INVL_mask                                            (0x00000001)
#define SYS_REG_TSIO_2_TX1_CK2X_INVL(data)                                           (0x00000001&((data)<<0))
#define SYS_REG_TSIO_2_TX1_CK2X_INVL_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_REG_TSIO_2_get_TX1_CK2X_INVL(data)                                       ((0x00000001&(data))>>0)


#define SYS_REG_TSIO_3                                                               0x27C
#define SYS_REG_TSIO_3_reg_addr                                                      "0x9800027C"
#define SYS_REG_TSIO_3_reg                                                           0x9800027C
#define set_SYS_REG_TSIO_3_reg(data)   (*((volatile unsigned int*) SYS_REG_TSIO_3_reg)=data)
#define get_SYS_REG_TSIO_3_reg   (*((volatile unsigned int*) SYS_REG_TSIO_3_reg))
#define SYS_REG_TSIO_3_inst_adr                                                      "0x009F"
#define SYS_REG_TSIO_3_inst                                                          0x009F
#define SYS_REG_TSIO_3_ISO_ANA_B_shift                                               (21)
#define SYS_REG_TSIO_3_ISO_ANA_B_mask                                                (0x00200000)
#define SYS_REG_TSIO_3_ISO_ANA_B(data)                                               (0x00200000&((data)<<21))
#define SYS_REG_TSIO_3_ISO_ANA_B_src(data)                                           ((0x00200000&(data))>>21)
#define SYS_REG_TSIO_3_get_ISO_ANA_B(data)                                           ((0x00200000&(data))>>21)
#define SYS_REG_TSIO_3_REG_BIAS_POW_shift                                            (20)
#define SYS_REG_TSIO_3_REG_BIAS_POW_mask                                             (0x00100000)
#define SYS_REG_TSIO_3_REG_BIAS_POW(data)                                            (0x00100000&((data)<<20))
#define SYS_REG_TSIO_3_REG_BIAS_POW_src(data)                                        ((0x00100000&(data))>>20)
#define SYS_REG_TSIO_3_get_REG_BIAS_POW(data)                                        ((0x00100000&(data))>>20)
#define SYS_REG_TSIO_3_TSIO_TX1_TERM_shift                                           (16)
#define SYS_REG_TSIO_3_TSIO_TX1_TERM_mask                                            (0x000F0000)
#define SYS_REG_TSIO_3_TSIO_TX1_TERM(data)                                           (0x000F0000&((data)<<16))
#define SYS_REG_TSIO_3_TSIO_TX1_TERM_src(data)                                       ((0x000F0000&(data))>>16)
#define SYS_REG_TSIO_3_get_TSIO_TX1_TERM(data)                                       ((0x000F0000&(data))>>16)
#define SYS_REG_TSIO_3_TSIO_TX0_TERM_shift                                           (12)
#define SYS_REG_TSIO_3_TSIO_TX0_TERM_mask                                            (0x0000F000)
#define SYS_REG_TSIO_3_TSIO_TX0_TERM(data)                                           (0x0000F000&((data)<<12))
#define SYS_REG_TSIO_3_TSIO_TX0_TERM_src(data)                                       ((0x0000F000&(data))>>12)
#define SYS_REG_TSIO_3_get_TSIO_TX0_TERM(data)                                       ((0x0000F000&(data))>>12)
#define SYS_REG_TSIO_3_TSIO_TX1_CKIN_SEL_shift                                       (8)
#define SYS_REG_TSIO_3_TSIO_TX1_CKIN_SEL_mask                                        (0x00000F00)
#define SYS_REG_TSIO_3_TSIO_TX1_CKIN_SEL(data)                                       (0x00000F00&((data)<<8))
#define SYS_REG_TSIO_3_TSIO_TX1_CKIN_SEL_src(data)                                   ((0x00000F00&(data))>>8)
#define SYS_REG_TSIO_3_get_TSIO_TX1_CKIN_SEL(data)                                   ((0x00000F00&(data))>>8)
#define SYS_REG_TSIO_3_TSIO_TX0_CKIN_SEL_shift                                       (4)
#define SYS_REG_TSIO_3_TSIO_TX0_CKIN_SEL_mask                                        (0x000000F0)
#define SYS_REG_TSIO_3_TSIO_TX0_CKIN_SEL(data)                                       (0x000000F0&((data)<<4))
#define SYS_REG_TSIO_3_TSIO_TX0_CKIN_SEL_src(data)                                   ((0x000000F0&(data))>>4)
#define SYS_REG_TSIO_3_get_TSIO_TX0_CKIN_SEL(data)                                   ((0x000000F0&(data))>>4)
#define SYS_REG_TSIO_3_TSIOPLL_LDOV10SEL_shift                                       (2)
#define SYS_REG_TSIO_3_TSIOPLL_LDOV10SEL_mask                                        (0x0000000C)
#define SYS_REG_TSIO_3_TSIOPLL_LDOV10SEL(data)                                       (0x0000000C&((data)<<2))
#define SYS_REG_TSIO_3_TSIOPLL_LDOV10SEL_src(data)                                   ((0x0000000C&(data))>>2)
#define SYS_REG_TSIO_3_get_TSIOPLL_LDOV10SEL(data)                                   ((0x0000000C&(data))>>2)
#define SYS_REG_TSIO_3_TSIO_IBNX_SEL_shift                                           (1)
#define SYS_REG_TSIO_3_TSIO_IBNX_SEL_mask                                            (0x00000002)
#define SYS_REG_TSIO_3_TSIO_IBNX_SEL(data)                                           (0x00000002&((data)<<1))
#define SYS_REG_TSIO_3_TSIO_IBNX_SEL_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_REG_TSIO_3_get_TSIO_IBNX_SEL(data)                                       ((0x00000002&(data))>>1)
#define SYS_REG_TSIO_3_TSIOPLL_LDOV10POW_shift                                       (0)
#define SYS_REG_TSIO_3_TSIOPLL_LDOV10POW_mask                                        (0x00000001)
#define SYS_REG_TSIO_3_TSIOPLL_LDOV10POW(data)                                       (0x00000001&((data)<<0))
#define SYS_REG_TSIO_3_TSIOPLL_LDOV10POW_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_REG_TSIO_3_get_TSIOPLL_LDOV10POW(data)                                   ((0x00000001&(data))>>0)


#define SYS_REG_TSIO_4                                                               0x280
#define SYS_REG_TSIO_4_reg_addr                                                      "0x98000280"
#define SYS_REG_TSIO_4_reg                                                           0x98000280
#define set_SYS_REG_TSIO_4_reg(data)   (*((volatile unsigned int*) SYS_REG_TSIO_4_reg)=data)
#define get_SYS_REG_TSIO_4_reg   (*((volatile unsigned int*) SYS_REG_TSIO_4_reg))
#define SYS_REG_TSIO_4_inst_adr                                                      "0x00A0"
#define SYS_REG_TSIO_4_inst                                                          0x00A0
#define SYS_REG_TSIO_4_REG_TSIO_BR_SEL_shift                                         (0)
#define SYS_REG_TSIO_4_REG_TSIO_BR_SEL_mask                                          (0x00000003)
#define SYS_REG_TSIO_4_REG_TSIO_BR_SEL(data)                                         (0x00000003&((data)<<0))
#define SYS_REG_TSIO_4_REG_TSIO_BR_SEL_src(data)                                     ((0x00000003&(data))>>0)
#define SYS_REG_TSIO_4_get_REG_TSIO_BR_SEL(data)                                     ((0x00000003&(data))>>0)


#define SYS_REG_SCPU_PHASE_SEL                                                       0x300
#define SYS_REG_SCPU_PHASE_SEL_reg_addr                                              "0x98000300"
#define SYS_REG_SCPU_PHASE_SEL_reg                                                   0x98000300
#define set_SYS_REG_SCPU_PHASE_SEL_reg(data)   (*((volatile unsigned int*) SYS_REG_SCPU_PHASE_SEL_reg)=data)
#define get_SYS_REG_SCPU_PHASE_SEL_reg   (*((volatile unsigned int*) SYS_REG_SCPU_PHASE_SEL_reg))
#define SYS_REG_SCPU_PHASE_SEL_inst_adr                                              "0x00C0"
#define SYS_REG_SCPU_PHASE_SEL_inst                                                  0x00C0
#define SYS_REG_SCPU_PHASE_SEL_CORE3_shift                                           (1)
#define SYS_REG_SCPU_PHASE_SEL_CORE3_mask                                            (0x00000002)
#define SYS_REG_SCPU_PHASE_SEL_CORE3(data)                                           (0x00000002&((data)<<1))
#define SYS_REG_SCPU_PHASE_SEL_CORE3_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_REG_SCPU_PHASE_SEL_get_CORE3(data)                                       ((0x00000002&(data))>>1)
#define SYS_REG_SCPU_PHASE_SEL_CORE2_shift                                           (0)
#define SYS_REG_SCPU_PHASE_SEL_CORE2_mask                                            (0x00000001)
#define SYS_REG_SCPU_PHASE_SEL_CORE2(data)                                           (0x00000001&((data)<<0))
#define SYS_REG_SCPU_PHASE_SEL_CORE2_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_REG_SCPU_PHASE_SEL_get_CORE2(data)                                       ((0x00000001&(data))>>0)


#define SYS_REG_UVLO_0                                                               0x304
#define SYS_REG_UVLO_0_reg_addr                                                      "0x98000304"
#define SYS_REG_UVLO_0_reg                                                           0x98000304
#define set_SYS_REG_UVLO_0_reg(data)   (*((volatile unsigned int*) SYS_REG_UVLO_0_reg)=data)
#define get_SYS_REG_UVLO_0_reg   (*((volatile unsigned int*) SYS_REG_UVLO_0_reg))
#define SYS_REG_UVLO_0_inst_adr                                                      "0x00C1"
#define SYS_REG_UVLO_0_inst                                                          0x00C1
#define SYS_REG_UVLO_0_REG_DISABLE_4_shift                                           (4)
#define SYS_REG_UVLO_0_REG_DISABLE_4_mask                                            (0x00000010)
#define SYS_REG_UVLO_0_REG_DISABLE_4(data)                                           (0x00000010&((data)<<4))
#define SYS_REG_UVLO_0_REG_DISABLE_4_src(data)                                       ((0x00000010&(data))>>4)
#define SYS_REG_UVLO_0_get_REG_DISABLE_4(data)                                       ((0x00000010&(data))>>4)
#define SYS_REG_UVLO_0_REG_DISABLE_3_shift                                           (3)
#define SYS_REG_UVLO_0_REG_DISABLE_3_mask                                            (0x00000008)
#define SYS_REG_UVLO_0_REG_DISABLE_3(data)                                           (0x00000008&((data)<<3))
#define SYS_REG_UVLO_0_REG_DISABLE_3_src(data)                                       ((0x00000008&(data))>>3)
#define SYS_REG_UVLO_0_get_REG_DISABLE_3(data)                                       ((0x00000008&(data))>>3)
#define SYS_REG_UVLO_0_REG_DISABLE_2_shift                                           (2)
#define SYS_REG_UVLO_0_REG_DISABLE_2_mask                                            (0x00000004)
#define SYS_REG_UVLO_0_REG_DISABLE_2(data)                                           (0x00000004&((data)<<2))
#define SYS_REG_UVLO_0_REG_DISABLE_2_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_REG_UVLO_0_get_REG_DISABLE_2(data)                                       ((0x00000004&(data))>>2)
#define SYS_REG_UVLO_0_REG_DISABLE_1_shift                                           (1)
#define SYS_REG_UVLO_0_REG_DISABLE_1_mask                                            (0x00000002)
#define SYS_REG_UVLO_0_REG_DISABLE_1(data)                                           (0x00000002&((data)<<1))
#define SYS_REG_UVLO_0_REG_DISABLE_1_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_REG_UVLO_0_get_REG_DISABLE_1(data)                                       ((0x00000002&(data))>>1)
#define SYS_REG_UVLO_0_REG_DISABLE_0_shift                                           (0)
#define SYS_REG_UVLO_0_REG_DISABLE_0_mask                                            (0x00000001)
#define SYS_REG_UVLO_0_REG_DISABLE_0(data)                                           (0x00000001&((data)<<0))
#define SYS_REG_UVLO_0_REG_DISABLE_0_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_REG_UVLO_0_get_REG_DISABLE_0(data)                                       ((0x00000001&(data))>>0)


#define SYS_CHIP_INFO2                                                               0x308
#define SYS_CHIP_INFO2_reg_addr                                                      "0x98000308"
#define SYS_CHIP_INFO2_reg                                                           0x98000308
#define set_SYS_CHIP_INFO2_reg(data)   (*((volatile unsigned int*) SYS_CHIP_INFO2_reg)=data)
#define get_SYS_CHIP_INFO2_reg   (*((volatile unsigned int*) SYS_CHIP_INFO2_reg))
#define SYS_CHIP_INFO2_inst_adr                                                      "0x00C2"
#define SYS_CHIP_INFO2_inst                                                          0x00C2
#define SYS_CHIP_INFO2_testmode_shift                                                (2)
#define SYS_CHIP_INFO2_testmode_mask                                                 (0x00000004)
#define SYS_CHIP_INFO2_testmode(data)                                                (0x00000004&((data)<<2))
#define SYS_CHIP_INFO2_testmode_src(data)                                            ((0x00000004&(data))>>2)
#define SYS_CHIP_INFO2_get_testmode(data)                                            ((0x00000004&(data))>>2)
#define SYS_CHIP_INFO2_nf_sel_shift                                                  (1)
#define SYS_CHIP_INFO2_nf_sel_mask                                                   (0x00000002)
#define SYS_CHIP_INFO2_nf_sel(data)                                                  (0x00000002&((data)<<1))
#define SYS_CHIP_INFO2_nf_sel_src(data)                                              ((0x00000002&(data))>>1)
#define SYS_CHIP_INFO2_get_nf_sel(data)                                              ((0x00000002&(data))>>1)
#define SYS_CHIP_INFO2_boot_sel_shift                                                (0)
#define SYS_CHIP_INFO2_boot_sel_mask                                                 (0x00000001)
#define SYS_CHIP_INFO2_boot_sel(data)                                                (0x00000001&((data)<<0))
#define SYS_CHIP_INFO2_boot_sel_src(data)                                            ((0x00000001&(data))>>0)
#define SYS_CHIP_INFO2_get_boot_sel(data)                                            ((0x00000001&(data))>>0)


#define SYS_SCPU_L2                                                                  0x30C
#define SYS_SCPU_L2_reg_addr                                                         "0x9800030C"
#define SYS_SCPU_L2_reg                                                              0x9800030C
#define set_SYS_SCPU_L2_reg(data)   (*((volatile unsigned int*) SYS_SCPU_L2_reg)=data)
#define get_SYS_SCPU_L2_reg   (*((volatile unsigned int*) SYS_SCPU_L2_reg))
#define SYS_SCPU_L2_inst_adr                                                         "0x00C3"
#define SYS_SCPU_L2_inst                                                             0x00C3
#define SYS_SCPU_L2_reserved_scpu_l2_shift                                           (0)
#define SYS_SCPU_L2_reserved_scpu_l2_mask                                            (0x00000001)
#define SYS_SCPU_L2_reserved_scpu_l2(data)                                           (0x00000001&((data)<<0))
#define SYS_SCPU_L2_reserved_scpu_l2_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_SCPU_L2_get_reserved_scpu_l2(data)                                       ((0x00000001&(data))>>0)


#define SYS_PWDN_CTRL                                                                0x320
#define SYS_PWDN_CTRL_reg_addr                                                       "0x98000320"
#define SYS_PWDN_CTRL_reg                                                            0x98000320
#define set_SYS_PWDN_CTRL_reg(data)   (*((volatile unsigned int*) SYS_PWDN_CTRL_reg)=data)
#define get_SYS_PWDN_CTRL_reg   (*((volatile unsigned int*) SYS_PWDN_CTRL_reg))
#define SYS_PWDN_CTRL_inst_adr                                                       "0x00C8"
#define SYS_PWDN_CTRL_inst                                                           0x00C8
#define SYS_PWDN_CTRL_scpu_boot_info_shift                                           (0)
#define SYS_PWDN_CTRL_scpu_boot_info_mask                                            (0xFFFFFFFF)
#define SYS_PWDN_CTRL_scpu_boot_info(data)                                           (0xFFFFFFFF&((data)<<0))
#define SYS_PWDN_CTRL_scpu_boot_info_src(data)                                       ((0xFFFFFFFF&(data))>>0)
#define SYS_PWDN_CTRL_get_scpu_boot_info(data)                                       ((0xFFFFFFFF&(data))>>0)


#define SYS_PWDN_CTRL2                                                               0x324
#define SYS_PWDN_CTRL2_reg_addr                                                      "0x98000324"
#define SYS_PWDN_CTRL2_reg                                                           0x98000324
#define set_SYS_PWDN_CTRL2_reg(data)   (*((volatile unsigned int*) SYS_PWDN_CTRL2_reg)=data)
#define get_SYS_PWDN_CTRL2_reg   (*((volatile unsigned int*) SYS_PWDN_CTRL2_reg))
#define SYS_PWDN_CTRL2_inst_adr                                                      "0x00C9"
#define SYS_PWDN_CTRL2_inst                                                          0x00C9
#define SYS_PWDN_CTRL2_pcpu_boot_info_shift                                          (0)
#define SYS_PWDN_CTRL2_pcpu_boot_info_mask                                           (0xFFFFFFFF)
#define SYS_PWDN_CTRL2_pcpu_boot_info(data)                                          (0xFFFFFFFF&((data)<<0))
#define SYS_PWDN_CTRL2_pcpu_boot_info_src(data)                                      ((0xFFFFFFFF&(data))>>0)
#define SYS_PWDN_CTRL2_get_pcpu_boot_info(data)                                      ((0xFFFFFFFF&(data))>>0)


#define SYS_PWDN_CTRL3                                                               0x328
#define SYS_PWDN_CTRL3_reg_addr                                                      "0x98000328"
#define SYS_PWDN_CTRL3_reg                                                           0x98000328
#define set_SYS_PWDN_CTRL3_reg(data)   (*((volatile unsigned int*) SYS_PWDN_CTRL3_reg)=data)
#define get_SYS_PWDN_CTRL3_reg   (*((volatile unsigned int*) SYS_PWDN_CTRL3_reg))
#define SYS_PWDN_CTRL3_inst_adr                                                      "0x00CA"
#define SYS_PWDN_CTRL3_inst                                                          0x00CA
#define SYS_PWDN_CTRL3_write_en2_shift                                               (3)
#define SYS_PWDN_CTRL3_write_en2_mask                                                (0x00000008)
#define SYS_PWDN_CTRL3_write_en2(data)                                               (0x00000008&((data)<<3))
#define SYS_PWDN_CTRL3_write_en2_src(data)                                           ((0x00000008&(data))>>3)
#define SYS_PWDN_CTRL3_get_write_en2(data)                                           ((0x00000008&(data))>>3)
#define SYS_PWDN_CTRL3_scpu_boot_info_valid_shift                                    (2)
#define SYS_PWDN_CTRL3_scpu_boot_info_valid_mask                                     (0x00000004)
#define SYS_PWDN_CTRL3_scpu_boot_info_valid(data)                                    (0x00000004&((data)<<2))
#define SYS_PWDN_CTRL3_scpu_boot_info_valid_src(data)                                ((0x00000004&(data))>>2)
#define SYS_PWDN_CTRL3_get_scpu_boot_info_valid(data)                                ((0x00000004&(data))>>2)
#define SYS_PWDN_CTRL3_write_en1_shift                                               (1)
#define SYS_PWDN_CTRL3_write_en1_mask                                                (0x00000002)
#define SYS_PWDN_CTRL3_write_en1(data)                                               (0x00000002&((data)<<1))
#define SYS_PWDN_CTRL3_write_en1_src(data)                                           ((0x00000002&(data))>>1)
#define SYS_PWDN_CTRL3_get_write_en1(data)                                           ((0x00000002&(data))>>1)
#define SYS_PWDN_CTRL3_scpu_sw_rst_shift                                             (0)
#define SYS_PWDN_CTRL3_scpu_sw_rst_mask                                              (0x00000001)
#define SYS_PWDN_CTRL3_scpu_sw_rst(data)                                             (0x00000001&((data)<<0))
#define SYS_PWDN_CTRL3_scpu_sw_rst_src(data)                                         ((0x00000001&(data))>>0)
#define SYS_PWDN_CTRL3_get_scpu_sw_rst(data)                                         ((0x00000001&(data))>>0)


#define SYS_PWDN_CTRL4                                                               0x32C
#define SYS_PWDN_CTRL4_reg_addr                                                      "0x9800032C"
#define SYS_PWDN_CTRL4_reg                                                           0x9800032C
#define set_SYS_PWDN_CTRL4_reg(data)   (*((volatile unsigned int*) SYS_PWDN_CTRL4_reg)=data)
#define get_SYS_PWDN_CTRL4_reg   (*((volatile unsigned int*) SYS_PWDN_CTRL4_reg))
#define SYS_PWDN_CTRL4_inst_adr                                                      "0x00CB"
#define SYS_PWDN_CTRL4_inst                                                          0x00CB
#define SYS_PWDN_CTRL4_pcpu_boot_info_valid_shift                                    (0)
#define SYS_PWDN_CTRL4_pcpu_boot_info_valid_mask                                     (0x00000001)
#define SYS_PWDN_CTRL4_pcpu_boot_info_valid(data)                                    (0x00000001&((data)<<0))
#define SYS_PWDN_CTRL4_pcpu_boot_info_valid_src(data)                                ((0x00000001&(data))>>0)
#define SYS_PWDN_CTRL4_get_pcpu_boot_info_valid(data)                                ((0x00000001&(data))>>0)


#define SYS_AT_SPEED                                                                 0x330
#define SYS_AT_SPEED_reg_addr                                                        "0x98000330"
#define SYS_AT_SPEED_reg                                                             0x98000330
#define set_SYS_AT_SPEED_reg(data)   (*((volatile unsigned int*) SYS_AT_SPEED_reg)=data)
#define get_SYS_AT_SPEED_reg   (*((volatile unsigned int*) SYS_AT_SPEED_reg))
#define SYS_AT_SPEED_inst_adr                                                        "0x00CC"
#define SYS_AT_SPEED_inst                                                            0x00CC
#define SYS_AT_SPEED_write_en4_shift                                                 (7)
#define SYS_AT_SPEED_write_en4_mask                                                  (0x00000080)
#define SYS_AT_SPEED_write_en4(data)                                                 (0x00000080&((data)<<7))
#define SYS_AT_SPEED_write_en4_src(data)                                             ((0x00000080&(data))>>7)
#define SYS_AT_SPEED_get_write_en4(data)                                             ((0x00000080&(data))>>7)
#define SYS_AT_SPEED_scan_at_speed_dbg_en_shift                                      (6)
#define SYS_AT_SPEED_scan_at_speed_dbg_en_mask                                       (0x00000040)
#define SYS_AT_SPEED_scan_at_speed_dbg_en(data)                                      (0x00000040&((data)<<6))
#define SYS_AT_SPEED_scan_at_speed_dbg_en_src(data)                                  ((0x00000040&(data))>>6)
#define SYS_AT_SPEED_get_scan_at_speed_dbg_en(data)                                  ((0x00000040&(data))>>6)
#define SYS_AT_SPEED_write_en3_shift                                                 (5)
#define SYS_AT_SPEED_write_en3_mask                                                  (0x00000020)
#define SYS_AT_SPEED_write_en3(data)                                                 (0x00000020&((data)<<5))
#define SYS_AT_SPEED_write_en3_src(data)                                             ((0x00000020&(data))>>5)
#define SYS_AT_SPEED_get_write_en3(data)                                             ((0x00000020&(data))>>5)
#define SYS_AT_SPEED_hdmirx_at_speed_pll_done_shift                                  (4)
#define SYS_AT_SPEED_hdmirx_at_speed_pll_done_mask                                   (0x00000010)
#define SYS_AT_SPEED_hdmirx_at_speed_pll_done(data)                                  (0x00000010&((data)<<4))
#define SYS_AT_SPEED_hdmirx_at_speed_pll_done_src(data)                              ((0x00000010&(data))>>4)
#define SYS_AT_SPEED_get_hdmirx_at_speed_pll_done(data)                              ((0x00000010&(data))>>4)
#define SYS_AT_SPEED_write_en2_shift                                                 (3)
#define SYS_AT_SPEED_write_en2_mask                                                  (0x00000008)
#define SYS_AT_SPEED_write_en2(data)                                                 (0x00000008&((data)<<3))
#define SYS_AT_SPEED_write_en2_src(data)                                             ((0x00000008&(data))>>3)
#define SYS_AT_SPEED_get_write_en2(data)                                             ((0x00000008&(data))>>3)
#define SYS_AT_SPEED_dac_test_shift                                                  (2)
#define SYS_AT_SPEED_dac_test_mask                                                   (0x00000004)
#define SYS_AT_SPEED_dac_test(data)                                                  (0x00000004&((data)<<2))
#define SYS_AT_SPEED_dac_test_src(data)                                              ((0x00000004&(data))>>2)
#define SYS_AT_SPEED_get_dac_test(data)                                              ((0x00000004&(data))>>2)
#define SYS_AT_SPEED_write_en1_shift                                                 (1)
#define SYS_AT_SPEED_write_en1_mask                                                  (0x00000002)
#define SYS_AT_SPEED_write_en1(data)                                                 (0x00000002&((data)<<1))
#define SYS_AT_SPEED_write_en1_src(data)                                             ((0x00000002&(data))>>1)
#define SYS_AT_SPEED_get_write_en1(data)                                             ((0x00000002&(data))>>1)
#define SYS_AT_SPEED_scpu_config_done_shift                                          (0)
#define SYS_AT_SPEED_scpu_config_done_mask                                           (0x00000001)
#define SYS_AT_SPEED_scpu_config_done(data)                                          (0x00000001&((data)<<0))
#define SYS_AT_SPEED_scpu_config_done_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_AT_SPEED_get_scpu_config_done(data)                                      ((0x00000001&(data))>>0)


#define SYS_ANA_CTRL                                                                 0x334
#define SYS_ANA_CTRL_reg_addr                                                        "0x98000334"
#define SYS_ANA_CTRL_reg                                                             0x98000334
#define set_SYS_ANA_CTRL_reg(data)   (*((volatile unsigned int*) SYS_ANA_CTRL_reg)=data)
#define get_SYS_ANA_CTRL_reg   (*((volatile unsigned int*) SYS_ANA_CTRL_reg))
#define SYS_ANA_CTRL_inst_adr                                                        "0x00CD"
#define SYS_ANA_CTRL_inst                                                            0x00CD
#define SYS_ANA_CTRL_reserved_ana_ctrl_shift                                         (0)
#define SYS_ANA_CTRL_reserved_ana_ctrl_mask                                          (0x00000001)
#define SYS_ANA_CTRL_reserved_ana_ctrl(data)                                         (0x00000001&((data)<<0))
#define SYS_ANA_CTRL_reserved_ana_ctrl_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_ANA_CTRL_get_reserved_ana_ctrl(data)                                     ((0x00000001&(data))>>0)


#define SYS_TP_DEMOD_CTRL                                                            0x338
#define SYS_TP_DEMOD_CTRL_reg_addr                                                   "0x98000338"
#define SYS_TP_DEMOD_CTRL_reg                                                        0x98000338
#define set_SYS_TP_DEMOD_CTRL_reg(data)   (*((volatile unsigned int*) SYS_TP_DEMOD_CTRL_reg)=data)
#define get_SYS_TP_DEMOD_CTRL_reg   (*((volatile unsigned int*) SYS_TP_DEMOD_CTRL_reg))
#define SYS_TP_DEMOD_CTRL_inst_adr                                                   "0x00CE"
#define SYS_TP_DEMOD_CTRL_inst                                                       0x00CE
#define SYS_TP_DEMOD_CTRL_reserved_tp_demod_ctrl_shift                               (0)
#define SYS_TP_DEMOD_CTRL_reserved_tp_demod_ctrl_mask                                (0x00000001)
#define SYS_TP_DEMOD_CTRL_reserved_tp_demod_ctrl(data)                               (0x00000001&((data)<<0))
#define SYS_TP_DEMOD_CTRL_reserved_tp_demod_ctrl_src(data)                           ((0x00000001&(data))>>0)
#define SYS_TP_DEMOD_CTRL_get_reserved_tp_demod_ctrl(data)                           ((0x00000001&(data))>>0)


#define SYS_PHY_FUNC                                                                 0x340
#define SYS_PHY_FUNC_reg_addr                                                        "0x98000340"
#define SYS_PHY_FUNC_reg                                                             0x98000340
#define set_SYS_PHY_FUNC_reg(data)   (*((volatile unsigned int*) SYS_PHY_FUNC_reg)=data)
#define get_SYS_PHY_FUNC_reg   (*((volatile unsigned int*) SYS_PHY_FUNC_reg))
#define SYS_PHY_FUNC_inst_adr                                                        "0x00D0"
#define SYS_PHY_FUNC_inst                                                            0x00D0
#define SYS_PHY_FUNC_reserved_phy_func_shift                                         (0)
#define SYS_PHY_FUNC_reserved_phy_func_mask                                          (0x00000001)
#define SYS_PHY_FUNC_reserved_phy_func(data)                                         (0x00000001&((data)<<0))
#define SYS_PHY_FUNC_reserved_phy_func_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_PHY_FUNC_get_reserved_phy_func(data)                                     ((0x00000001&(data))>>0)


#define SYS_ANLG                                                                     0x344
#define SYS_ANLG_reg_addr                                                            "0x98000344"
#define SYS_ANLG_reg                                                                 0x98000344
#define set_SYS_ANLG_reg(data)   (*((volatile unsigned int*) SYS_ANLG_reg)=data)
#define get_SYS_ANLG_reg   (*((volatile unsigned int*) SYS_ANLG_reg))
#define SYS_ANLG_inst_adr                                                            "0x00D1"
#define SYS_ANLG_inst                                                                0x00D1
#define SYS_ANLG_analogy_mode_sel_shift                                              (0)
#define SYS_ANLG_analogy_mode_sel_mask                                               (0x0000000F)
#define SYS_ANLG_analogy_mode_sel(data)                                              (0x0000000F&((data)<<0))
#define SYS_ANLG_analogy_mode_sel_src(data)                                          ((0x0000000F&(data))>>0)
#define SYS_ANLG_get_analogy_mode_sel(data)                                          ((0x0000000F&(data))>>0)


#define SYS_PLL_TEST1                                                                0x348
#define SYS_PLL_TEST1_reg_addr                                                       "0x98000348"
#define SYS_PLL_TEST1_reg                                                            0x98000348
#define set_SYS_PLL_TEST1_reg(data)   (*((volatile unsigned int*) SYS_PLL_TEST1_reg)=data)
#define get_SYS_PLL_TEST1_reg   (*((volatile unsigned int*) SYS_PLL_TEST1_reg))
#define SYS_PLL_TEST1_inst_adr                                                       "0x00D2"
#define SYS_PLL_TEST1_inst                                                           0x00D2
#define SYS_PLL_TEST1_REG_TEST_EN_shift                                              (9)
#define SYS_PLL_TEST1_REG_TEST_EN_mask                                               (0x00000200)
#define SYS_PLL_TEST1_REG_TEST_EN(data)                                              (0x00000200&((data)<<9))
#define SYS_PLL_TEST1_REG_TEST_EN_src(data)                                          ((0x00000200&(data))>>9)
#define SYS_PLL_TEST1_get_REG_TEST_EN(data)                                          ((0x00000200&(data))>>9)
#define SYS_PLL_TEST1_REG_PLLTST_EN_shift                                            (8)
#define SYS_PLL_TEST1_REG_PLLTST_EN_mask                                             (0x00000100)
#define SYS_PLL_TEST1_REG_PLLTST_EN(data)                                            (0x00000100&((data)<<8))
#define SYS_PLL_TEST1_REG_PLLTST_EN_src(data)                                        ((0x00000100&(data))>>8)
#define SYS_PLL_TEST1_get_REG_PLLTST_EN(data)                                        ((0x00000100&(data))>>8)
#define SYS_PLL_TEST1_REG_PLLTST_DIV32_shift                                         (7)
#define SYS_PLL_TEST1_REG_PLLTST_DIV32_mask                                          (0x00000080)
#define SYS_PLL_TEST1_REG_PLLTST_DIV32(data)                                         (0x00000080&((data)<<7))
#define SYS_PLL_TEST1_REG_PLLTST_DIV32_src(data)                                     ((0x00000080&(data))>>7)
#define SYS_PLL_TEST1_get_REG_PLLTST_DIV32(data)                                     ((0x00000080&(data))>>7)
#define SYS_PLL_TEST1_REG_PLLTST_DIV16_shift                                         (6)
#define SYS_PLL_TEST1_REG_PLLTST_DIV16_mask                                          (0x00000040)
#define SYS_PLL_TEST1_REG_PLLTST_DIV16(data)                                         (0x00000040&((data)<<6))
#define SYS_PLL_TEST1_REG_PLLTST_DIV16_src(data)                                     ((0x00000040&(data))>>6)
#define SYS_PLL_TEST1_get_REG_PLLTST_DIV16(data)                                     ((0x00000040&(data))>>6)
#define SYS_PLL_TEST1_REG_PLLTST_SEL_shift                                           (2)
#define SYS_PLL_TEST1_REG_PLLTST_SEL_mask                                            (0x0000003C)
#define SYS_PLL_TEST1_REG_PLLTST_SEL(data)                                           (0x0000003C&((data)<<2))
#define SYS_PLL_TEST1_REG_PLLTST_SEL_src(data)                                       ((0x0000003C&(data))>>2)
#define SYS_PLL_TEST1_get_REG_PLLTST_SEL(data)                                       ((0x0000003C&(data))>>2)
#define SYS_PLL_TEST1_REG_PLLTST_DIV_shift                                           (0)
#define SYS_PLL_TEST1_REG_PLLTST_DIV_mask                                            (0x00000003)
#define SYS_PLL_TEST1_REG_PLLTST_DIV(data)                                           (0x00000003&((data)<<0))
#define SYS_PLL_TEST1_REG_PLLTST_DIV_src(data)                                       ((0x00000003&(data))>>0)
#define SYS_PLL_TEST1_get_REG_PLLTST_DIV(data)                                       ((0x00000003&(data))>>0)


#define SYS_LSADC_PG                                                                 0x34c
#define SYS_LSADC_PG_reg_addr                                                        "0x9800034C"
#define SYS_LSADC_PG_reg                                                             0x9800034C
#define set_SYS_LSADC_PG_reg(data)   (*((volatile unsigned int*) SYS_LSADC_PG_reg)=data)
#define get_SYS_LSADC_PG_reg   (*((volatile unsigned int*) SYS_LSADC_PG_reg))
#define SYS_LSADC_PG_inst_adr                                                        "0x00D3"
#define SYS_LSADC_PG_inst                                                            0x00D3
#define SYS_LSADC_PG_REG_VDDMUX_SEL_shift                                            (10)
#define SYS_LSADC_PG_REG_VDDMUX_SEL_mask                                             (0x00000400)
#define SYS_LSADC_PG_REG_VDDMUX_SEL(data)                                            (0x00000400&((data)<<10))
#define SYS_LSADC_PG_REG_VDDMUX_SEL_src(data)                                        ((0x00000400&(data))>>10)
#define SYS_LSADC_PG_get_REG_VDDMUX_SEL(data)                                        ((0x00000400&(data))>>10)
#define SYS_LSADC_PG_REG_VDD_MUX1_shift                                              (6)
#define SYS_LSADC_PG_REG_VDD_MUX1_mask                                               (0x000003C0)
#define SYS_LSADC_PG_REG_VDD_MUX1(data)                                              (0x000003C0&((data)<<6))
#define SYS_LSADC_PG_REG_VDD_MUX1_src(data)                                          ((0x000003C0&(data))>>6)
#define SYS_LSADC_PG_get_REG_VDD_MUX1(data)                                          ((0x000003C0&(data))>>6)
#define SYS_LSADC_PG_REG_VDD_MUX2_shift                                              (2)
#define SYS_LSADC_PG_REG_VDD_MUX2_mask                                               (0x0000003C)
#define SYS_LSADC_PG_REG_VDD_MUX2(data)                                              (0x0000003C&((data)<<2))
#define SYS_LSADC_PG_REG_VDD_MUX2_src(data)                                          ((0x0000003C&(data))>>2)
#define SYS_LSADC_PG_get_REG_VDD_MUX2(data)                                          ((0x0000003C&(data))>>2)
#define SYS_LSADC_PG_REG_VDDMUX_EN_shift                                             (1)
#define SYS_LSADC_PG_REG_VDDMUX_EN_mask                                              (0x00000002)
#define SYS_LSADC_PG_REG_VDDMUX_EN(data)                                             (0x00000002&((data)<<1))
#define SYS_LSADC_PG_REG_VDDMUX_EN_src(data)                                         ((0x00000002&(data))>>1)
#define SYS_LSADC_PG_get_REG_VDDMUX_EN(data)                                         ((0x00000002&(data))>>1)
#define SYS_LSADC_PG_REG_TEST_OUT_EN_shift                                           (0)
#define SYS_LSADC_PG_REG_TEST_OUT_EN_mask                                            (0x00000001)
#define SYS_LSADC_PG_REG_TEST_OUT_EN(data)                                           (0x00000001&((data)<<0))
#define SYS_LSADC_PG_REG_TEST_OUT_EN_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_LSADC_PG_get_REG_TEST_OUT_EN(data)                                       ((0x00000001&(data))>>0)


#define SYS_PLL_PROB                                                                 0x408
#define SYS_PLL_PROB_reg_addr                                                        "0x98000408"
#define SYS_PLL_PROB_reg                                                             0x98000408
#define set_SYS_PLL_PROB_reg(data)   (*((volatile unsigned int*) SYS_PLL_PROB_reg)=data)
#define get_SYS_PLL_PROB_reg   (*((volatile unsigned int*) SYS_PLL_PROB_reg))
#define SYS_PLL_PROB_inst_adr                                                        "0x0002"
#define SYS_PLL_PROB_inst                                                            0x0002
#define SYS_PLL_PROB_vprob_plltest_sel_loc1_shift                                    (10)
#define SYS_PLL_PROB_vprob_plltest_sel_loc1_mask                                     (0x00007C00)
#define SYS_PLL_PROB_vprob_plltest_sel_loc1(data)                                    (0x00007C00&((data)<<10))
#define SYS_PLL_PROB_vprob_plltest_sel_loc1_src(data)                                ((0x00007C00&(data))>>10)
#define SYS_PLL_PROB_get_vprob_plltest_sel_loc1(data)                                ((0x00007C00&(data))>>10)
#define SYS_PLL_PROB_vprob_plltest_sel_loc0_shift                                    (5)
#define SYS_PLL_PROB_vprob_plltest_sel_loc0_mask                                     (0x000003E0)
#define SYS_PLL_PROB_vprob_plltest_sel_loc0(data)                                    (0x000003E0&((data)<<5))
#define SYS_PLL_PROB_vprob_plltest_sel_loc0_src(data)                                ((0x000003E0&(data))>>5)
#define SYS_PLL_PROB_get_vprob_plltest_sel_loc0(data)                                ((0x000003E0&(data))>>5)
#define SYS_PLL_PROB_vprob_ea_loc1_shift                                             (4)
#define SYS_PLL_PROB_vprob_ea_loc1_mask                                              (0x00000010)
#define SYS_PLL_PROB_vprob_ea_loc1(data)                                             (0x00000010&((data)<<4))
#define SYS_PLL_PROB_vprob_ea_loc1_src(data)                                         ((0x00000010&(data))>>4)
#define SYS_PLL_PROB_get_vprob_ea_loc1(data)                                         ((0x00000010&(data))>>4)
#define SYS_PLL_PROB_vprob_ea_loc0_shift                                             (3)
#define SYS_PLL_PROB_vprob_ea_loc0_mask                                              (0x00000008)
#define SYS_PLL_PROB_vprob_ea_loc0(data)                                             (0x00000008&((data)<<3))
#define SYS_PLL_PROB_vprob_ea_loc0_src(data)                                         ((0x00000008&(data))>>3)
#define SYS_PLL_PROB_get_vprob_ea_loc0(data)                                         ((0x00000008&(data))>>3)


#define SYS_CRT_DEBUG                                                                0x410
#define SYS_CRT_DEBUG_reg_addr                                                       "0x98000410"
#define SYS_CRT_DEBUG_reg                                                            0x98000410
#define set_SYS_CRT_DEBUG_reg(data)   (*((volatile unsigned int*) SYS_CRT_DEBUG_reg)=data)
#define get_SYS_CRT_DEBUG_reg   (*((volatile unsigned int*) SYS_CRT_DEBUG_reg))
#define SYS_CRT_DEBUG_inst_adr                                                       "0x0004"
#define SYS_CRT_DEBUG_inst                                                           0x0004
#define SYS_CRT_DEBUG_dbg_div_sel_shift                                              (13)
#define SYS_CRT_DEBUG_dbg_div_sel_mask                                               (0x0001E000)
#define SYS_CRT_DEBUG_dbg_div_sel(data)                                              (0x0001E000&((data)<<13))
#define SYS_CRT_DEBUG_dbg_div_sel_src(data)                                          ((0x0001E000&(data))>>13)
#define SYS_CRT_DEBUG_get_dbg_div_sel(data)                                          ((0x0001E000&(data))>>13)
#define SYS_CRT_DEBUG_dbg_clk_sel_shift                                              (9)
#define SYS_CRT_DEBUG_dbg_clk_sel_mask                                               (0x00001E00)
#define SYS_CRT_DEBUG_dbg_clk_sel(data)                                              (0x00001E00&((data)<<9))
#define SYS_CRT_DEBUG_dbg_clk_sel_src(data)                                          ((0x00001E00&(data))>>9)
#define SYS_CRT_DEBUG_get_dbg_clk_sel(data)                                          ((0x00001E00&(data))>>9)
#define SYS_CRT_DEBUG_crt_dbg_en_shift                                               (8)
#define SYS_CRT_DEBUG_crt_dbg_en_mask                                                (0x00000100)
#define SYS_CRT_DEBUG_crt_dbg_en(data)                                               (0x00000100&((data)<<8))
#define SYS_CRT_DEBUG_crt_dbg_en_src(data)                                           ((0x00000100&(data))>>8)
#define SYS_CRT_DEBUG_get_crt_dbg_en(data)                                           ((0x00000100&(data))>>8)
#define SYS_CRT_DEBUG_crt_dbg_sel0_shift                                             (4)
#define SYS_CRT_DEBUG_crt_dbg_sel0_mask                                              (0x000000F0)
#define SYS_CRT_DEBUG_crt_dbg_sel0(data)                                             (0x000000F0&((data)<<4))
#define SYS_CRT_DEBUG_crt_dbg_sel0_src(data)                                         ((0x000000F0&(data))>>4)
#define SYS_CRT_DEBUG_get_crt_dbg_sel0(data)                                         ((0x000000F0&(data))>>4)
#define SYS_CRT_DEBUG_crt_dbg_sel1_shift                                             (0)
#define SYS_CRT_DEBUG_crt_dbg_sel1_mask                                              (0x0000000F)
#define SYS_CRT_DEBUG_crt_dbg_sel1(data)                                             (0x0000000F&((data)<<0))
#define SYS_CRT_DEBUG_crt_dbg_sel1_src(data)                                         ((0x0000000F&(data))>>0)
#define SYS_CRT_DEBUG_get_crt_dbg_sel1(data)                                         ((0x0000000F&(data))>>0)


#define SYS_DEBUG                                                                    0x414
#define SYS_DEBUG_reg_addr                                                           "0x98000414"
#define SYS_DEBUG_reg                                                                0x98000414
#define set_SYS_DEBUG_reg(data)   (*((volatile unsigned int*) SYS_DEBUG_reg)=data)
#define get_SYS_DEBUG_reg   (*((volatile unsigned int*) SYS_DEBUG_reg))
#define SYS_DEBUG_inst_adr                                                           "0x0005"
#define SYS_DEBUG_inst                                                               0x0005
#define SYS_DEBUG_reserved_debug_shift                                               (0)
#define SYS_DEBUG_reserved_debug_mask                                                (0x00000001)
#define SYS_DEBUG_reserved_debug(data)                                               (0x00000001&((data)<<0))
#define SYS_DEBUG_reserved_debug_src(data)                                           ((0x00000001&(data))>>0)
#define SYS_DEBUG_get_reserved_debug(data)                                           ((0x00000001&(data))>>0)


#define SYS_MBIST                                                                    0x418
#define SYS_MBIST_reg_addr                                                           "0x98000418"
#define SYS_MBIST_reg                                                                0x98000418
#define set_SYS_MBIST_reg(data)   (*((volatile unsigned int*) SYS_MBIST_reg)=data)
#define get_SYS_MBIST_reg   (*((volatile unsigned int*) SYS_MBIST_reg))
#define SYS_MBIST_inst_adr                                                           "0x0006"
#define SYS_MBIST_inst                                                               0x0006
#define SYS_MBIST_rbus_protect_shift                                                 (0)
#define SYS_MBIST_rbus_protect_mask                                                  (0xFFFFFFFF)
#define SYS_MBIST_rbus_protect(data)                                                 (0xFFFFFFFF&((data)<<0))
#define SYS_MBIST_rbus_protect_src(data)                                             ((0xFFFFFFFF&(data))>>0)
#define SYS_MBIST_get_rbus_protect(data)                                             ((0xFFFFFFFF&(data))>>0)


#define SYS_PLLDIV                                                                   0x41c
#define SYS_PLLDIV_reg_addr                                                          "0x9800041C"
#define SYS_PLLDIV_reg                                                               0x9800041C
#define set_SYS_PLLDIV_reg(data)   (*((volatile unsigned int*) SYS_PLLDIV_reg)=data)
#define get_SYS_PLLDIV_reg   (*((volatile unsigned int*) SYS_PLLDIV_reg))
#define SYS_PLLDIV_inst_adr                                                          "0x0007"
#define SYS_PLLDIV_inst                                                              0x0007
#define SYS_PLLDIV_pcie2_bak_sel_shift                                               (7)
#define SYS_PLLDIV_pcie2_bak_sel_mask                                                (0x00000080)
#define SYS_PLLDIV_pcie2_bak_sel(data)                                               (0x00000080&((data)<<7))
#define SYS_PLLDIV_pcie2_bak_sel_src(data)                                           ((0x00000080&(data))>>7)
#define SYS_PLLDIV_get_pcie2_bak_sel(data)                                           ((0x00000080&(data))>>7)
#define SYS_PLLDIV_dvsorting_shift                                                   (6)
#define SYS_PLLDIV_dvsorting_mask                                                    (0x00000040)
#define SYS_PLLDIV_dvsorting(data)                                                   (0x00000040&((data)<<6))
#define SYS_PLLDIV_dvsorting_src(data)                                               ((0x00000040&(data))>>6)
#define SYS_PLLDIV_get_dvsorting(data)                                               ((0x00000040&(data))>>6)
#define SYS_PLLDIV_pcie1_bak_sel_shift                                               (5)
#define SYS_PLLDIV_pcie1_bak_sel_mask                                                (0x00000020)
#define SYS_PLLDIV_pcie1_bak_sel(data)                                               (0x00000020&((data)<<5))
#define SYS_PLLDIV_pcie1_bak_sel_src(data)                                           ((0x00000020&(data))>>5)
#define SYS_PLLDIV_get_pcie1_bak_sel(data)                                           ((0x00000020&(data))>>5)
#define SYS_PLLDIV_pcie0_bak_sel_shift                                               (4)
#define SYS_PLLDIV_pcie0_bak_sel_mask                                                (0x00000010)
#define SYS_PLLDIV_pcie0_bak_sel(data)                                               (0x00000010&((data)<<4))
#define SYS_PLLDIV_pcie0_bak_sel_src(data)                                           ((0x00000010&(data))>>4)
#define SYS_PLLDIV_get_pcie0_bak_sel(data)                                           ((0x00000010&(data))>>4)
#define SYS_PLLDIV_plldiv_sel_shift                                                  (0)
#define SYS_PLLDIV_plldiv_sel_mask                                                   (0x0000000F)
#define SYS_PLLDIV_plldiv_sel(data)                                                  (0x0000000F&((data)<<0))
#define SYS_PLLDIV_plldiv_sel_src(data)                                              ((0x0000000F&(data))>>0)
#define SYS_PLLDIV_get_plldiv_sel(data)                                              ((0x0000000F&(data))>>0)


#define SYS_RB_DEBUG                                                                 0x420
#define SYS_RB_DEBUG_reg_addr                                                        "0x98000420"
#define SYS_RB_DEBUG_reg                                                             0x98000420
#define set_SYS_RB_DEBUG_reg(data)   (*((volatile unsigned int*) SYS_RB_DEBUG_reg)=data)
#define get_SYS_RB_DEBUG_reg   (*((volatile unsigned int*) SYS_RB_DEBUG_reg))
#define SYS_RB_DEBUG_inst_adr                                                        "0x0008"
#define SYS_RB_DEBUG_inst                                                            0x0008
#define SYS_RB_DEBUG_rb1_en_shift                                                    (20)
#define SYS_RB_DEBUG_rb1_en_mask                                                     (0x00100000)
#define SYS_RB_DEBUG_rb1_en(data)                                                    (0x00100000&((data)<<20))
#define SYS_RB_DEBUG_rb1_en_src(data)                                                ((0x00100000&(data))>>20)
#define SYS_RB_DEBUG_get_rb1_en(data)                                                ((0x00100000&(data))>>20)
#define SYS_RB_DEBUG_rb1_sel1_shift                                                  (16)
#define SYS_RB_DEBUG_rb1_sel1_mask                                                   (0x00070000)
#define SYS_RB_DEBUG_rb1_sel1(data)                                                  (0x00070000&((data)<<16))
#define SYS_RB_DEBUG_rb1_sel1_src(data)                                              ((0x00070000&(data))>>16)
#define SYS_RB_DEBUG_get_rb1_sel1(data)                                              ((0x00070000&(data))>>16)
#define SYS_RB_DEBUG_rb1_sel0_shift                                                  (12)
#define SYS_RB_DEBUG_rb1_sel0_mask                                                   (0x00007000)
#define SYS_RB_DEBUG_rb1_sel0(data)                                                  (0x00007000&((data)<<12))
#define SYS_RB_DEBUG_rb1_sel0_src(data)                                              ((0x00007000&(data))>>12)
#define SYS_RB_DEBUG_get_rb1_sel0(data)                                              ((0x00007000&(data))>>12)
#define SYS_RB_DEBUG_rb_en_shift                                                     (8)
#define SYS_RB_DEBUG_rb_en_mask                                                      (0x00000100)
#define SYS_RB_DEBUG_rb_en(data)                                                     (0x00000100&((data)<<8))
#define SYS_RB_DEBUG_rb_en_src(data)                                                 ((0x00000100&(data))>>8)
#define SYS_RB_DEBUG_get_rb_en(data)                                                 ((0x00000100&(data))>>8)
#define SYS_RB_DEBUG_rb_sel1_shift                                                   (4)
#define SYS_RB_DEBUG_rb_sel1_mask                                                    (0x00000070)
#define SYS_RB_DEBUG_rb_sel1(data)                                                   (0x00000070&((data)<<4))
#define SYS_RB_DEBUG_rb_sel1_src(data)                                               ((0x00000070&(data))>>4)
#define SYS_RB_DEBUG_get_rb_sel1(data)                                               ((0x00000070&(data))>>4)
#define SYS_RB_DEBUG_rb_sel0_shift                                                   (0)
#define SYS_RB_DEBUG_rb_sel0_mask                                                    (0x00000007)
#define SYS_RB_DEBUG_rb_sel0(data)                                                   (0x00000007&((data)<<0))
#define SYS_RB_DEBUG_rb_sel0_src(data)                                               ((0x00000007&(data))>>0)
#define SYS_RB_DEBUG_get_rb_sel0(data)                                               ((0x00000007&(data))>>0)


#define SYS_CLK_DET_PLLBUS                                                           0x424
#define SYS_CLK_DET_PLLBUS_reg_addr                                                  "0x98000424"
#define SYS_CLK_DET_PLLBUS_reg                                                       0x98000424
#define set_SYS_CLK_DET_PLLBUS_reg(data)   (*((volatile unsigned int*) SYS_CLK_DET_PLLBUS_reg)=data)
#define get_SYS_CLK_DET_PLLBUS_reg   (*((volatile unsigned int*) SYS_CLK_DET_PLLBUS_reg))
#define SYS_CLK_DET_PLLBUS_inst_adr                                                  "0x0009"
#define SYS_CLK_DET_PLLBUS_inst                                                      0x0009
#define SYS_CLK_DET_PLLBUS_clkdet_done_pllbus_shift                                  (30)
#define SYS_CLK_DET_PLLBUS_clkdet_done_pllbus_mask                                   (0x40000000)
#define SYS_CLK_DET_PLLBUS_clkdet_done_pllbus(data)                                  (0x40000000&((data)<<30))
#define SYS_CLK_DET_PLLBUS_clkdet_done_pllbus_src(data)                              ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLBUS_get_clkdet_done_pllbus(data)                              ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLBUS_clk_count_pllbus_shift                                    (13)
#define SYS_CLK_DET_PLLBUS_clk_count_pllbus_mask                                     (0x3FFFE000)
#define SYS_CLK_DET_PLLBUS_clk_count_pllbus(data)                                    (0x3FFFE000&((data)<<13))
#define SYS_CLK_DET_PLLBUS_clk_count_pllbus_src(data)                                ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLBUS_get_clk_count_pllbus(data)                                ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLBUS_refclk_count_pllbus_shift                                 (2)
#define SYS_CLK_DET_PLLBUS_refclk_count_pllbus_mask                                  (0x00001FFC)
#define SYS_CLK_DET_PLLBUS_refclk_count_pllbus(data)                                 (0x00001FFC&((data)<<2))
#define SYS_CLK_DET_PLLBUS_refclk_count_pllbus_src(data)                             ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLBUS_get_refclk_count_pllbus(data)                             ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLBUS_reg_count_en_pllbus_shift                                 (1)
#define SYS_CLK_DET_PLLBUS_reg_count_en_pllbus_mask                                  (0x00000002)
#define SYS_CLK_DET_PLLBUS_reg_count_en_pllbus(data)                                 (0x00000002&((data)<<1))
#define SYS_CLK_DET_PLLBUS_reg_count_en_pllbus_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLBUS_get_reg_count_en_pllbus(data)                             ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLBUS_reg_rstn_pllbus_shift                                     (0)
#define SYS_CLK_DET_PLLBUS_reg_rstn_pllbus_mask                                      (0x00000001)
#define SYS_CLK_DET_PLLBUS_reg_rstn_pllbus(data)                                     (0x00000001&((data)<<0))
#define SYS_CLK_DET_PLLBUS_reg_rstn_pllbus_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_CLK_DET_PLLBUS_get_reg_rstn_pllbus(data)                                 ((0x00000001&(data))>>0)


#define SYS_CLK_DET_PLLDCSB                                                          0x428
#define SYS_CLK_DET_PLLDCSB_reg_addr                                                 "0x98000428"
#define SYS_CLK_DET_PLLDCSB_reg                                                      0x98000428
#define set_SYS_CLK_DET_PLLDCSB_reg(data)   (*((volatile unsigned int*) SYS_CLK_DET_PLLDCSB_reg)=data)
#define get_SYS_CLK_DET_PLLDCSB_reg   (*((volatile unsigned int*) SYS_CLK_DET_PLLDCSB_reg))
#define SYS_CLK_DET_PLLDCSB_inst_adr                                                 "0x000A"
#define SYS_CLK_DET_PLLDCSB_inst                                                     0x000A
#define SYS_CLK_DET_PLLDCSB_clkdet_done_plldcsb_shift                                (30)
#define SYS_CLK_DET_PLLDCSB_clkdet_done_plldcsb_mask                                 (0x40000000)
#define SYS_CLK_DET_PLLDCSB_clkdet_done_plldcsb(data)                                (0x40000000&((data)<<30))
#define SYS_CLK_DET_PLLDCSB_clkdet_done_plldcsb_src(data)                            ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLDCSB_get_clkdet_done_plldcsb(data)                            ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLDCSB_clk_count_plldcsb_shift                                  (13)
#define SYS_CLK_DET_PLLDCSB_clk_count_plldcsb_mask                                   (0x3FFFE000)
#define SYS_CLK_DET_PLLDCSB_clk_count_plldcsb(data)                                  (0x3FFFE000&((data)<<13))
#define SYS_CLK_DET_PLLDCSB_clk_count_plldcsb_src(data)                              ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLDCSB_get_clk_count_plldcsb(data)                              ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLDCSB_refclk_count_plldcsb_shift                               (2)
#define SYS_CLK_DET_PLLDCSB_refclk_count_plldcsb_mask                                (0x00001FFC)
#define SYS_CLK_DET_PLLDCSB_refclk_count_plldcsb(data)                               (0x00001FFC&((data)<<2))
#define SYS_CLK_DET_PLLDCSB_refclk_count_plldcsb_src(data)                           ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLDCSB_get_refclk_count_plldcsb(data)                           ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLDCSB_reg_count_en_plldcsb_shift                               (1)
#define SYS_CLK_DET_PLLDCSB_reg_count_en_plldcsb_mask                                (0x00000002)
#define SYS_CLK_DET_PLLDCSB_reg_count_en_plldcsb(data)                               (0x00000002&((data)<<1))
#define SYS_CLK_DET_PLLDCSB_reg_count_en_plldcsb_src(data)                           ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLDCSB_get_reg_count_en_plldcsb(data)                           ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLDCSB_reg_rstn_plldcsb_shift                                   (0)
#define SYS_CLK_DET_PLLDCSB_reg_rstn_plldcsb_mask                                    (0x00000001)
#define SYS_CLK_DET_PLLDCSB_reg_rstn_plldcsb(data)                                   (0x00000001&((data)<<0))
#define SYS_CLK_DET_PLLDCSB_reg_rstn_plldcsb_src(data)                               ((0x00000001&(data))>>0)
#define SYS_CLK_DET_PLLDCSB_get_reg_rstn_plldcsb(data)                               ((0x00000001&(data))>>0)


#define SYS_CLK_DET_PLLACPU                                                          0x42C
#define SYS_CLK_DET_PLLACPU_reg_addr                                                 "0x9800042C"
#define SYS_CLK_DET_PLLACPU_reg                                                      0x9800042C
#define set_SYS_CLK_DET_PLLACPU_reg(data)   (*((volatile unsigned int*) SYS_CLK_DET_PLLACPU_reg)=data)
#define get_SYS_CLK_DET_PLLACPU_reg   (*((volatile unsigned int*) SYS_CLK_DET_PLLACPU_reg))
#define SYS_CLK_DET_PLLACPU_inst_adr                                                 "0x000B"
#define SYS_CLK_DET_PLLACPU_inst                                                     0x000B
#define SYS_CLK_DET_PLLACPU_clkdet_done_pllacpu_shift                                (30)
#define SYS_CLK_DET_PLLACPU_clkdet_done_pllacpu_mask                                 (0x40000000)
#define SYS_CLK_DET_PLLACPU_clkdet_done_pllacpu(data)                                (0x40000000&((data)<<30))
#define SYS_CLK_DET_PLLACPU_clkdet_done_pllacpu_src(data)                            ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLACPU_get_clkdet_done_pllacpu(data)                            ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLACPU_clk_count_pllacpu_shift                                  (13)
#define SYS_CLK_DET_PLLACPU_clk_count_pllacpu_mask                                   (0x3FFFE000)
#define SYS_CLK_DET_PLLACPU_clk_count_pllacpu(data)                                  (0x3FFFE000&((data)<<13))
#define SYS_CLK_DET_PLLACPU_clk_count_pllacpu_src(data)                              ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLACPU_get_clk_count_pllacpu(data)                              ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLACPU_refclk_count_pllacpu_shift                               (2)
#define SYS_CLK_DET_PLLACPU_refclk_count_pllacpu_mask                                (0x00001FFC)
#define SYS_CLK_DET_PLLACPU_refclk_count_pllacpu(data)                               (0x00001FFC&((data)<<2))
#define SYS_CLK_DET_PLLACPU_refclk_count_pllacpu_src(data)                           ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLACPU_get_refclk_count_pllacpu(data)                           ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLACPU_reg_count_en_pllacpu_shift                               (1)
#define SYS_CLK_DET_PLLACPU_reg_count_en_pllacpu_mask                                (0x00000002)
#define SYS_CLK_DET_PLLACPU_reg_count_en_pllacpu(data)                               (0x00000002&((data)<<1))
#define SYS_CLK_DET_PLLACPU_reg_count_en_pllacpu_src(data)                           ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLACPU_get_reg_count_en_pllacpu(data)                           ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLACPU_reg_rstn_pllacpu_shift                                   (0)
#define SYS_CLK_DET_PLLACPU_reg_rstn_pllacpu_mask                                    (0x00000001)
#define SYS_CLK_DET_PLLACPU_reg_rstn_pllacpu(data)                                   (0x00000001&((data)<<0))
#define SYS_CLK_DET_PLLACPU_reg_rstn_pllacpu_src(data)                               ((0x00000001&(data))>>0)
#define SYS_CLK_DET_PLLACPU_get_reg_rstn_pllacpu(data)                               ((0x00000001&(data))>>0)


#define SYS_CLK_DET_PLLDDSA                                                          0x430
#define SYS_CLK_DET_PLLDDSA_reg_addr                                                 "0x98000430"
#define SYS_CLK_DET_PLLDDSA_reg                                                      0x98000430
#define set_SYS_CLK_DET_PLLDDSA_reg(data)   (*((volatile unsigned int*) SYS_CLK_DET_PLLDDSA_reg)=data)
#define get_SYS_CLK_DET_PLLDDSA_reg   (*((volatile unsigned int*) SYS_CLK_DET_PLLDDSA_reg))
#define SYS_CLK_DET_PLLDDSA_inst_adr                                                 "0x000C"
#define SYS_CLK_DET_PLLDDSA_inst                                                     0x000C
#define SYS_CLK_DET_PLLDDSA_clkdet_done_pllddsa_shift                                (30)
#define SYS_CLK_DET_PLLDDSA_clkdet_done_pllddsa_mask                                 (0x40000000)
#define SYS_CLK_DET_PLLDDSA_clkdet_done_pllddsa(data)                                (0x40000000&((data)<<30))
#define SYS_CLK_DET_PLLDDSA_clkdet_done_pllddsa_src(data)                            ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLDDSA_get_clkdet_done_pllddsa(data)                            ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLDDSA_clk_count_pllddsa_shift                                  (13)
#define SYS_CLK_DET_PLLDDSA_clk_count_pllddsa_mask                                   (0x3FFFE000)
#define SYS_CLK_DET_PLLDDSA_clk_count_pllddsa(data)                                  (0x3FFFE000&((data)<<13))
#define SYS_CLK_DET_PLLDDSA_clk_count_pllddsa_src(data)                              ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLDDSA_get_clk_count_pllddsa(data)                              ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLDDSA_refclk_count_pllddsa_shift                               (2)
#define SYS_CLK_DET_PLLDDSA_refclk_count_pllddsa_mask                                (0x00001FFC)
#define SYS_CLK_DET_PLLDDSA_refclk_count_pllddsa(data)                               (0x00001FFC&((data)<<2))
#define SYS_CLK_DET_PLLDDSA_refclk_count_pllddsa_src(data)                           ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLDDSA_get_refclk_count_pllddsa(data)                           ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLDDSA_reg_count_en_pllddsa_shift                               (1)
#define SYS_CLK_DET_PLLDDSA_reg_count_en_pllddsa_mask                                (0x00000002)
#define SYS_CLK_DET_PLLDDSA_reg_count_en_pllddsa(data)                               (0x00000002&((data)<<1))
#define SYS_CLK_DET_PLLDDSA_reg_count_en_pllddsa_src(data)                           ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLDDSA_get_reg_count_en_pllddsa(data)                           ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLDDSA_reg_rstn_pllddsa_shift                                   (0)
#define SYS_CLK_DET_PLLDDSA_reg_rstn_pllddsa_mask                                    (0x00000001)
#define SYS_CLK_DET_PLLDDSA_reg_rstn_pllddsa(data)                                   (0x00000001&((data)<<0))
#define SYS_CLK_DET_PLLDDSA_reg_rstn_pllddsa_src(data)                               ((0x00000001&(data))>>0)
#define SYS_CLK_DET_PLLDDSA_get_reg_rstn_pllddsa(data)                               ((0x00000001&(data))>>0)


#define SYS_CLK_DET_PLLGPU                                                           0x438
#define SYS_CLK_DET_PLLGPU_reg_addr                                                  "0x98000438"
#define SYS_CLK_DET_PLLGPU_reg                                                       0x98000438
#define set_SYS_CLK_DET_PLLGPU_reg(data)   (*((volatile unsigned int*) SYS_CLK_DET_PLLGPU_reg)=data)
#define get_SYS_CLK_DET_PLLGPU_reg   (*((volatile unsigned int*) SYS_CLK_DET_PLLGPU_reg))
#define SYS_CLK_DET_PLLGPU_inst_adr                                                  "0x000E"
#define SYS_CLK_DET_PLLGPU_inst                                                      0x000E
#define SYS_CLK_DET_PLLGPU_clkdet_done_pllgpu_shift                                  (30)
#define SYS_CLK_DET_PLLGPU_clkdet_done_pllgpu_mask                                   (0x40000000)
#define SYS_CLK_DET_PLLGPU_clkdet_done_pllgpu(data)                                  (0x40000000&((data)<<30))
#define SYS_CLK_DET_PLLGPU_clkdet_done_pllgpu_src(data)                              ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLGPU_get_clkdet_done_pllgpu(data)                              ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLGPU_clk_count_pllgpu_shift                                    (13)
#define SYS_CLK_DET_PLLGPU_clk_count_pllgpu_mask                                     (0x3FFFE000)
#define SYS_CLK_DET_PLLGPU_clk_count_pllgpu(data)                                    (0x3FFFE000&((data)<<13))
#define SYS_CLK_DET_PLLGPU_clk_count_pllgpu_src(data)                                ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLGPU_get_clk_count_pllgpu(data)                                ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLGPU_refclk_count_pllgpu_shift                                 (2)
#define SYS_CLK_DET_PLLGPU_refclk_count_pllgpu_mask                                  (0x00001FFC)
#define SYS_CLK_DET_PLLGPU_refclk_count_pllgpu(data)                                 (0x00001FFC&((data)<<2))
#define SYS_CLK_DET_PLLGPU_refclk_count_pllgpu_src(data)                             ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLGPU_get_refclk_count_pllgpu(data)                             ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLGPU_reg_count_en_pllgpu_shift                                 (1)
#define SYS_CLK_DET_PLLGPU_reg_count_en_pllgpu_mask                                  (0x00000002)
#define SYS_CLK_DET_PLLGPU_reg_count_en_pllgpu(data)                                 (0x00000002&((data)<<1))
#define SYS_CLK_DET_PLLGPU_reg_count_en_pllgpu_src(data)                             ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLGPU_get_reg_count_en_pllgpu(data)                             ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLGPU_reg_rstn_pllgpu_shift                                     (0)
#define SYS_CLK_DET_PLLGPU_reg_rstn_pllgpu_mask                                      (0x00000001)
#define SYS_CLK_DET_PLLGPU_reg_rstn_pllgpu(data)                                     (0x00000001&((data)<<0))
#define SYS_CLK_DET_PLLGPU_reg_rstn_pllgpu_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_CLK_DET_PLLGPU_get_reg_rstn_pllgpu(data)                                 ((0x00000001&(data))>>0)


#define SYS_CLK_DET_PLLVCPU                                                          0x43C
#define SYS_CLK_DET_PLLVCPU_reg_addr                                                 "0x9800043C"
#define SYS_CLK_DET_PLLVCPU_reg                                                      0x9800043C
#define set_SYS_CLK_DET_PLLVCPU_reg(data)   (*((volatile unsigned int*) SYS_CLK_DET_PLLVCPU_reg)=data)
#define get_SYS_CLK_DET_PLLVCPU_reg   (*((volatile unsigned int*) SYS_CLK_DET_PLLVCPU_reg))
#define SYS_CLK_DET_PLLVCPU_inst_adr                                                 "0x000F"
#define SYS_CLK_DET_PLLVCPU_inst                                                     0x000F
#define SYS_CLK_DET_PLLVCPU_clkdet_done_pllvcpu_shift                                (30)
#define SYS_CLK_DET_PLLVCPU_clkdet_done_pllvcpu_mask                                 (0x40000000)
#define SYS_CLK_DET_PLLVCPU_clkdet_done_pllvcpu(data)                                (0x40000000&((data)<<30))
#define SYS_CLK_DET_PLLVCPU_clkdet_done_pllvcpu_src(data)                            ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLVCPU_get_clkdet_done_pllvcpu(data)                            ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLVCPU_clk_count_pllvcpu_shift                                  (13)
#define SYS_CLK_DET_PLLVCPU_clk_count_pllvcpu_mask                                   (0x3FFFE000)
#define SYS_CLK_DET_PLLVCPU_clk_count_pllvcpu(data)                                  (0x3FFFE000&((data)<<13))
#define SYS_CLK_DET_PLLVCPU_clk_count_pllvcpu_src(data)                              ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLVCPU_get_clk_count_pllvcpu(data)                              ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLVCPU_refclk_count_pllvcpu_shift                               (2)
#define SYS_CLK_DET_PLLVCPU_refclk_count_pllvcpu_mask                                (0x00001FFC)
#define SYS_CLK_DET_PLLVCPU_refclk_count_pllvcpu(data)                               (0x00001FFC&((data)<<2))
#define SYS_CLK_DET_PLLVCPU_refclk_count_pllvcpu_src(data)                           ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLVCPU_get_refclk_count_pllvcpu(data)                           ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLVCPU_reg_count_en_pllvcpu_shift                               (1)
#define SYS_CLK_DET_PLLVCPU_reg_count_en_pllvcpu_mask                                (0x00000002)
#define SYS_CLK_DET_PLLVCPU_reg_count_en_pllvcpu(data)                               (0x00000002&((data)<<1))
#define SYS_CLK_DET_PLLVCPU_reg_count_en_pllvcpu_src(data)                           ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLVCPU_get_reg_count_en_pllvcpu(data)                           ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLVCPU_reg_rstn_pllvcpu_shift                                   (0)
#define SYS_CLK_DET_PLLVCPU_reg_rstn_pllvcpu_mask                                    (0x00000001)
#define SYS_CLK_DET_PLLVCPU_reg_rstn_pllvcpu(data)                                   (0x00000001&((data)<<0))
#define SYS_CLK_DET_PLLVCPU_reg_rstn_pllvcpu_src(data)                               ((0x00000001&(data))>>0)
#define SYS_CLK_DET_PLLVCPU_get_reg_rstn_pllvcpu(data)                               ((0x00000001&(data))>>0)


#define SYS_CLK_DET_PLLVCPU_2                                                        0x440
#define SYS_CLK_DET_PLLVCPU_2_reg_addr                                               "0x98000440"
#define SYS_CLK_DET_PLLVCPU_2_reg                                                    0x98000440
#define set_SYS_CLK_DET_PLLVCPU_2_reg(data)   (*((volatile unsigned int*) SYS_CLK_DET_PLLVCPU_2_reg)=data)
#define get_SYS_CLK_DET_PLLVCPU_2_reg   (*((volatile unsigned int*) SYS_CLK_DET_PLLVCPU_2_reg))
#define SYS_CLK_DET_PLLVCPU_2_inst_adr                                               "0x0010"
#define SYS_CLK_DET_PLLVCPU_2_inst                                                   0x0010
#define SYS_CLK_DET_PLLVCPU_2_clkdet_done_pllvcpu_2_shift                            (30)
#define SYS_CLK_DET_PLLVCPU_2_clkdet_done_pllvcpu_2_mask                             (0x40000000)
#define SYS_CLK_DET_PLLVCPU_2_clkdet_done_pllvcpu_2(data)                            (0x40000000&((data)<<30))
#define SYS_CLK_DET_PLLVCPU_2_clkdet_done_pllvcpu_2_src(data)                        ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLVCPU_2_get_clkdet_done_pllvcpu_2(data)                        ((0x40000000&(data))>>30)
#define SYS_CLK_DET_PLLVCPU_2_clk_count_pllvcpu_2_shift                              (13)
#define SYS_CLK_DET_PLLVCPU_2_clk_count_pllvcpu_2_mask                               (0x3FFFE000)
#define SYS_CLK_DET_PLLVCPU_2_clk_count_pllvcpu_2(data)                              (0x3FFFE000&((data)<<13))
#define SYS_CLK_DET_PLLVCPU_2_clk_count_pllvcpu_2_src(data)                          ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLVCPU_2_get_clk_count_pllvcpu_2(data)                          ((0x3FFFE000&(data))>>13)
#define SYS_CLK_DET_PLLVCPU_2_refclk_count_pllvcpu_2_shift                           (2)
#define SYS_CLK_DET_PLLVCPU_2_refclk_count_pllvcpu_2_mask                            (0x00001FFC)
#define SYS_CLK_DET_PLLVCPU_2_refclk_count_pllvcpu_2(data)                           (0x00001FFC&((data)<<2))
#define SYS_CLK_DET_PLLVCPU_2_refclk_count_pllvcpu_2_src(data)                       ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLVCPU_2_get_refclk_count_pllvcpu_2(data)                       ((0x00001FFC&(data))>>2)
#define SYS_CLK_DET_PLLVCPU_2_reg_count_en_pllvcpu_2_shift                           (1)
#define SYS_CLK_DET_PLLVCPU_2_reg_count_en_pllvcpu_2_mask                            (0x00000002)
#define SYS_CLK_DET_PLLVCPU_2_reg_count_en_pllvcpu_2(data)                           (0x00000002&((data)<<1))
#define SYS_CLK_DET_PLLVCPU_2_reg_count_en_pllvcpu_2_src(data)                       ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLVCPU_2_get_reg_count_en_pllvcpu_2(data)                       ((0x00000002&(data))>>1)
#define SYS_CLK_DET_PLLVCPU_2_reg_rstn_pllvcpu_2_shift                               (0)
#define SYS_CLK_DET_PLLVCPU_2_reg_rstn_pllvcpu_2_mask                                (0x00000001)
#define SYS_CLK_DET_PLLVCPU_2_reg_rstn_pllvcpu_2(data)                               (0x00000001&((data)<<0))
#define SYS_CLK_DET_PLLVCPU_2_reg_rstn_pllvcpu_2_src(data)                           ((0x00000001&(data))>>0)
#define SYS_CLK_DET_PLLVCPU_2_get_reg_rstn_pllvcpu_2(data)                           ((0x00000001&(data))>>0)


#define SYS_VETOP_SRAM_BISR_CTRL                                                     0x444
#define SYS_VETOP_SRAM_BISR_CTRL_reg_addr                                            "0x98000444"
#define SYS_VETOP_SRAM_BISR_CTRL_reg                                                 0x98000444
#define set_SYS_VETOP_SRAM_BISR_CTRL_reg(data)   (*((volatile unsigned int*) SYS_VETOP_SRAM_BISR_CTRL_reg)=data)
#define get_SYS_VETOP_SRAM_BISR_CTRL_reg   (*((volatile unsigned int*) SYS_VETOP_SRAM_BISR_CTRL_reg))
#define SYS_VETOP_SRAM_BISR_CTRL_inst_adr                                            "0x0011"
#define SYS_VETOP_SRAM_BISR_CTRL_inst                                                0x0011
#define SYS_VETOP_SRAM_BISR_CTRL_vetop_sram_ctrl_shift                               (0)
#define SYS_VETOP_SRAM_BISR_CTRL_vetop_sram_ctrl_mask                                (0xFFFFFFFF)
#define SYS_VETOP_SRAM_BISR_CTRL_vetop_sram_ctrl(data)                               (0xFFFFFFFF&((data)<<0))
#define SYS_VETOP_SRAM_BISR_CTRL_vetop_sram_ctrl_src(data)                           ((0xFFFFFFFF&(data))>>0)
#define SYS_VETOP_SRAM_BISR_CTRL_get_vetop_sram_ctrl(data)                           ((0xFFFFFFFF&(data))>>0)


#define SYS_SCAN_CTRL                                                                0x44C
#define SYS_SCAN_CTRL_reg_addr                                                       "0x9800044C"
#define SYS_SCAN_CTRL_reg                                                            0x9800044C
#define set_SYS_SCAN_CTRL_reg(data)   (*((volatile unsigned int*) SYS_SCAN_CTRL_reg)=data)
#define get_SYS_SCAN_CTRL_reg   (*((volatile unsigned int*) SYS_SCAN_CTRL_reg))
#define SYS_SCAN_CTRL_inst_adr                                                       "0x0013"
#define SYS_SCAN_CTRL_inst                                                           0x0013
#define SYS_SCAN_CTRL_scpu_pll_clk_sel_shift                                         (4)
#define SYS_SCAN_CTRL_scpu_pll_clk_sel_mask                                          (0x00000030)
#define SYS_SCAN_CTRL_scpu_pll_clk_sel(data)                                         (0x00000030&((data)<<4))
#define SYS_SCAN_CTRL_scpu_pll_clk_sel_src(data)                                     ((0x00000030&(data))>>4)
#define SYS_SCAN_CTRL_get_scpu_pll_clk_sel(data)                                     ((0x00000030&(data))>>4)
#define SYS_SCAN_CTRL_occ_bypass_mode_shift                                          (3)
#define SYS_SCAN_CTRL_occ_bypass_mode_mask                                           (0x00000008)
#define SYS_SCAN_CTRL_occ_bypass_mode(data)                                          (0x00000008&((data)<<3))
#define SYS_SCAN_CTRL_occ_bypass_mode_src(data)                                      ((0x00000008&(data))>>3)
#define SYS_SCAN_CTRL_get_occ_bypass_mode(data)                                      ((0x00000008&(data))>>3)
#define SYS_SCAN_CTRL_sata_sel_shift                                                 (2)
#define SYS_SCAN_CTRL_sata_sel_mask                                                  (0x00000004)
#define SYS_SCAN_CTRL_sata_sel(data)                                                 (0x00000004&((data)<<2))
#define SYS_SCAN_CTRL_sata_sel_src(data)                                             ((0x00000004&(data))>>2)
#define SYS_SCAN_CTRL_get_sata_sel(data)                                             ((0x00000004&(data))>>2)
#define SYS_SCAN_CTRL_occ_debug_en_shift                                             (0)
#define SYS_SCAN_CTRL_occ_debug_en_mask                                              (0x00000003)
#define SYS_SCAN_CTRL_occ_debug_en(data)                                             (0x00000003&((data)<<0))
#define SYS_SCAN_CTRL_occ_debug_en_src(data)                                         ((0x00000003&(data))>>0)
#define SYS_SCAN_CTRL_get_occ_debug_en(data)                                         ((0x00000003&(data))>>0)


#define SYS_DUMMY0                                                                   0x454
#define SYS_DUMMY0_reg_addr                                                          "0x98000454"
#define SYS_DUMMY0_reg                                                               0x98000454
#define set_SYS_DUMMY0_reg(data)   (*((volatile unsigned int*) SYS_DUMMY0_reg)=data)
#define get_SYS_DUMMY0_reg   (*((volatile unsigned int*) SYS_DUMMY0_reg))
#define SYS_DUMMY0_inst_adr                                                          "0x0015"
#define SYS_DUMMY0_inst                                                              0x0015
#define SYS_DUMMY0_dmyreg0_rst0_shift                                                (0)
#define SYS_DUMMY0_dmyreg0_rst0_mask                                                 (0xFFFFFFFF)
#define SYS_DUMMY0_dmyreg0_rst0(data)                                                (0xFFFFFFFF&((data)<<0))
#define SYS_DUMMY0_dmyreg0_rst0_src(data)                                            ((0xFFFFFFFF&(data))>>0)
#define SYS_DUMMY0_get_dmyreg0_rst0(data)                                            ((0xFFFFFFFF&(data))>>0)


#define SYS_DUMMY1                                                                   0x458
#define SYS_DUMMY1_reg_addr                                                          "0x98000458"
#define SYS_DUMMY1_reg                                                               0x98000458
#define set_SYS_DUMMY1_reg(data)   (*((volatile unsigned int*) SYS_DUMMY1_reg)=data)
#define get_SYS_DUMMY1_reg   (*((volatile unsigned int*) SYS_DUMMY1_reg))
#define SYS_DUMMY1_inst_adr                                                          "0x0016"
#define SYS_DUMMY1_inst                                                              0x0016
#define SYS_DUMMY1_dmyreg1_rst0_shift                                                (0)
#define SYS_DUMMY1_dmyreg1_rst0_mask                                                 (0xFFFFFFFF)
#define SYS_DUMMY1_dmyreg1_rst0(data)                                                (0xFFFFFFFF&((data)<<0))
#define SYS_DUMMY1_dmyreg1_rst0_src(data)                                            ((0xFFFFFFFF&(data))>>0)
#define SYS_DUMMY1_get_dmyreg1_rst0(data)                                            ((0xFFFFFFFF&(data))>>0)


#define SYS_DUMMY2                                                                   0x45C
#define SYS_DUMMY2_reg_addr                                                          "0x9800045C"
#define SYS_DUMMY2_reg                                                               0x9800045C
#define set_SYS_DUMMY2_reg(data)   (*((volatile unsigned int*) SYS_DUMMY2_reg)=data)
#define get_SYS_DUMMY2_reg   (*((volatile unsigned int*) SYS_DUMMY2_reg))
#define SYS_DUMMY2_inst_adr                                                          "0x0017"
#define SYS_DUMMY2_inst                                                              0x0017
#define SYS_DUMMY2_dmyreg2_rst0_shift                                                (0)
#define SYS_DUMMY2_dmyreg2_rst0_mask                                                 (0xFFFFFFFF)
#define SYS_DUMMY2_dmyreg2_rst0(data)                                                (0xFFFFFFFF&((data)<<0))
#define SYS_DUMMY2_dmyreg2_rst0_src(data)                                            ((0xFFFFFFFF&(data))>>0)
#define SYS_DUMMY2_get_dmyreg2_rst0(data)                                            ((0xFFFFFFFF&(data))>>0)


#define SYS_DUMMY3                                                                   0x460
#define SYS_DUMMY3_reg_addr                                                          "0x98000460"
#define SYS_DUMMY3_reg                                                               0x98000460
#define set_SYS_DUMMY3_reg(data)   (*((volatile unsigned int*) SYS_DUMMY3_reg)=data)
#define get_SYS_DUMMY3_reg   (*((volatile unsigned int*) SYS_DUMMY3_reg))
#define SYS_DUMMY3_inst_adr                                                          "0x0018"
#define SYS_DUMMY3_inst                                                              0x0018
#define SYS_DUMMY3_dmyreg3_rst0_shift                                                (0)
#define SYS_DUMMY3_dmyreg3_rst0_mask                                                 (0xFFFFFFFF)
#define SYS_DUMMY3_dmyreg3_rst0(data)                                                (0xFFFFFFFF&((data)<<0))
#define SYS_DUMMY3_dmyreg3_rst0_src(data)                                            ((0xFFFFFFFF&(data))>>0)
#define SYS_DUMMY3_get_dmyreg3_rst0(data)                                            ((0xFFFFFFFF&(data))>>0)


#define SYS_DUMMY4                                                                   0x464
#define SYS_DUMMY4_reg_addr                                                          "0x98000464"
#define SYS_DUMMY4_reg                                                               0x98000464
#define set_SYS_DUMMY4_reg(data)   (*((volatile unsigned int*) SYS_DUMMY4_reg)=data)
#define get_SYS_DUMMY4_reg   (*((volatile unsigned int*) SYS_DUMMY4_reg))
#define SYS_DUMMY4_inst_adr                                                          "0x0019"
#define SYS_DUMMY4_inst                                                              0x0019
#define SYS_DUMMY4_dmyreg4_rst1_shift                                                (0)
#define SYS_DUMMY4_dmyreg4_rst1_mask                                                 (0xFFFFFFFF)
#define SYS_DUMMY4_dmyreg4_rst1(data)                                                (0xFFFFFFFF&((data)<<0))
#define SYS_DUMMY4_dmyreg4_rst1_src(data)                                            ((0xFFFFFFFF&(data))>>0)
#define SYS_DUMMY4_get_dmyreg4_rst1(data)                                            ((0xFFFFFFFF&(data))>>0)


#define SYS_DUMMY5                                                                   0x468
#define SYS_DUMMY5_reg_addr                                                          "0x98000468"
#define SYS_DUMMY5_reg                                                               0x98000468
#define set_SYS_DUMMY5_reg(data)   (*((volatile unsigned int*) SYS_DUMMY5_reg)=data)
#define get_SYS_DUMMY5_reg   (*((volatile unsigned int*) SYS_DUMMY5_reg))
#define SYS_DUMMY5_inst_adr                                                          "0x001A"
#define SYS_DUMMY5_inst                                                              0x001A
#define SYS_DUMMY5_dmyreg5_rst1_shift                                                (0)
#define SYS_DUMMY5_dmyreg5_rst1_mask                                                 (0xFFFFFFFF)
#define SYS_DUMMY5_dmyreg5_rst1(data)                                                (0xFFFFFFFF&((data)<<0))
#define SYS_DUMMY5_dmyreg5_rst1_src(data)                                            ((0xFFFFFFFF&(data))>>0)
#define SYS_DUMMY5_get_dmyreg5_rst1(data)                                            ((0xFFFFFFFF&(data))>>0)


#define SYS_PCIE_CLK_DEAD_LOCK                                                       0x46C
#define SYS_PCIE_CLK_DEAD_LOCK_reg_addr                                              "0x9800046C"
#define SYS_PCIE_CLK_DEAD_LOCK_reg                                                   0x9800046C
#define set_SYS_PCIE_CLK_DEAD_LOCK_reg(data)   (*((volatile unsigned int*) SYS_PCIE_CLK_DEAD_LOCK_reg)=data)
#define get_SYS_PCIE_CLK_DEAD_LOCK_reg   (*((volatile unsigned int*) SYS_PCIE_CLK_DEAD_LOCK_reg))
#define SYS_PCIE_CLK_DEAD_LOCK_inst_adr                                              "0x001B"
#define SYS_PCIE_CLK_DEAD_LOCK_inst                                                  0x001B
#define SYS_PCIE_CLK_DEAD_LOCK_pcie2_clk_reqkmux_shift                               (5)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie2_clk_reqkmux_mask                                (0x00000020)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie2_clk_reqkmux(data)                               (0x00000020&((data)<<5))
#define SYS_PCIE_CLK_DEAD_LOCK_pcie2_clk_reqkmux_src(data)                           ((0x00000020&(data))>>5)
#define SYS_PCIE_CLK_DEAD_LOCK_get_pcie2_clk_reqkmux(data)                           ((0x00000020&(data))>>5)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie1_clk_reqkmux_shift                               (4)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie1_clk_reqkmux_mask                                (0x00000010)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie1_clk_reqkmux(data)                               (0x00000010&((data)<<4))
#define SYS_PCIE_CLK_DEAD_LOCK_pcie1_clk_reqkmux_src(data)                           ((0x00000010&(data))>>4)
#define SYS_PCIE_CLK_DEAD_LOCK_get_pcie1_clk_reqkmux(data)                           ((0x00000010&(data))>>4)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie0_clk_reqkmux_shift                               (3)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie0_clk_reqkmux_mask                                (0x00000008)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie0_clk_reqkmux(data)                               (0x00000008&((data)<<3))
#define SYS_PCIE_CLK_DEAD_LOCK_pcie0_clk_reqkmux_src(data)                           ((0x00000008&(data))>>3)
#define SYS_PCIE_CLK_DEAD_LOCK_get_pcie0_clk_reqkmux(data)                           ((0x00000008&(data))>>3)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie2_clk_reqkeep_shift                               (2)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie2_clk_reqkeep_mask                                (0x00000004)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie2_clk_reqkeep(data)                               (0x00000004&((data)<<2))
#define SYS_PCIE_CLK_DEAD_LOCK_pcie2_clk_reqkeep_src(data)                           ((0x00000004&(data))>>2)
#define SYS_PCIE_CLK_DEAD_LOCK_get_pcie2_clk_reqkeep(data)                           ((0x00000004&(data))>>2)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie1_clk_reqkeep_shift                               (1)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie1_clk_reqkeep_mask                                (0x00000002)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie1_clk_reqkeep(data)                               (0x00000002&((data)<<1))
#define SYS_PCIE_CLK_DEAD_LOCK_pcie1_clk_reqkeep_src(data)                           ((0x00000002&(data))>>1)
#define SYS_PCIE_CLK_DEAD_LOCK_get_pcie1_clk_reqkeep(data)                           ((0x00000002&(data))>>1)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie0_clk_reqkeep_shift                               (0)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie0_clk_reqkeep_mask                                (0x00000001)
#define SYS_PCIE_CLK_DEAD_LOCK_pcie0_clk_reqkeep(data)                               (0x00000001&((data)<<0))
#define SYS_PCIE_CLK_DEAD_LOCK_pcie0_clk_reqkeep_src(data)                           ((0x00000001&(data))>>0)
#define SYS_PCIE_CLK_DEAD_LOCK_get_pcie0_clk_reqkeep(data)                           ((0x00000001&(data))>>0)


#define SYS_BIST_STATUS                                                              0x470
#define SYS_BIST_STATUS_reg_addr                                                     "0x98000470"
#define SYS_BIST_STATUS_reg                                                          0x98000470
#define set_SYS_BIST_STATUS_reg(data)   (*((volatile unsigned int*) SYS_BIST_STATUS_reg)=data)
#define get_SYS_BIST_STATUS_reg   (*((volatile unsigned int*) SYS_BIST_STATUS_reg))
#define SYS_BIST_STATUS_inst_adr                                                     "0x001C"
#define SYS_BIST_STATUS_inst                                                         0x001C
#define SYS_BIST_STATUS_dcphy0_bist_fail_shift                                       (24)
#define SYS_BIST_STATUS_dcphy0_bist_fail_mask                                        (0x01000000)
#define SYS_BIST_STATUS_dcphy0_bist_fail(data)                                       (0x01000000&((data)<<24))
#define SYS_BIST_STATUS_dcphy0_bist_fail_src(data)                                   ((0x01000000&(data))>>24)
#define SYS_BIST_STATUS_get_dcphy0_bist_fail(data)                                   ((0x01000000&(data))>>24)
#define SYS_BIST_STATUS_disp_bist_fail_shift                                         (23)
#define SYS_BIST_STATUS_disp_bist_fail_mask                                          (0x00800000)
#define SYS_BIST_STATUS_disp_bist_fail(data)                                         (0x00800000&((data)<<23))
#define SYS_BIST_STATUS_disp_bist_fail_src(data)                                     ((0x00800000&(data))>>23)
#define SYS_BIST_STATUS_get_disp_bist_fail(data)                                     ((0x00800000&(data))>>23)
#define SYS_BIST_STATUS_gpu_bist_fail_shift                                          (22)
#define SYS_BIST_STATUS_gpu_bist_fail_mask                                           (0x00400000)
#define SYS_BIST_STATUS_gpu_bist_fail(data)                                          (0x00400000&((data)<<22))
#define SYS_BIST_STATUS_gpu_bist_fail_src(data)                                      ((0x00400000&(data))>>22)
#define SYS_BIST_STATUS_get_gpu_bist_fail(data)                                      ((0x00400000&(data))>>22)
#define SYS_BIST_STATUS_ve3_bist_fail_shift                                          (21)
#define SYS_BIST_STATUS_ve3_bist_fail_mask                                           (0x00200000)
#define SYS_BIST_STATUS_ve3_bist_fail(data)                                          (0x00200000&((data)<<21))
#define SYS_BIST_STATUS_ve3_bist_fail_src(data)                                      ((0x00200000&(data))>>21)
#define SYS_BIST_STATUS_get_ve3_bist_fail(data)                                      ((0x00200000&(data))>>21)
#define SYS_BIST_STATUS_ve2_bist_fail_shift                                          (20)
#define SYS_BIST_STATUS_ve2_bist_fail_mask                                           (0x00100000)
#define SYS_BIST_STATUS_ve2_bist_fail(data)                                          (0x00100000&((data)<<20))
#define SYS_BIST_STATUS_ve2_bist_fail_src(data)                                      ((0x00100000&(data))>>20)
#define SYS_BIST_STATUS_get_ve2_bist_fail(data)                                      ((0x00100000&(data))>>20)
#define SYS_BIST_STATUS_ve1_bist_fail_shift                                          (19)
#define SYS_BIST_STATUS_ve1_bist_fail_mask                                           (0x00080000)
#define SYS_BIST_STATUS_ve1_bist_fail(data)                                          (0x00080000&((data)<<19))
#define SYS_BIST_STATUS_ve1_bist_fail_src(data)                                      ((0x00080000&(data))>>19)
#define SYS_BIST_STATUS_get_ve1_bist_fail(data)                                      ((0x00080000&(data))>>19)
#define SYS_BIST_STATUS_main2_bist_fail_shift                                        (18)
#define SYS_BIST_STATUS_main2_bist_fail_mask                                         (0x00040000)
#define SYS_BIST_STATUS_main2_bist_fail(data)                                        (0x00040000&((data)<<18))
#define SYS_BIST_STATUS_main2_bist_fail_src(data)                                    ((0x00040000&(data))>>18)
#define SYS_BIST_STATUS_get_main2_bist_fail(data)                                    ((0x00040000&(data))>>18)
#define SYS_BIST_STATUS_main1_bist_fail_shift                                        (17)
#define SYS_BIST_STATUS_main1_bist_fail_mask                                         (0x00020000)
#define SYS_BIST_STATUS_main1_bist_fail(data)                                        (0x00020000&((data)<<17))
#define SYS_BIST_STATUS_main1_bist_fail_src(data)                                    ((0x00020000&(data))>>17)
#define SYS_BIST_STATUS_get_main1_bist_fail(data)                                    ((0x00020000&(data))>>17)
#define SYS_BIST_STATUS_iso_bist_fail_shift                                          (16)
#define SYS_BIST_STATUS_iso_bist_fail_mask                                           (0x00010000)
#define SYS_BIST_STATUS_iso_bist_fail(data)                                          (0x00010000&((data)<<16))
#define SYS_BIST_STATUS_iso_bist_fail_src(data)                                      ((0x00010000&(data))>>16)
#define SYS_BIST_STATUS_get_iso_bist_fail(data)                                      ((0x00010000&(data))>>16)
#define SYS_BIST_STATUS_dcphy0_bist_done_shift                                       (8)
#define SYS_BIST_STATUS_dcphy0_bist_done_mask                                        (0x00000100)
#define SYS_BIST_STATUS_dcphy0_bist_done(data)                                       (0x00000100&((data)<<8))
#define SYS_BIST_STATUS_dcphy0_bist_done_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_BIST_STATUS_get_dcphy0_bist_done(data)                                   ((0x00000100&(data))>>8)
#define SYS_BIST_STATUS_disp_bist_done_shift                                         (7)
#define SYS_BIST_STATUS_disp_bist_done_mask                                          (0x00000080)
#define SYS_BIST_STATUS_disp_bist_done(data)                                         (0x00000080&((data)<<7))
#define SYS_BIST_STATUS_disp_bist_done_src(data)                                     ((0x00000080&(data))>>7)
#define SYS_BIST_STATUS_get_disp_bist_done(data)                                     ((0x00000080&(data))>>7)
#define SYS_BIST_STATUS_gpu_bist_done_shift                                          (6)
#define SYS_BIST_STATUS_gpu_bist_done_mask                                           (0x00000040)
#define SYS_BIST_STATUS_gpu_bist_done(data)                                          (0x00000040&((data)<<6))
#define SYS_BIST_STATUS_gpu_bist_done_src(data)                                      ((0x00000040&(data))>>6)
#define SYS_BIST_STATUS_get_gpu_bist_done(data)                                      ((0x00000040&(data))>>6)
#define SYS_BIST_STATUS_ve3_bist_done_shift                                          (5)
#define SYS_BIST_STATUS_ve3_bist_done_mask                                           (0x00000020)
#define SYS_BIST_STATUS_ve3_bist_done(data)                                          (0x00000020&((data)<<5))
#define SYS_BIST_STATUS_ve3_bist_done_src(data)                                      ((0x00000020&(data))>>5)
#define SYS_BIST_STATUS_get_ve3_bist_done(data)                                      ((0x00000020&(data))>>5)
#define SYS_BIST_STATUS_ve2_bist_done_shift                                          (4)
#define SYS_BIST_STATUS_ve2_bist_done_mask                                           (0x00000010)
#define SYS_BIST_STATUS_ve2_bist_done(data)                                          (0x00000010&((data)<<4))
#define SYS_BIST_STATUS_ve2_bist_done_src(data)                                      ((0x00000010&(data))>>4)
#define SYS_BIST_STATUS_get_ve2_bist_done(data)                                      ((0x00000010&(data))>>4)
#define SYS_BIST_STATUS_ve1_bist_done_shift                                          (3)
#define SYS_BIST_STATUS_ve1_bist_done_mask                                           (0x00000008)
#define SYS_BIST_STATUS_ve1_bist_done(data)                                          (0x00000008&((data)<<3))
#define SYS_BIST_STATUS_ve1_bist_done_src(data)                                      ((0x00000008&(data))>>3)
#define SYS_BIST_STATUS_get_ve1_bist_done(data)                                      ((0x00000008&(data))>>3)
#define SYS_BIST_STATUS_main2_bist_done_shift                                        (2)
#define SYS_BIST_STATUS_main2_bist_done_mask                                         (0x00000004)
#define SYS_BIST_STATUS_main2_bist_done(data)                                        (0x00000004&((data)<<2))
#define SYS_BIST_STATUS_main2_bist_done_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_BIST_STATUS_get_main2_bist_done(data)                                    ((0x00000004&(data))>>2)
#define SYS_BIST_STATUS_main1_bist_done_shift                                        (1)
#define SYS_BIST_STATUS_main1_bist_done_mask                                         (0x00000002)
#define SYS_BIST_STATUS_main1_bist_done(data)                                        (0x00000002&((data)<<1))
#define SYS_BIST_STATUS_main1_bist_done_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_BIST_STATUS_get_main1_bist_done(data)                                    ((0x00000002&(data))>>1)
#define SYS_BIST_STATUS_iso_bist_done_shift                                          (0)
#define SYS_BIST_STATUS_iso_bist_done_mask                                           (0x00000001)
#define SYS_BIST_STATUS_iso_bist_done(data)                                          (0x00000001&((data)<<0))
#define SYS_BIST_STATUS_iso_bist_done_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_BIST_STATUS_get_iso_bist_done(data)                                      ((0x00000001&(data))>>0)


#define SYS_DRF_STATUS1                                                              0x474
#define SYS_DRF_STATUS1_reg_addr                                                     "0x98000474"
#define SYS_DRF_STATUS1_reg                                                          0x98000474
#define set_SYS_DRF_STATUS1_reg(data)   (*((volatile unsigned int*) SYS_DRF_STATUS1_reg)=data)
#define get_SYS_DRF_STATUS1_reg   (*((volatile unsigned int*) SYS_DRF_STATUS1_reg))
#define SYS_DRF_STATUS1_inst_adr                                                     "0x001D"
#define SYS_DRF_STATUS1_inst                                                         0x001D
#define SYS_DRF_STATUS1_dcphy0_drf_fail_shift                                        (24)
#define SYS_DRF_STATUS1_dcphy0_drf_fail_mask                                         (0x01000000)
#define SYS_DRF_STATUS1_dcphy0_drf_fail(data)                                        (0x01000000&((data)<<24))
#define SYS_DRF_STATUS1_dcphy0_drf_fail_src(data)                                    ((0x01000000&(data))>>24)
#define SYS_DRF_STATUS1_get_dcphy0_drf_fail(data)                                    ((0x01000000&(data))>>24)
#define SYS_DRF_STATUS1_disp_drf_fail_shift                                          (23)
#define SYS_DRF_STATUS1_disp_drf_fail_mask                                           (0x00800000)
#define SYS_DRF_STATUS1_disp_drf_fail(data)                                          (0x00800000&((data)<<23))
#define SYS_DRF_STATUS1_disp_drf_fail_src(data)                                      ((0x00800000&(data))>>23)
#define SYS_DRF_STATUS1_get_disp_drf_fail(data)                                      ((0x00800000&(data))>>23)
#define SYS_DRF_STATUS1_gpu_drf_fail_shift                                           (22)
#define SYS_DRF_STATUS1_gpu_drf_fail_mask                                            (0x00400000)
#define SYS_DRF_STATUS1_gpu_drf_fail(data)                                           (0x00400000&((data)<<22))
#define SYS_DRF_STATUS1_gpu_drf_fail_src(data)                                       ((0x00400000&(data))>>22)
#define SYS_DRF_STATUS1_get_gpu_drf_fail(data)                                       ((0x00400000&(data))>>22)
#define SYS_DRF_STATUS1_ve3_drf_fail_shift                                           (21)
#define SYS_DRF_STATUS1_ve3_drf_fail_mask                                            (0x00200000)
#define SYS_DRF_STATUS1_ve3_drf_fail(data)                                           (0x00200000&((data)<<21))
#define SYS_DRF_STATUS1_ve3_drf_fail_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_DRF_STATUS1_get_ve3_drf_fail(data)                                       ((0x00200000&(data))>>21)
#define SYS_DRF_STATUS1_ve2_drf_fail_shift                                           (20)
#define SYS_DRF_STATUS1_ve2_drf_fail_mask                                            (0x00100000)
#define SYS_DRF_STATUS1_ve2_drf_fail(data)                                           (0x00100000&((data)<<20))
#define SYS_DRF_STATUS1_ve2_drf_fail_src(data)                                       ((0x00100000&(data))>>20)
#define SYS_DRF_STATUS1_get_ve2_drf_fail(data)                                       ((0x00100000&(data))>>20)
#define SYS_DRF_STATUS1_ve1_drf_fail_shift                                           (19)
#define SYS_DRF_STATUS1_ve1_drf_fail_mask                                            (0x00080000)
#define SYS_DRF_STATUS1_ve1_drf_fail(data)                                           (0x00080000&((data)<<19))
#define SYS_DRF_STATUS1_ve1_drf_fail_src(data)                                       ((0x00080000&(data))>>19)
#define SYS_DRF_STATUS1_get_ve1_drf_fail(data)                                       ((0x00080000&(data))>>19)
#define SYS_DRF_STATUS1_main2_drf_fail_shift                                         (18)
#define SYS_DRF_STATUS1_main2_drf_fail_mask                                          (0x00040000)
#define SYS_DRF_STATUS1_main2_drf_fail(data)                                         (0x00040000&((data)<<18))
#define SYS_DRF_STATUS1_main2_drf_fail_src(data)                                     ((0x00040000&(data))>>18)
#define SYS_DRF_STATUS1_get_main2_drf_fail(data)                                     ((0x00040000&(data))>>18)
#define SYS_DRF_STATUS1_main1_drf_fail_shift                                         (17)
#define SYS_DRF_STATUS1_main1_drf_fail_mask                                          (0x00020000)
#define SYS_DRF_STATUS1_main1_drf_fail(data)                                         (0x00020000&((data)<<17))
#define SYS_DRF_STATUS1_main1_drf_fail_src(data)                                     ((0x00020000&(data))>>17)
#define SYS_DRF_STATUS1_get_main1_drf_fail(data)                                     ((0x00020000&(data))>>17)
#define SYS_DRF_STATUS1_iso_drf_fail_shift                                           (16)
#define SYS_DRF_STATUS1_iso_drf_fail_mask                                            (0x00010000)
#define SYS_DRF_STATUS1_iso_drf_fail(data)                                           (0x00010000&((data)<<16))
#define SYS_DRF_STATUS1_iso_drf_fail_src(data)                                       ((0x00010000&(data))>>16)
#define SYS_DRF_STATUS1_get_iso_drf_fail(data)                                       ((0x00010000&(data))>>16)
#define SYS_DRF_STATUS1_dcphy0_drf_done_shift                                        (8)
#define SYS_DRF_STATUS1_dcphy0_drf_done_mask                                         (0x00000100)
#define SYS_DRF_STATUS1_dcphy0_drf_done(data)                                        (0x00000100&((data)<<8))
#define SYS_DRF_STATUS1_dcphy0_drf_done_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_DRF_STATUS1_get_dcphy0_drf_done(data)                                    ((0x00000100&(data))>>8)
#define SYS_DRF_STATUS1_disp_drf_done_shift                                          (7)
#define SYS_DRF_STATUS1_disp_drf_done_mask                                           (0x00000080)
#define SYS_DRF_STATUS1_disp_drf_done(data)                                          (0x00000080&((data)<<7))
#define SYS_DRF_STATUS1_disp_drf_done_src(data)                                      ((0x00000080&(data))>>7)
#define SYS_DRF_STATUS1_get_disp_drf_done(data)                                      ((0x00000080&(data))>>7)
#define SYS_DRF_STATUS1_gpu_drf_done_shift                                           (6)
#define SYS_DRF_STATUS1_gpu_drf_done_mask                                            (0x00000040)
#define SYS_DRF_STATUS1_gpu_drf_done(data)                                           (0x00000040&((data)<<6))
#define SYS_DRF_STATUS1_gpu_drf_done_src(data)                                       ((0x00000040&(data))>>6)
#define SYS_DRF_STATUS1_get_gpu_drf_done(data)                                       ((0x00000040&(data))>>6)
#define SYS_DRF_STATUS1_ve3_drf_done_shift                                           (5)
#define SYS_DRF_STATUS1_ve3_drf_done_mask                                            (0x00000020)
#define SYS_DRF_STATUS1_ve3_drf_done(data)                                           (0x00000020&((data)<<5))
#define SYS_DRF_STATUS1_ve3_drf_done_src(data)                                       ((0x00000020&(data))>>5)
#define SYS_DRF_STATUS1_get_ve3_drf_done(data)                                       ((0x00000020&(data))>>5)
#define SYS_DRF_STATUS1_ve2_drf_done_shift                                           (4)
#define SYS_DRF_STATUS1_ve2_drf_done_mask                                            (0x00000010)
#define SYS_DRF_STATUS1_ve2_drf_done(data)                                           (0x00000010&((data)<<4))
#define SYS_DRF_STATUS1_ve2_drf_done_src(data)                                       ((0x00000010&(data))>>4)
#define SYS_DRF_STATUS1_get_ve2_drf_done(data)                                       ((0x00000010&(data))>>4)
#define SYS_DRF_STATUS1_ve1_drf_done_shift                                           (3)
#define SYS_DRF_STATUS1_ve1_drf_done_mask                                            (0x00000008)
#define SYS_DRF_STATUS1_ve1_drf_done(data)                                           (0x00000008&((data)<<3))
#define SYS_DRF_STATUS1_ve1_drf_done_src(data)                                       ((0x00000008&(data))>>3)
#define SYS_DRF_STATUS1_get_ve1_drf_done(data)                                       ((0x00000008&(data))>>3)
#define SYS_DRF_STATUS1_main2_drf_done_shift                                         (2)
#define SYS_DRF_STATUS1_main2_drf_done_mask                                          (0x00000004)
#define SYS_DRF_STATUS1_main2_drf_done(data)                                         (0x00000004&((data)<<2))
#define SYS_DRF_STATUS1_main2_drf_done_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_DRF_STATUS1_get_main2_drf_done(data)                                     ((0x00000004&(data))>>2)
#define SYS_DRF_STATUS1_main1_drf_done_shift                                         (1)
#define SYS_DRF_STATUS1_main1_drf_done_mask                                          (0x00000002)
#define SYS_DRF_STATUS1_main1_drf_done(data)                                         (0x00000002&((data)<<1))
#define SYS_DRF_STATUS1_main1_drf_done_src(data)                                     ((0x00000002&(data))>>1)
#define SYS_DRF_STATUS1_get_main1_drf_done(data)                                     ((0x00000002&(data))>>1)
#define SYS_DRF_STATUS1_iso_drf_done_shift                                           (0)
#define SYS_DRF_STATUS1_iso_drf_done_mask                                            (0x00000001)
#define SYS_DRF_STATUS1_iso_drf_done(data)                                           (0x00000001&((data)<<0))
#define SYS_DRF_STATUS1_iso_drf_done_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_DRF_STATUS1_get_iso_drf_done(data)                                       ((0x00000001&(data))>>0)


#define SYS_DRF_STATUS2                                                              0x478
#define SYS_DRF_STATUS2_reg_addr                                                     "0x98000478"
#define SYS_DRF_STATUS2_reg                                                          0x98000478
#define set_SYS_DRF_STATUS2_reg(data)   (*((volatile unsigned int*) SYS_DRF_STATUS2_reg)=data)
#define get_SYS_DRF_STATUS2_reg   (*((volatile unsigned int*) SYS_DRF_STATUS2_reg))
#define SYS_DRF_STATUS2_inst_adr                                                     "0x001E"
#define SYS_DRF_STATUS2_inst                                                         0x001E
#define SYS_DRF_STATUS2_dcphy0_drf_start_pause_shift                                 (8)
#define SYS_DRF_STATUS2_dcphy0_drf_start_pause_mask                                  (0x00000100)
#define SYS_DRF_STATUS2_dcphy0_drf_start_pause(data)                                 (0x00000100&((data)<<8))
#define SYS_DRF_STATUS2_dcphy0_drf_start_pause_src(data)                             ((0x00000100&(data))>>8)
#define SYS_DRF_STATUS2_get_dcphy0_drf_start_pause(data)                             ((0x00000100&(data))>>8)
#define SYS_DRF_STATUS2_disp_drf_start_pause_shift                                   (7)
#define SYS_DRF_STATUS2_disp_drf_start_pause_mask                                    (0x00000080)
#define SYS_DRF_STATUS2_disp_drf_start_pause(data)                                   (0x00000080&((data)<<7))
#define SYS_DRF_STATUS2_disp_drf_start_pause_src(data)                               ((0x00000080&(data))>>7)
#define SYS_DRF_STATUS2_get_disp_drf_start_pause(data)                               ((0x00000080&(data))>>7)
#define SYS_DRF_STATUS2_gpu_drf_start_pause_shift                                    (6)
#define SYS_DRF_STATUS2_gpu_drf_start_pause_mask                                     (0x00000040)
#define SYS_DRF_STATUS2_gpu_drf_start_pause(data)                                    (0x00000040&((data)<<6))
#define SYS_DRF_STATUS2_gpu_drf_start_pause_src(data)                                ((0x00000040&(data))>>6)
#define SYS_DRF_STATUS2_get_gpu_drf_start_pause(data)                                ((0x00000040&(data))>>6)
#define SYS_DRF_STATUS2_ve3_drf_start_pause_shift                                    (5)
#define SYS_DRF_STATUS2_ve3_drf_start_pause_mask                                     (0x00000020)
#define SYS_DRF_STATUS2_ve3_drf_start_pause(data)                                    (0x00000020&((data)<<5))
#define SYS_DRF_STATUS2_ve3_drf_start_pause_src(data)                                ((0x00000020&(data))>>5)
#define SYS_DRF_STATUS2_get_ve3_drf_start_pause(data)                                ((0x00000020&(data))>>5)
#define SYS_DRF_STATUS2_ve2_drf_start_pause_shift                                    (4)
#define SYS_DRF_STATUS2_ve2_drf_start_pause_mask                                     (0x00000010)
#define SYS_DRF_STATUS2_ve2_drf_start_pause(data)                                    (0x00000010&((data)<<4))
#define SYS_DRF_STATUS2_ve2_drf_start_pause_src(data)                                ((0x00000010&(data))>>4)
#define SYS_DRF_STATUS2_get_ve2_drf_start_pause(data)                                ((0x00000010&(data))>>4)
#define SYS_DRF_STATUS2_ve1_drf_start_pause_shift                                    (3)
#define SYS_DRF_STATUS2_ve1_drf_start_pause_mask                                     (0x00000008)
#define SYS_DRF_STATUS2_ve1_drf_start_pause(data)                                    (0x00000008&((data)<<3))
#define SYS_DRF_STATUS2_ve1_drf_start_pause_src(data)                                ((0x00000008&(data))>>3)
#define SYS_DRF_STATUS2_get_ve1_drf_start_pause(data)                                ((0x00000008&(data))>>3)
#define SYS_DRF_STATUS2_main2_drf_start_pause_shift                                  (2)
#define SYS_DRF_STATUS2_main2_drf_start_pause_mask                                   (0x00000004)
#define SYS_DRF_STATUS2_main2_drf_start_pause(data)                                  (0x00000004&((data)<<2))
#define SYS_DRF_STATUS2_main2_drf_start_pause_src(data)                              ((0x00000004&(data))>>2)
#define SYS_DRF_STATUS2_get_main2_drf_start_pause(data)                              ((0x00000004&(data))>>2)
#define SYS_DRF_STATUS2_main1_drf_start_pause_shift                                  (1)
#define SYS_DRF_STATUS2_main1_drf_start_pause_mask                                   (0x00000002)
#define SYS_DRF_STATUS2_main1_drf_start_pause(data)                                  (0x00000002&((data)<<1))
#define SYS_DRF_STATUS2_main1_drf_start_pause_src(data)                              ((0x00000002&(data))>>1)
#define SYS_DRF_STATUS2_get_main1_drf_start_pause(data)                              ((0x00000002&(data))>>1)
#define SYS_DRF_STATUS2_iso_drf_start_pause_shift                                    (0)
#define SYS_DRF_STATUS2_iso_drf_start_pause_mask                                     (0x00000001)
#define SYS_DRF_STATUS2_iso_drf_start_pause(data)                                    (0x00000001&((data)<<0))
#define SYS_DRF_STATUS2_iso_drf_start_pause_src(data)                                ((0x00000001&(data))>>0)
#define SYS_DRF_STATUS2_get_iso_drf_start_pause(data)                                ((0x00000001&(data))>>0)


#define SYS_BISR_STATUS                                                              0x47C
#define SYS_BISR_STATUS_reg_addr                                                     "0x9800047C"
#define SYS_BISR_STATUS_reg                                                          0x9800047C
#define set_SYS_BISR_STATUS_reg(data)   (*((volatile unsigned int*) SYS_BISR_STATUS_reg)=data)
#define get_SYS_BISR_STATUS_reg   (*((volatile unsigned int*) SYS_BISR_STATUS_reg))
#define SYS_BISR_STATUS_inst_adr                                                     "0x001F"
#define SYS_BISR_STATUS_inst                                                         0x001F
#define SYS_BISR_STATUS_ve2_bisr_drf_pause_shift                                     (20)
#define SYS_BISR_STATUS_ve2_bisr_drf_pause_mask                                      (0x00100000)
#define SYS_BISR_STATUS_ve2_bisr_drf_pause(data)                                     (0x00100000&((data)<<20))
#define SYS_BISR_STATUS_ve2_bisr_drf_pause_src(data)                                 ((0x00100000&(data))>>20)
#define SYS_BISR_STATUS_get_ve2_bisr_drf_pause(data)                                 ((0x00100000&(data))>>20)
#define SYS_BISR_STATUS_ve2_bisr_drf_fail_shift                                      (19)
#define SYS_BISR_STATUS_ve2_bisr_drf_fail_mask                                       (0x00080000)
#define SYS_BISR_STATUS_ve2_bisr_drf_fail(data)                                      (0x00080000&((data)<<19))
#define SYS_BISR_STATUS_ve2_bisr_drf_fail_src(data)                                  ((0x00080000&(data))>>19)
#define SYS_BISR_STATUS_get_ve2_bisr_drf_fail(data)                                  ((0x00080000&(data))>>19)
#define SYS_BISR_STATUS_ve2_bisr_drf_done_shift                                      (18)
#define SYS_BISR_STATUS_ve2_bisr_drf_done_mask                                       (0x00040000)
#define SYS_BISR_STATUS_ve2_bisr_drf_done(data)                                      (0x00040000&((data)<<18))
#define SYS_BISR_STATUS_ve2_bisr_drf_done_src(data)                                  ((0x00040000&(data))>>18)
#define SYS_BISR_STATUS_get_ve2_bisr_drf_done(data)                                  ((0x00040000&(data))>>18)
#define SYS_BISR_STATUS_ve2_bisr_fail_shift                                          (17)
#define SYS_BISR_STATUS_ve2_bisr_fail_mask                                           (0x00020000)
#define SYS_BISR_STATUS_ve2_bisr_fail(data)                                          (0x00020000&((data)<<17))
#define SYS_BISR_STATUS_ve2_bisr_fail_src(data)                                      ((0x00020000&(data))>>17)
#define SYS_BISR_STATUS_get_ve2_bisr_fail(data)                                      ((0x00020000&(data))>>17)
#define SYS_BISR_STATUS_ve2_bisr_done_shift                                          (16)
#define SYS_BISR_STATUS_ve2_bisr_done_mask                                           (0x00010000)
#define SYS_BISR_STATUS_ve2_bisr_done(data)                                          (0x00010000&((data)<<16))
#define SYS_BISR_STATUS_ve2_bisr_done_src(data)                                      ((0x00010000&(data))>>16)
#define SYS_BISR_STATUS_get_ve2_bisr_done(data)                                      ((0x00010000&(data))>>16)
#define SYS_BISR_STATUS_ve1_bisr_drf_pause_shift                                     (12)
#define SYS_BISR_STATUS_ve1_bisr_drf_pause_mask                                      (0x00001000)
#define SYS_BISR_STATUS_ve1_bisr_drf_pause(data)                                     (0x00001000&((data)<<12))
#define SYS_BISR_STATUS_ve1_bisr_drf_pause_src(data)                                 ((0x00001000&(data))>>12)
#define SYS_BISR_STATUS_get_ve1_bisr_drf_pause(data)                                 ((0x00001000&(data))>>12)
#define SYS_BISR_STATUS_ve1_bisr_drf_fail_shift                                      (11)
#define SYS_BISR_STATUS_ve1_bisr_drf_fail_mask                                       (0x00000800)
#define SYS_BISR_STATUS_ve1_bisr_drf_fail(data)                                      (0x00000800&((data)<<11))
#define SYS_BISR_STATUS_ve1_bisr_drf_fail_src(data)                                  ((0x00000800&(data))>>11)
#define SYS_BISR_STATUS_get_ve1_bisr_drf_fail(data)                                  ((0x00000800&(data))>>11)
#define SYS_BISR_STATUS_ve1_bisr_drf_done_shift                                      (10)
#define SYS_BISR_STATUS_ve1_bisr_drf_done_mask                                       (0x00000400)
#define SYS_BISR_STATUS_ve1_bisr_drf_done(data)                                      (0x00000400&((data)<<10))
#define SYS_BISR_STATUS_ve1_bisr_drf_done_src(data)                                  ((0x00000400&(data))>>10)
#define SYS_BISR_STATUS_get_ve1_bisr_drf_done(data)                                  ((0x00000400&(data))>>10)
#define SYS_BISR_STATUS_ve1_bisr_fail_shift                                          (9)
#define SYS_BISR_STATUS_ve1_bisr_fail_mask                                           (0x00000200)
#define SYS_BISR_STATUS_ve1_bisr_fail(data)                                          (0x00000200&((data)<<9))
#define SYS_BISR_STATUS_ve1_bisr_fail_src(data)                                      ((0x00000200&(data))>>9)
#define SYS_BISR_STATUS_get_ve1_bisr_fail(data)                                      ((0x00000200&(data))>>9)
#define SYS_BISR_STATUS_ve1_bisr_done_shift                                          (8)
#define SYS_BISR_STATUS_ve1_bisr_done_mask                                           (0x00000100)
#define SYS_BISR_STATUS_ve1_bisr_done(data)                                          (0x00000100&((data)<<8))
#define SYS_BISR_STATUS_ve1_bisr_done_src(data)                                      ((0x00000100&(data))>>8)
#define SYS_BISR_STATUS_get_ve1_bisr_done(data)                                      ((0x00000100&(data))>>8)
#define SYS_BISR_STATUS_gpu_bisr_drf_pause_shift                                     (4)
#define SYS_BISR_STATUS_gpu_bisr_drf_pause_mask                                      (0x00000010)
#define SYS_BISR_STATUS_gpu_bisr_drf_pause(data)                                     (0x00000010&((data)<<4))
#define SYS_BISR_STATUS_gpu_bisr_drf_pause_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_BISR_STATUS_get_gpu_bisr_drf_pause(data)                                 ((0x00000010&(data))>>4)
#define SYS_BISR_STATUS_gpu_bisr_drf_fail_shift                                      (3)
#define SYS_BISR_STATUS_gpu_bisr_drf_fail_mask                                       (0x00000008)
#define SYS_BISR_STATUS_gpu_bisr_drf_fail(data)                                      (0x00000008&((data)<<3))
#define SYS_BISR_STATUS_gpu_bisr_drf_fail_src(data)                                  ((0x00000008&(data))>>3)
#define SYS_BISR_STATUS_get_gpu_bisr_drf_fail(data)                                  ((0x00000008&(data))>>3)
#define SYS_BISR_STATUS_gpu_bisr_drf_done_shift                                      (2)
#define SYS_BISR_STATUS_gpu_bisr_drf_done_mask                                       (0x00000004)
#define SYS_BISR_STATUS_gpu_bisr_drf_done(data)                                      (0x00000004&((data)<<2))
#define SYS_BISR_STATUS_gpu_bisr_drf_done_src(data)                                  ((0x00000004&(data))>>2)
#define SYS_BISR_STATUS_get_gpu_bisr_drf_done(data)                                  ((0x00000004&(data))>>2)
#define SYS_BISR_STATUS_gpu_bisr_fail_shift                                          (1)
#define SYS_BISR_STATUS_gpu_bisr_fail_mask                                           (0x00000002)
#define SYS_BISR_STATUS_gpu_bisr_fail(data)                                          (0x00000002&((data)<<1))
#define SYS_BISR_STATUS_gpu_bisr_fail_src(data)                                      ((0x00000002&(data))>>1)
#define SYS_BISR_STATUS_get_gpu_bisr_fail(data)                                      ((0x00000002&(data))>>1)
#define SYS_BISR_STATUS_gpu_bisr_done_shift                                          (0)
#define SYS_BISR_STATUS_gpu_bisr_done_mask                                           (0x00000001)
#define SYS_BISR_STATUS_gpu_bisr_done(data)                                          (0x00000001&((data)<<0))
#define SYS_BISR_STATUS_gpu_bisr_done_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_BISR_STATUS_get_gpu_bisr_done(data)                                      ((0x00000001&(data))>>0)


#define SYS_SET_MBIST                                                                0x480
#define SYS_SET_MBIST_reg_addr                                                       "0x98000480"
#define SYS_SET_MBIST_reg                                                            0x98000480
#define set_SYS_SET_MBIST_reg(data)   (*((volatile unsigned int*) SYS_SET_MBIST_reg)=data)
#define get_SYS_SET_MBIST_reg   (*((volatile unsigned int*) SYS_SET_MBIST_reg))
#define SYS_SET_MBIST_inst_adr                                                       "0x0020"
#define SYS_SET_MBIST_inst                                                           0x0020
#define SYS_SET_MBIST_block_sel1_shift                                               (24)
#define SYS_SET_MBIST_block_sel1_mask                                                (0x0F000000)
#define SYS_SET_MBIST_block_sel1(data)                                               (0x0F000000&((data)<<24))
#define SYS_SET_MBIST_block_sel1_src(data)                                           ((0x0F000000&(data))>>24)
#define SYS_SET_MBIST_get_block_sel1(data)                                           ((0x0F000000&(data))>>24)
#define SYS_SET_MBIST_block_sel0_shift                                               (20)
#define SYS_SET_MBIST_block_sel0_mask                                                (0x00F00000)
#define SYS_SET_MBIST_block_sel0(data)                                               (0x00F00000&((data)<<20))
#define SYS_SET_MBIST_block_sel0_src(data)                                           ((0x00F00000&(data))>>20)
#define SYS_SET_MBIST_get_block_sel0(data)                                           ((0x00F00000&(data))>>20)
#define SYS_SET_MBIST_bisr_hlod_remap_shift                                          (16)
#define SYS_SET_MBIST_bisr_hlod_remap_mask                                           (0x00010000)
#define SYS_SET_MBIST_bisr_hlod_remap(data)                                          (0x00010000&((data)<<16))
#define SYS_SET_MBIST_bisr_hlod_remap_src(data)                                      ((0x00010000&(data))>>16)
#define SYS_SET_MBIST_get_bisr_hlod_remap(data)                                      ((0x00010000&(data))>>16)
#define SYS_SET_MBIST_bisr_second_run_shift                                          (15)
#define SYS_SET_MBIST_bisr_second_run_mask                                           (0x00008000)
#define SYS_SET_MBIST_bisr_second_run(data)                                          (0x00008000&((data)<<15))
#define SYS_SET_MBIST_bisr_second_run_src(data)                                      ((0x00008000&(data))>>15)
#define SYS_SET_MBIST_get_bisr_second_run(data)                                      ((0x00008000&(data))>>15)
#define SYS_SET_MBIST_bisr_rstn_shift                                                (14)
#define SYS_SET_MBIST_bisr_rstn_mask                                                 (0x00004000)
#define SYS_SET_MBIST_bisr_rstn(data)                                                (0x00004000&((data)<<14))
#define SYS_SET_MBIST_bisr_rstn_src(data)                                            ((0x00004000&(data))>>14)
#define SYS_SET_MBIST_get_bisr_rstn(data)                                            ((0x00004000&(data))>>14)
#define SYS_SET_MBIST_bisr_pwr_rstn_shift                                            (13)
#define SYS_SET_MBIST_bisr_pwr_rstn_mask                                             (0x00002000)
#define SYS_SET_MBIST_bisr_pwr_rstn(data)                                            (0x00002000&((data)<<13))
#define SYS_SET_MBIST_bisr_pwr_rstn_src(data)                                        ((0x00002000&(data))>>13)
#define SYS_SET_MBIST_get_bisr_pwr_rstn(data)                                        ((0x00002000&(data))>>13)
#define SYS_SET_MBIST_bisr_test_shift                                                (12)
#define SYS_SET_MBIST_bisr_test_mask                                                 (0x00001000)
#define SYS_SET_MBIST_bisr_test(data)                                                (0x00001000&((data)<<12))
#define SYS_SET_MBIST_bisr_test_src(data)                                            ((0x00001000&(data))>>12)
#define SYS_SET_MBIST_get_bisr_test(data)                                            ((0x00001000&(data))>>12)
#define SYS_SET_MBIST_drf_test_resume_shift                                          (9)
#define SYS_SET_MBIST_drf_test_resume_mask                                           (0x00000200)
#define SYS_SET_MBIST_drf_test_resume(data)                                          (0x00000200&((data)<<9))
#define SYS_SET_MBIST_drf_test_resume_src(data)                                      ((0x00000200&(data))>>9)
#define SYS_SET_MBIST_get_drf_test_resume(data)                                      ((0x00000200&(data))>>9)
#define SYS_SET_MBIST_block_test_en_shift                                            (8)
#define SYS_SET_MBIST_block_test_en_mask                                             (0x00000100)
#define SYS_SET_MBIST_block_test_en(data)                                            (0x00000100&((data)<<8))
#define SYS_SET_MBIST_block_test_en_src(data)                                        ((0x00000100&(data))>>8)
#define SYS_SET_MBIST_get_block_test_en(data)                                        ((0x00000100&(data))>>8)
#define SYS_SET_MBIST_rom_test_shift                                                 (7)
#define SYS_SET_MBIST_rom_test_mask                                                  (0x00000080)
#define SYS_SET_MBIST_rom_test(data)                                                 (0x00000080&((data)<<7))
#define SYS_SET_MBIST_rom_test_src(data)                                             ((0x00000080&(data))>>7)
#define SYS_SET_MBIST_get_rom_test(data)                                             ((0x00000080&(data))>>7)
#define SYS_SET_MBIST_bist_drf_shift                                                 (6)
#define SYS_SET_MBIST_bist_drf_mask                                                  (0x00000040)
#define SYS_SET_MBIST_bist_drf(data)                                                 (0x00000040&((data)<<6))
#define SYS_SET_MBIST_bist_drf_src(data)                                             ((0x00000040&(data))>>6)
#define SYS_SET_MBIST_get_bist_drf(data)                                             ((0x00000040&(data))>>6)
#define SYS_SET_MBIST_bist_rstn_shift                                                (5)
#define SYS_SET_MBIST_bist_rstn_mask                                                 (0x00000020)
#define SYS_SET_MBIST_bist_rstn(data)                                                (0x00000020&((data)<<5))
#define SYS_SET_MBIST_bist_rstn_src(data)                                            ((0x00000020&(data))>>5)
#define SYS_SET_MBIST_get_bist_rstn(data)                                            ((0x00000020&(data))>>5)
#define SYS_SET_MBIST_mbist_mode_shift                                               (4)
#define SYS_SET_MBIST_mbist_mode_mask                                                (0x00000010)
#define SYS_SET_MBIST_mbist_mode(data)                                               (0x00000010&((data)<<4))
#define SYS_SET_MBIST_mbist_mode_src(data)                                           ((0x00000010&(data))>>4)
#define SYS_SET_MBIST_get_mbist_mode(data)                                           ((0x00000010&(data))>>4)
#define SYS_SET_MBIST_set_bist_shift                                                 (0)
#define SYS_SET_MBIST_set_bist_mask                                                  (0x00000001)
#define SYS_SET_MBIST_set_bist(data)                                                 (0x00000001&((data)<<0))
#define SYS_SET_MBIST_set_bist_src(data)                                             ((0x00000001&(data))>>0)
#define SYS_SET_MBIST_get_set_bist(data)                                             ((0x00000001&(data))>>0)


#define SYS_MBIST_OUT_SEL                                                            0x484
#define SYS_MBIST_OUT_SEL_reg_addr                                                   "0x98000484"
#define SYS_MBIST_OUT_SEL_reg                                                        0x98000484
#define set_SYS_MBIST_OUT_SEL_reg(data)   (*((volatile unsigned int*) SYS_MBIST_OUT_SEL_reg)=data)
#define get_SYS_MBIST_OUT_SEL_reg   (*((volatile unsigned int*) SYS_MBIST_OUT_SEL_reg))
#define SYS_MBIST_OUT_SEL_inst_adr                                                   "0x0021"
#define SYS_MBIST_OUT_SEL_inst                                                       0x0021
#define SYS_MBIST_OUT_SEL_result1_sel_shift                                          (4)
#define SYS_MBIST_OUT_SEL_result1_sel_mask                                           (0x000000F0)
#define SYS_MBIST_OUT_SEL_result1_sel(data)                                          (0x000000F0&((data)<<4))
#define SYS_MBIST_OUT_SEL_result1_sel_src(data)                                      ((0x000000F0&(data))>>4)
#define SYS_MBIST_OUT_SEL_get_result1_sel(data)                                      ((0x000000F0&(data))>>4)
#define SYS_MBIST_OUT_SEL_result0_sel_shift                                          (0)
#define SYS_MBIST_OUT_SEL_result0_sel_mask                                           (0x0000000F)
#define SYS_MBIST_OUT_SEL_result0_sel(data)                                          (0x0000000F&((data)<<0))
#define SYS_MBIST_OUT_SEL_result0_sel_src(data)                                      ((0x0000000F&(data))>>0)
#define SYS_MBIST_OUT_SEL_get_result0_sel(data)                                      ((0x0000000F&(data))>>0)


#define SYS_MBIST_OUT_FORCE                                                          0x488
#define SYS_MBIST_OUT_FORCE_reg_addr                                                 "0x98000488"
#define SYS_MBIST_OUT_FORCE_reg                                                      0x98000488
#define set_SYS_MBIST_OUT_FORCE_reg(data)   (*((volatile unsigned int*) SYS_MBIST_OUT_FORCE_reg)=data)
#define get_SYS_MBIST_OUT_FORCE_reg   (*((volatile unsigned int*) SYS_MBIST_OUT_FORCE_reg))
#define SYS_MBIST_OUT_FORCE_inst_adr                                                 "0x0022"
#define SYS_MBIST_OUT_FORCE_inst                                                     0x0022
#define SYS_MBIST_OUT_FORCE_bisr_drf_pause1_force_shift                              (25)
#define SYS_MBIST_OUT_FORCE_bisr_drf_pause1_force_mask                               (0x02000000)
#define SYS_MBIST_OUT_FORCE_bisr_drf_pause1_force(data)                              (0x02000000&((data)<<25))
#define SYS_MBIST_OUT_FORCE_bisr_drf_pause1_force_src(data)                          ((0x02000000&(data))>>25)
#define SYS_MBIST_OUT_FORCE_get_bisr_drf_pause1_force(data)                          ((0x02000000&(data))>>25)
#define SYS_MBIST_OUT_FORCE_bisr_drf_pause0_force_shift                              (24)
#define SYS_MBIST_OUT_FORCE_bisr_drf_pause0_force_mask                               (0x01000000)
#define SYS_MBIST_OUT_FORCE_bisr_drf_pause0_force(data)                              (0x01000000&((data)<<24))
#define SYS_MBIST_OUT_FORCE_bisr_drf_pause0_force_src(data)                          ((0x01000000&(data))>>24)
#define SYS_MBIST_OUT_FORCE_get_bisr_drf_pause0_force(data)                          ((0x01000000&(data))>>24)
#define SYS_MBIST_OUT_FORCE_bisr_drf_fail1_force_shift                               (23)
#define SYS_MBIST_OUT_FORCE_bisr_drf_fail1_force_mask                                (0x00800000)
#define SYS_MBIST_OUT_FORCE_bisr_drf_fail1_force(data)                               (0x00800000&((data)<<23))
#define SYS_MBIST_OUT_FORCE_bisr_drf_fail1_force_src(data)                           ((0x00800000&(data))>>23)
#define SYS_MBIST_OUT_FORCE_get_bisr_drf_fail1_force(data)                           ((0x00800000&(data))>>23)
#define SYS_MBIST_OUT_FORCE_bisr_drf_fail0_force_shift                               (22)
#define SYS_MBIST_OUT_FORCE_bisr_drf_fail0_force_mask                                (0x00400000)
#define SYS_MBIST_OUT_FORCE_bisr_drf_fail0_force(data)                               (0x00400000&((data)<<22))
#define SYS_MBIST_OUT_FORCE_bisr_drf_fail0_force_src(data)                           ((0x00400000&(data))>>22)
#define SYS_MBIST_OUT_FORCE_get_bisr_drf_fail0_force(data)                           ((0x00400000&(data))>>22)
#define SYS_MBIST_OUT_FORCE_bisr_drf_done1_force_shift                               (21)
#define SYS_MBIST_OUT_FORCE_bisr_drf_done1_force_mask                                (0x00200000)
#define SYS_MBIST_OUT_FORCE_bisr_drf_done1_force(data)                               (0x00200000&((data)<<21))
#define SYS_MBIST_OUT_FORCE_bisr_drf_done1_force_src(data)                           ((0x00200000&(data))>>21)
#define SYS_MBIST_OUT_FORCE_get_bisr_drf_done1_force(data)                           ((0x00200000&(data))>>21)
#define SYS_MBIST_OUT_FORCE_bisr_drf_done0_force_shift                               (20)
#define SYS_MBIST_OUT_FORCE_bisr_drf_done0_force_mask                                (0x00100000)
#define SYS_MBIST_OUT_FORCE_bisr_drf_done0_force(data)                               (0x00100000&((data)<<20))
#define SYS_MBIST_OUT_FORCE_bisr_drf_done0_force_src(data)                           ((0x00100000&(data))>>20)
#define SYS_MBIST_OUT_FORCE_get_bisr_drf_done0_force(data)                           ((0x00100000&(data))>>20)
#define SYS_MBIST_OUT_FORCE_bisr_fail1_force_shift                                   (19)
#define SYS_MBIST_OUT_FORCE_bisr_fail1_force_mask                                    (0x00080000)
#define SYS_MBIST_OUT_FORCE_bisr_fail1_force(data)                                   (0x00080000&((data)<<19))
#define SYS_MBIST_OUT_FORCE_bisr_fail1_force_src(data)                               ((0x00080000&(data))>>19)
#define SYS_MBIST_OUT_FORCE_get_bisr_fail1_force(data)                               ((0x00080000&(data))>>19)
#define SYS_MBIST_OUT_FORCE_bisr_fail0_force_shift                                   (18)
#define SYS_MBIST_OUT_FORCE_bisr_fail0_force_mask                                    (0x00040000)
#define SYS_MBIST_OUT_FORCE_bisr_fail0_force(data)                                   (0x00040000&((data)<<18))
#define SYS_MBIST_OUT_FORCE_bisr_fail0_force_src(data)                               ((0x00040000&(data))>>18)
#define SYS_MBIST_OUT_FORCE_get_bisr_fail0_force(data)                               ((0x00040000&(data))>>18)
#define SYS_MBIST_OUT_FORCE_bisr_done1_force_shift                                   (17)
#define SYS_MBIST_OUT_FORCE_bisr_done1_force_mask                                    (0x00020000)
#define SYS_MBIST_OUT_FORCE_bisr_done1_force(data)                                   (0x00020000&((data)<<17))
#define SYS_MBIST_OUT_FORCE_bisr_done1_force_src(data)                               ((0x00020000&(data))>>17)
#define SYS_MBIST_OUT_FORCE_get_bisr_done1_force(data)                               ((0x00020000&(data))>>17)
#define SYS_MBIST_OUT_FORCE_bisr_done0_force_shift                                   (16)
#define SYS_MBIST_OUT_FORCE_bisr_done0_force_mask                                    (0x00010000)
#define SYS_MBIST_OUT_FORCE_bisr_done0_force(data)                                   (0x00010000&((data)<<16))
#define SYS_MBIST_OUT_FORCE_bisr_done0_force_src(data)                               ((0x00010000&(data))>>16)
#define SYS_MBIST_OUT_FORCE_get_bisr_done0_force(data)                               ((0x00010000&(data))>>16)
#define SYS_MBIST_OUT_FORCE_drf_start_pasue1_force_shift                             (13)
#define SYS_MBIST_OUT_FORCE_drf_start_pasue1_force_mask                              (0x00002000)
#define SYS_MBIST_OUT_FORCE_drf_start_pasue1_force(data)                             (0x00002000&((data)<<13))
#define SYS_MBIST_OUT_FORCE_drf_start_pasue1_force_src(data)                         ((0x00002000&(data))>>13)
#define SYS_MBIST_OUT_FORCE_get_drf_start_pasue1_force(data)                         ((0x00002000&(data))>>13)
#define SYS_MBIST_OUT_FORCE_drf_start_pause0_force_shift                             (12)
#define SYS_MBIST_OUT_FORCE_drf_start_pause0_force_mask                              (0x00001000)
#define SYS_MBIST_OUT_FORCE_drf_start_pause0_force(data)                             (0x00001000&((data)<<12))
#define SYS_MBIST_OUT_FORCE_drf_start_pause0_force_src(data)                         ((0x00001000&(data))>>12)
#define SYS_MBIST_OUT_FORCE_get_drf_start_pause0_force(data)                         ((0x00001000&(data))>>12)
#define SYS_MBIST_OUT_FORCE_drf_fail1_force_shift                                    (11)
#define SYS_MBIST_OUT_FORCE_drf_fail1_force_mask                                     (0x00000800)
#define SYS_MBIST_OUT_FORCE_drf_fail1_force(data)                                    (0x00000800&((data)<<11))
#define SYS_MBIST_OUT_FORCE_drf_fail1_force_src(data)                                ((0x00000800&(data))>>11)
#define SYS_MBIST_OUT_FORCE_get_drf_fail1_force(data)                                ((0x00000800&(data))>>11)
#define SYS_MBIST_OUT_FORCE_drf_fail0_force_shift                                    (10)
#define SYS_MBIST_OUT_FORCE_drf_fail0_force_mask                                     (0x00000400)
#define SYS_MBIST_OUT_FORCE_drf_fail0_force(data)                                    (0x00000400&((data)<<10))
#define SYS_MBIST_OUT_FORCE_drf_fail0_force_src(data)                                ((0x00000400&(data))>>10)
#define SYS_MBIST_OUT_FORCE_get_drf_fail0_force(data)                                ((0x00000400&(data))>>10)
#define SYS_MBIST_OUT_FORCE_drf_done1_force_shift                                    (9)
#define SYS_MBIST_OUT_FORCE_drf_done1_force_mask                                     (0x00000200)
#define SYS_MBIST_OUT_FORCE_drf_done1_force(data)                                    (0x00000200&((data)<<9))
#define SYS_MBIST_OUT_FORCE_drf_done1_force_src(data)                                ((0x00000200&(data))>>9)
#define SYS_MBIST_OUT_FORCE_get_drf_done1_force(data)                                ((0x00000200&(data))>>9)
#define SYS_MBIST_OUT_FORCE_drf_done0_force_shift                                    (8)
#define SYS_MBIST_OUT_FORCE_drf_done0_force_mask                                     (0x00000100)
#define SYS_MBIST_OUT_FORCE_drf_done0_force(data)                                    (0x00000100&((data)<<8))
#define SYS_MBIST_OUT_FORCE_drf_done0_force_src(data)                                ((0x00000100&(data))>>8)
#define SYS_MBIST_OUT_FORCE_get_drf_done0_force(data)                                ((0x00000100&(data))>>8)
#define SYS_MBIST_OUT_FORCE_romcrc_result1_force_shift                               (5)
#define SYS_MBIST_OUT_FORCE_romcrc_result1_force_mask                                (0x00000020)
#define SYS_MBIST_OUT_FORCE_romcrc_result1_force(data)                               (0x00000020&((data)<<5))
#define SYS_MBIST_OUT_FORCE_romcrc_result1_force_src(data)                           ((0x00000020&(data))>>5)
#define SYS_MBIST_OUT_FORCE_get_romcrc_result1_force(data)                           ((0x00000020&(data))>>5)
#define SYS_MBIST_OUT_FORCE_romcrc_result0_force_shift                               (4)
#define SYS_MBIST_OUT_FORCE_romcrc_result0_force_mask                                (0x00000010)
#define SYS_MBIST_OUT_FORCE_romcrc_result0_force(data)                               (0x00000010&((data)<<4))
#define SYS_MBIST_OUT_FORCE_romcrc_result0_force_src(data)                           ((0x00000010&(data))>>4)
#define SYS_MBIST_OUT_FORCE_get_romcrc_result0_force(data)                           ((0x00000010&(data))>>4)
#define SYS_MBIST_OUT_FORCE_bist_fail1_force_shift                                   (3)
#define SYS_MBIST_OUT_FORCE_bist_fail1_force_mask                                    (0x00000008)
#define SYS_MBIST_OUT_FORCE_bist_fail1_force(data)                                   (0x00000008&((data)<<3))
#define SYS_MBIST_OUT_FORCE_bist_fail1_force_src(data)                               ((0x00000008&(data))>>3)
#define SYS_MBIST_OUT_FORCE_get_bist_fail1_force(data)                               ((0x00000008&(data))>>3)
#define SYS_MBIST_OUT_FORCE_bist_fail0_force_shift                                   (2)
#define SYS_MBIST_OUT_FORCE_bist_fail0_force_mask                                    (0x00000004)
#define SYS_MBIST_OUT_FORCE_bist_fail0_force(data)                                   (0x00000004&((data)<<2))
#define SYS_MBIST_OUT_FORCE_bist_fail0_force_src(data)                               ((0x00000004&(data))>>2)
#define SYS_MBIST_OUT_FORCE_get_bist_fail0_force(data)                               ((0x00000004&(data))>>2)
#define SYS_MBIST_OUT_FORCE_bist_done1_force_shift                                   (1)
#define SYS_MBIST_OUT_FORCE_bist_done1_force_mask                                    (0x00000002)
#define SYS_MBIST_OUT_FORCE_bist_done1_force(data)                                   (0x00000002&((data)<<1))
#define SYS_MBIST_OUT_FORCE_bist_done1_force_src(data)                               ((0x00000002&(data))>>1)
#define SYS_MBIST_OUT_FORCE_get_bist_done1_force(data)                               ((0x00000002&(data))>>1)
#define SYS_MBIST_OUT_FORCE_bist_done0_force_shift                                   (0)
#define SYS_MBIST_OUT_FORCE_bist_done0_force_mask                                    (0x00000001)
#define SYS_MBIST_OUT_FORCE_bist_done0_force(data)                                   (0x00000001&((data)<<0))
#define SYS_MBIST_OUT_FORCE_bist_done0_force_src(data)                               ((0x00000001&(data))>>0)
#define SYS_MBIST_OUT_FORCE_get_bist_done0_force(data)                               ((0x00000001&(data))>>0)


#define SYS_MBIST_OUT_CLEAR                                                          0x48C
#define SYS_MBIST_OUT_CLEAR_reg_addr                                                 "0x9800048C"
#define SYS_MBIST_OUT_CLEAR_reg                                                      0x9800048C
#define set_SYS_MBIST_OUT_CLEAR_reg(data)   (*((volatile unsigned int*) SYS_MBIST_OUT_CLEAR_reg)=data)
#define get_SYS_MBIST_OUT_CLEAR_reg   (*((volatile unsigned int*) SYS_MBIST_OUT_CLEAR_reg))
#define SYS_MBIST_OUT_CLEAR_inst_adr                                                 "0x0023"
#define SYS_MBIST_OUT_CLEAR_inst                                                     0x0023
#define SYS_MBIST_OUT_CLEAR_clear_pause1_shift                                       (5)
#define SYS_MBIST_OUT_CLEAR_clear_pause1_mask                                        (0x00000020)
#define SYS_MBIST_OUT_CLEAR_clear_pause1(data)                                       (0x00000020&((data)<<5))
#define SYS_MBIST_OUT_CLEAR_clear_pause1_src(data)                                   ((0x00000020&(data))>>5)
#define SYS_MBIST_OUT_CLEAR_get_clear_pause1(data)                                   ((0x00000020&(data))>>5)
#define SYS_MBIST_OUT_CLEAR_clear_pause0_shift                                       (4)
#define SYS_MBIST_OUT_CLEAR_clear_pause0_mask                                        (0x00000010)
#define SYS_MBIST_OUT_CLEAR_clear_pause0(data)                                       (0x00000010&((data)<<4))
#define SYS_MBIST_OUT_CLEAR_clear_pause0_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_MBIST_OUT_CLEAR_get_clear_pause0(data)                                   ((0x00000010&(data))>>4)
#define SYS_MBIST_OUT_CLEAR_clear_fail1_shift                                        (3)
#define SYS_MBIST_OUT_CLEAR_clear_fail1_mask                                         (0x00000008)
#define SYS_MBIST_OUT_CLEAR_clear_fail1(data)                                        (0x00000008&((data)<<3))
#define SYS_MBIST_OUT_CLEAR_clear_fail1_src(data)                                    ((0x00000008&(data))>>3)
#define SYS_MBIST_OUT_CLEAR_get_clear_fail1(data)                                    ((0x00000008&(data))>>3)
#define SYS_MBIST_OUT_CLEAR_clear_fail0_shift                                        (2)
#define SYS_MBIST_OUT_CLEAR_clear_fail0_mask                                         (0x00000004)
#define SYS_MBIST_OUT_CLEAR_clear_fail0(data)                                        (0x00000004&((data)<<2))
#define SYS_MBIST_OUT_CLEAR_clear_fail0_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_MBIST_OUT_CLEAR_get_clear_fail0(data)                                    ((0x00000004&(data))>>2)
#define SYS_MBIST_OUT_CLEAR_clear_done1_shift                                        (1)
#define SYS_MBIST_OUT_CLEAR_clear_done1_mask                                         (0x00000002)
#define SYS_MBIST_OUT_CLEAR_clear_done1(data)                                        (0x00000002&((data)<<1))
#define SYS_MBIST_OUT_CLEAR_clear_done1_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_MBIST_OUT_CLEAR_get_clear_done1(data)                                    ((0x00000002&(data))>>1)
#define SYS_MBIST_OUT_CLEAR_clear_done0_shift                                        (0)
#define SYS_MBIST_OUT_CLEAR_clear_done0_mask                                         (0x00000001)
#define SYS_MBIST_OUT_CLEAR_clear_done0(data)                                        (0x00000001&((data)<<0))
#define SYS_MBIST_OUT_CLEAR_clear_done0_src(data)                                    ((0x00000001&(data))>>0)
#define SYS_MBIST_OUT_CLEAR_get_clear_done0(data)                                    ((0x00000001&(data))>>0)


#define SYS_PLL_SSC_DIG_SCPU0                                                        0x500
#define SYS_PLL_SSC_DIG_SCPU0_reg_addr                                               "0x98000500"
#define SYS_PLL_SSC_DIG_SCPU0_reg                                                    0x98000500
#define set_SYS_PLL_SSC_DIG_SCPU0_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU0_reg)=data)
#define get_SYS_PLL_SSC_DIG_SCPU0_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU0_reg))
#define SYS_PLL_SSC_DIG_SCPU0_inst_adr                                               "0x0040"
#define SYS_PLL_SSC_DIG_SCPU0_inst                                                   0x0040
#define SYS_PLL_SSC_DIG_SCPU0_REG_CKSSC_INV_SCPU_shift                               (4)
#define SYS_PLL_SSC_DIG_SCPU0_REG_CKSSC_INV_SCPU_mask                                (0x00000010)
#define SYS_PLL_SSC_DIG_SCPU0_REG_CKSSC_INV_SCPU(data)                               (0x00000010&((data)<<4))
#define SYS_PLL_SSC_DIG_SCPU0_REG_CKSSC_INV_SCPU_src(data)                           ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_SCPU0_get_REG_CKSSC_INV_SCPU(data)                           ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_SCPU0_REG_GRAN_AUTO_RST_SCPU_shift                           (3)
#define SYS_PLL_SSC_DIG_SCPU0_REG_GRAN_AUTO_RST_SCPU_mask                            (0x00000008)
#define SYS_PLL_SSC_DIG_SCPU0_REG_GRAN_AUTO_RST_SCPU(data)                           (0x00000008&((data)<<3))
#define SYS_PLL_SSC_DIG_SCPU0_REG_GRAN_AUTO_RST_SCPU_src(data)                       ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_SCPU0_get_REG_GRAN_AUTO_RST_SCPU(data)                       ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_SCPU0_RSTB_SCPU_shift                                        (2)
#define SYS_PLL_SSC_DIG_SCPU0_RSTB_SCPU_mask                                         (0x00000004)
#define SYS_PLL_SSC_DIG_SCPU0_RSTB_SCPU(data)                                        (0x00000004&((data)<<2))
#define SYS_PLL_SSC_DIG_SCPU0_RSTB_SCPU_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_SCPU0_get_RSTB_SCPU(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_SCPU0_EN_SSC_SCPU_shift                                      (1)
#define SYS_PLL_SSC_DIG_SCPU0_EN_SSC_SCPU_mask                                       (0x00000002)
#define SYS_PLL_SSC_DIG_SCPU0_EN_SSC_SCPU(data)                                      (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_SCPU0_EN_SSC_SCPU_src(data)                                  ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_SCPU0_get_EN_SSC_SCPU(data)                                  ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_SCPU0_OC_EN_SCPU_shift                                       (0)
#define SYS_PLL_SSC_DIG_SCPU0_OC_EN_SCPU_mask                                        (0x00000001)
#define SYS_PLL_SSC_DIG_SCPU0_OC_EN_SCPU(data)                                       (0x00000001&((data)<<0))
#define SYS_PLL_SSC_DIG_SCPU0_OC_EN_SCPU_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_PLL_SSC_DIG_SCPU0_get_OC_EN_SCPU(data)                                   ((0x00000001&(data))>>0)


#define SYS_PLL_SSC_DIG_SCPU1                                                        0x504
#define SYS_PLL_SSC_DIG_SCPU1_reg_addr                                               "0x98000504"
#define SYS_PLL_SSC_DIG_SCPU1_reg                                                    0x98000504
#define set_SYS_PLL_SSC_DIG_SCPU1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU1_reg)=data)
#define get_SYS_PLL_SSC_DIG_SCPU1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU1_reg))
#define SYS_PLL_SSC_DIG_SCPU1_inst_adr                                               "0x0041"
#define SYS_PLL_SSC_DIG_SCPU1_inst                                                   0x0041
#define SYS_PLL_SSC_DIG_SCPU1_NCODE_T_SCPU_shift                                     (11)
#define SYS_PLL_SSC_DIG_SCPU1_NCODE_T_SCPU_mask                                      (0x0007F800)
#define SYS_PLL_SSC_DIG_SCPU1_NCODE_T_SCPU(data)                                     (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_SCPU1_NCODE_T_SCPU_src(data)                                 ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_SCPU1_get_NCODE_T_SCPU(data)                                 ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_SCPU1_FCODE_T_SCPU_shift                                     (0)
#define SYS_PLL_SSC_DIG_SCPU1_FCODE_T_SCPU_mask                                      (0x000007FF)
#define SYS_PLL_SSC_DIG_SCPU1_FCODE_T_SCPU(data)                                     (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_SCPU1_FCODE_T_SCPU_src(data)                                 ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_SCPU1_get_FCODE_T_SCPU(data)                                 ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_SCPU2                                                        0x508
#define SYS_PLL_SSC_DIG_SCPU2_reg_addr                                               "0x98000508"
#define SYS_PLL_SSC_DIG_SCPU2_reg                                                    0x98000508
#define set_SYS_PLL_SSC_DIG_SCPU2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU2_reg)=data)
#define get_SYS_PLL_SSC_DIG_SCPU2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU2_reg))
#define SYS_PLL_SSC_DIG_SCPU2_inst_adr                                               "0x0042"
#define SYS_PLL_SSC_DIG_SCPU2_inst                                                   0x0042
#define SYS_PLL_SSC_DIG_SCPU2_REG_BYPASS_DIVN_shift                                  (27)
#define SYS_PLL_SSC_DIG_SCPU2_REG_BYPASS_DIVN_mask                                   (0x08000000)
#define SYS_PLL_SSC_DIG_SCPU2_REG_BYPASS_DIVN(data)                                  (0x08000000&((data)<<27))
#define SYS_PLL_SSC_DIG_SCPU2_REG_BYPASS_DIVN_src(data)                              ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_SCPU2_get_REG_BYPASS_DIVN(data)                              ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_SCPU2_REG_OC_STEP_SET_SCPU_shift                             (17)
#define SYS_PLL_SSC_DIG_SCPU2_REG_OC_STEP_SET_SCPU_mask                              (0x07FE0000)
#define SYS_PLL_SSC_DIG_SCPU2_REG_OC_STEP_SET_SCPU(data)                             (0x07FE0000&((data)<<17))
#define SYS_PLL_SSC_DIG_SCPU2_REG_OC_STEP_SET_SCPU_src(data)                         ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_SCPU2_get_REG_OC_STEP_SET_SCPU(data)                         ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_SCPU2_REG_SEL_OC_MODE_SCPU_shift                             (15)
#define SYS_PLL_SSC_DIG_SCPU2_REG_SEL_OC_MODE_SCPU_mask                              (0x00018000)
#define SYS_PLL_SSC_DIG_SCPU2_REG_SEL_OC_MODE_SCPU(data)                             (0x00018000&((data)<<15))
#define SYS_PLL_SSC_DIG_SCPU2_REG_SEL_OC_MODE_SCPU_src(data)                         ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_SCPU2_get_REG_SEL_OC_MODE_SCPU(data)                         ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_SCPU2_REG_HS_OC_STOP_DIFF_SCPU_shift                         (13)
#define SYS_PLL_SSC_DIG_SCPU2_REG_HS_OC_STOP_DIFF_SCPU_mask                          (0x00006000)
#define SYS_PLL_SSC_DIG_SCPU2_REG_HS_OC_STOP_DIFF_SCPU(data)                         (0x00006000&((data)<<13))
#define SYS_PLL_SSC_DIG_SCPU2_REG_HS_OC_STOP_DIFF_SCPU_src(data)                     ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_SCPU2_get_REG_HS_OC_STOP_DIFF_SCPU(data)                     ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_SCPU2_REG_OC_DONE_DELAY_SCPU_shift                           (7)
#define SYS_PLL_SSC_DIG_SCPU2_REG_OC_DONE_DELAY_SCPU_mask                            (0x00001F80)
#define SYS_PLL_SSC_DIG_SCPU2_REG_OC_DONE_DELAY_SCPU(data)                           (0x00001F80&((data)<<7))
#define SYS_PLL_SSC_DIG_SCPU2_REG_OC_DONE_DELAY_SCPU_src(data)                       ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_SCPU2_get_REG_OC_DONE_DELAY_SCPU(data)                       ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_SCPU2_REG_PI_CUR_SEL_SCPU_shift                              (5)
#define SYS_PLL_SSC_DIG_SCPU2_REG_PI_CUR_SEL_SCPU_mask                               (0x00000060)
#define SYS_PLL_SSC_DIG_SCPU2_REG_PI_CUR_SEL_SCPU(data)                              (0x00000060&((data)<<5))
#define SYS_PLL_SSC_DIG_SCPU2_REG_PI_CUR_SEL_SCPU_src(data)                          ((0x00000060&(data))>>5)
#define SYS_PLL_SSC_DIG_SCPU2_get_REG_PI_CUR_SEL_SCPU(data)                          ((0x00000060&(data))>>5)
#define SYS_PLL_SSC_DIG_SCPU2_REG_BYPASS_PI_SCPU_shift                               (4)
#define SYS_PLL_SSC_DIG_SCPU2_REG_BYPASS_PI_SCPU_mask                                (0x00000010)
#define SYS_PLL_SSC_DIG_SCPU2_REG_BYPASS_PI_SCPU(data)                               (0x00000010&((data)<<4))
#define SYS_PLL_SSC_DIG_SCPU2_REG_BYPASS_PI_SCPU_src(data)                           ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_SCPU2_get_REG_BYPASS_PI_SCPU(data)                           ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_SCPU2_REG_SDM_ORDER_SCPU_shift                               (3)
#define SYS_PLL_SSC_DIG_SCPU2_REG_SDM_ORDER_SCPU_mask                                (0x00000008)
#define SYS_PLL_SSC_DIG_SCPU2_REG_SDM_ORDER_SCPU(data)                               (0x00000008&((data)<<3))
#define SYS_PLL_SSC_DIG_SCPU2_REG_SDM_ORDER_SCPU_src(data)                           ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_SCPU2_get_REG_SDM_ORDER_SCPU(data)                           ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_SCPU2_REG_EN_PI_DEBUG_SCPU_shift                             (2)
#define SYS_PLL_SSC_DIG_SCPU2_REG_EN_PI_DEBUG_SCPU_mask                              (0x00000004)
#define SYS_PLL_SSC_DIG_SCPU2_REG_EN_PI_DEBUG_SCPU(data)                             (0x00000004&((data)<<2))
#define SYS_PLL_SSC_DIG_SCPU2_REG_EN_PI_DEBUG_SCPU_src(data)                         ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_SCPU2_get_REG_EN_PI_DEBUG_SCPU(data)                         ((0x00000004&(data))>>2)


#define SYS_PLL_SSC_DIG_SCPU3                                                        0x50C
#define SYS_PLL_SSC_DIG_SCPU3_reg_addr                                               "0x9800050C"
#define SYS_PLL_SSC_DIG_SCPU3_reg                                                    0x9800050C
#define set_SYS_PLL_SSC_DIG_SCPU3_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU3_reg)=data)
#define get_SYS_PLL_SSC_DIG_SCPU3_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU3_reg))
#define SYS_PLL_SSC_DIG_SCPU3_inst_adr                                               "0x0043"
#define SYS_PLL_SSC_DIG_SCPU3_inst                                                   0x0043
#define SYS_PLL_SSC_DIG_SCPU3_NCODE_SSC_SCPU_shift                                   (11)
#define SYS_PLL_SSC_DIG_SCPU3_NCODE_SSC_SCPU_mask                                    (0x0007F800)
#define SYS_PLL_SSC_DIG_SCPU3_NCODE_SSC_SCPU(data)                                   (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_SCPU3_NCODE_SSC_SCPU_src(data)                               ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_SCPU3_get_NCODE_SSC_SCPU(data)                               ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_SCPU3_FCODE_SSC_SCPU_shift                                   (0)
#define SYS_PLL_SSC_DIG_SCPU3_FCODE_SSC_SCPU_mask                                    (0x000007FF)
#define SYS_PLL_SSC_DIG_SCPU3_FCODE_SSC_SCPU(data)                                   (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_SCPU3_FCODE_SSC_SCPU_src(data)                               ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_SCPU3_get_FCODE_SSC_SCPU(data)                               ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_SCPU4                                                        0x510
#define SYS_PLL_SSC_DIG_SCPU4_reg_addr                                               "0x98000510"
#define SYS_PLL_SSC_DIG_SCPU4_reg                                                    0x98000510
#define set_SYS_PLL_SSC_DIG_SCPU4_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU4_reg)=data)
#define get_SYS_PLL_SSC_DIG_SCPU4_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU4_reg))
#define SYS_PLL_SSC_DIG_SCPU4_inst_adr                                               "0x0044"
#define SYS_PLL_SSC_DIG_SCPU4_inst                                                   0x0044
#define SYS_PLL_SSC_DIG_SCPU4_GRAN_EST_SCPU_shift                                    (0)
#define SYS_PLL_SSC_DIG_SCPU4_GRAN_EST_SCPU_mask                                     (0x0007FFFF)
#define SYS_PLL_SSC_DIG_SCPU4_GRAN_EST_SCPU(data)                                    (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_SCPU4_GRAN_EST_SCPU_src(data)                                ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_SCPU4_get_GRAN_EST_SCPU(data)                                ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_SCPU5                                                        0x514
#define SYS_PLL_SSC_DIG_SCPU5_reg_addr                                               "0x98000514"
#define SYS_PLL_SSC_DIG_SCPU5_reg                                                    0x98000514
#define set_SYS_PLL_SSC_DIG_SCPU5_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU5_reg)=data)
#define get_SYS_PLL_SSC_DIG_SCPU5_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU5_reg))
#define SYS_PLL_SSC_DIG_SCPU5_inst_adr                                               "0x0045"
#define SYS_PLL_SSC_DIG_SCPU5_inst                                                   0x0045
#define SYS_PLL_SSC_DIG_SCPU5_FCW_SSC_DEFAULT_SCPU_shift                             (0)
#define SYS_PLL_SSC_DIG_SCPU5_FCW_SSC_DEFAULT_SCPU_mask                              (0x0007FFFF)
#define SYS_PLL_SSC_DIG_SCPU5_FCW_SSC_DEFAULT_SCPU(data)                             (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_SCPU5_FCW_SSC_DEFAULT_SCPU_src(data)                         ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_SCPU5_get_FCW_SSC_DEFAULT_SCPU(data)                         ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_SCPU_DBG1                                                    0x518
#define SYS_PLL_SSC_DIG_SCPU_DBG1_reg_addr                                           "0x98000518"
#define SYS_PLL_SSC_DIG_SCPU_DBG1_reg                                                0x98000518
#define set_SYS_PLL_SSC_DIG_SCPU_DBG1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU_DBG1_reg)=data)
#define get_SYS_PLL_SSC_DIG_SCPU_DBG1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU_DBG1_reg))
#define SYS_PLL_SSC_DIG_SCPU_DBG1_inst_adr                                           "0x0046"
#define SYS_PLL_SSC_DIG_SCPU_DBG1_inst                                               0x0046
#define SYS_PLL_SSC_DIG_SCPU_DBG1_LOOP_PI_ISEL_SCPU_shift                            (13)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_LOOP_PI_ISEL_SCPU_mask                             (0x00006000)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_LOOP_PI_ISEL_SCPU(data)                            (0x00006000&((data)<<13))
#define SYS_PLL_SSC_DIG_SCPU_DBG1_LOOP_PI_ISEL_SCPU_src(data)                        ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_get_LOOP_PI_ISEL_SCPU(data)                        ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_PHSEL_SCPU_shift                                   (8)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_PHSEL_SCPU_mask                                    (0x00001F00)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_PHSEL_SCPU(data)                                   (0x00001F00&((data)<<8))
#define SYS_PLL_SSC_DIG_SCPU_DBG1_PHSEL_SCPU_src(data)                               ((0x00001F00&(data))>>8)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_get_PHSEL_SCPU(data)                               ((0x00001F00&(data))>>8)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_DIVN_SCPU_shift                                    (0)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_DIVN_SCPU_mask                                     (0x000000FF)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_DIVN_SCPU(data)                                    (0x000000FF&((data)<<0))
#define SYS_PLL_SSC_DIG_SCPU_DBG1_DIVN_SCPU_src(data)                                ((0x000000FF&(data))>>0)
#define SYS_PLL_SSC_DIG_SCPU_DBG1_get_DIVN_SCPU(data)                                ((0x000000FF&(data))>>0)


#define SYS_PLL_SSC_DIG_SCPU_DBG2                                                    0x51C
#define SYS_PLL_SSC_DIG_SCPU_DBG2_reg_addr                                           "0x9800051C"
#define SYS_PLL_SSC_DIG_SCPU_DBG2_reg                                                0x9800051C
#define set_SYS_PLL_SSC_DIG_SCPU_DBG2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU_DBG2_reg)=data)
#define get_SYS_PLL_SSC_DIG_SCPU_DBG2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_SCPU_DBG2_reg))
#define SYS_PLL_SSC_DIG_SCPU_DBG2_inst_adr                                           "0x0047"
#define SYS_PLL_SSC_DIG_SCPU_DBG2_inst                                               0x0047
#define SYS_PLL_SSC_DIG_SCPU_DBG2_load_FCW_SCPU_shift                                (21)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_load_FCW_SCPU_mask                                 (0x00200000)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_load_FCW_SCPU(data)                                (0x00200000&((data)<<21))
#define SYS_PLL_SSC_DIG_SCPU_DBG2_load_FCW_SCPU_src(data)                            ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_get_load_FCW_SCPU(data)                            ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_OC_DONE_SCPU_shift                                 (20)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_OC_DONE_SCPU_mask                                  (0x00100000)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_OC_DONE_SCPU(data)                                 (0x00100000&((data)<<20))
#define SYS_PLL_SSC_DIG_SCPU_DBG2_OC_DONE_SCPU_src(data)                             ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_get_OC_DONE_SCPU(data)                             ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_FMOD_SCPU_shift                                    (19)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_FMOD_SCPU_mask                                     (0x00080000)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_FMOD_SCPU(data)                                    (0x00080000&((data)<<19))
#define SYS_PLL_SSC_DIG_SCPU_DBG2_FMOD_SCPU_src(data)                                ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_get_FMOD_SCPU(data)                                ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_NCODE_DEBUG_SCPU_shift                             (11)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_NCODE_DEBUG_SCPU_mask                              (0x0007F800)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_NCODE_DEBUG_SCPU(data)                             (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_SCPU_DBG2_NCODE_DEBUG_SCPU_src(data)                         ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_get_NCODE_DEBUG_SCPU(data)                         ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_FCODE_DEBUG_SCPU_shift                             (0)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_FCODE_DEBUG_SCPU_mask                              (0x000007FF)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_FCODE_DEBUG_SCPU(data)                             (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_SCPU_DBG2_FCODE_DEBUG_SCPU_src(data)                         ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_SCPU_DBG2_get_FCODE_DEBUG_SCPU(data)                         ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUS0                                                         0x520
#define SYS_PLL_SSC_DIG_BUS0_reg_addr                                                "0x98000520"
#define SYS_PLL_SSC_DIG_BUS0_reg                                                     0x98000520
#define set_SYS_PLL_SSC_DIG_BUS0_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS0_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUS0_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS0_reg))
#define SYS_PLL_SSC_DIG_BUS0_inst_adr                                                "0x0048"
#define SYS_PLL_SSC_DIG_BUS0_inst                                                    0x0048
#define SYS_PLL_SSC_DIG_BUS0_REG_CKSSC_INV_BUS_shift                                 (4)
#define SYS_PLL_SSC_DIG_BUS0_REG_CKSSC_INV_BUS_mask                                  (0x00000010)
#define SYS_PLL_SSC_DIG_BUS0_REG_CKSSC_INV_BUS(data)                                 (0x00000010&((data)<<4))
#define SYS_PLL_SSC_DIG_BUS0_REG_CKSSC_INV_BUS_src(data)                             ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_BUS0_get_REG_CKSSC_INV_BUS(data)                             ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_BUS0_REG_GRAN_AUTO_RST_BUS_shift                             (3)
#define SYS_PLL_SSC_DIG_BUS0_REG_GRAN_AUTO_RST_BUS_mask                              (0x00000008)
#define SYS_PLL_SSC_DIG_BUS0_REG_GRAN_AUTO_RST_BUS(data)                             (0x00000008&((data)<<3))
#define SYS_PLL_SSC_DIG_BUS0_REG_GRAN_AUTO_RST_BUS_src(data)                         ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_BUS0_get_REG_GRAN_AUTO_RST_BUS(data)                         ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_BUS0_RSTB_BUS_shift                                          (2)
#define SYS_PLL_SSC_DIG_BUS0_RSTB_BUS_mask                                           (0x00000004)
#define SYS_PLL_SSC_DIG_BUS0_RSTB_BUS(data)                                          (0x00000004&((data)<<2))
#define SYS_PLL_SSC_DIG_BUS0_RSTB_BUS_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_BUS0_get_RSTB_BUS(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_BUS0_EN_SSC_BUS_shift                                        (1)
#define SYS_PLL_SSC_DIG_BUS0_EN_SSC_BUS_mask                                         (0x00000002)
#define SYS_PLL_SSC_DIG_BUS0_EN_SSC_BUS(data)                                        (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_BUS0_EN_SSC_BUS_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_BUS0_get_EN_SSC_BUS(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_BUS0_OC_EN_BUS_shift                                         (0)
#define SYS_PLL_SSC_DIG_BUS0_OC_EN_BUS_mask                                          (0x00000001)
#define SYS_PLL_SSC_DIG_BUS0_OC_EN_BUS(data)                                         (0x00000001&((data)<<0))
#define SYS_PLL_SSC_DIG_BUS0_OC_EN_BUS_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_PLL_SSC_DIG_BUS0_get_OC_EN_BUS(data)                                     ((0x00000001&(data))>>0)


#define SYS_PLL_SSC_DIG_BUS1                                                         0x524
#define SYS_PLL_SSC_DIG_BUS1_reg_addr                                                "0x98000524"
#define SYS_PLL_SSC_DIG_BUS1_reg                                                     0x98000524
#define set_SYS_PLL_SSC_DIG_BUS1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS1_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUS1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS1_reg))
#define SYS_PLL_SSC_DIG_BUS1_inst_adr                                                "0x0049"
#define SYS_PLL_SSC_DIG_BUS1_inst                                                    0x0049
#define SYS_PLL_SSC_DIG_BUS1_NCODE_T_BUS_shift                                       (11)
#define SYS_PLL_SSC_DIG_BUS1_NCODE_T_BUS_mask                                        (0x0007F800)
#define SYS_PLL_SSC_DIG_BUS1_NCODE_T_BUS(data)                                       (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_BUS1_NCODE_T_BUS_src(data)                                   ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUS1_get_NCODE_T_BUS(data)                                   ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUS1_FCODE_T_BUS_shift                                       (0)
#define SYS_PLL_SSC_DIG_BUS1_FCODE_T_BUS_mask                                        (0x000007FF)
#define SYS_PLL_SSC_DIG_BUS1_FCODE_T_BUS(data)                                       (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUS1_FCODE_T_BUS_src(data)                                   ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUS1_get_FCODE_T_BUS(data)                                   ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUS2                                                         0x528
#define SYS_PLL_SSC_DIG_BUS2_reg_addr                                                "0x98000528"
#define SYS_PLL_SSC_DIG_BUS2_reg                                                     0x98000528
#define set_SYS_PLL_SSC_DIG_BUS2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS2_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUS2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS2_reg))
#define SYS_PLL_SSC_DIG_BUS2_inst_adr                                                "0x004A"
#define SYS_PLL_SSC_DIG_BUS2_inst                                                    0x004A
#define SYS_PLL_SSC_DIG_BUS2_REG_BYPASS_DIVN_shift                                   (27)
#define SYS_PLL_SSC_DIG_BUS2_REG_BYPASS_DIVN_mask                                    (0x08000000)
#define SYS_PLL_SSC_DIG_BUS2_REG_BYPASS_DIVN(data)                                   (0x08000000&((data)<<27))
#define SYS_PLL_SSC_DIG_BUS2_REG_BYPASS_DIVN_src(data)                               ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_BUS2_get_REG_BYPASS_DIVN(data)                               ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_BUS2_REG_OC_STEP_SET_BUS_shift                               (17)
#define SYS_PLL_SSC_DIG_BUS2_REG_OC_STEP_SET_BUS_mask                                (0x07FE0000)
#define SYS_PLL_SSC_DIG_BUS2_REG_OC_STEP_SET_BUS(data)                               (0x07FE0000&((data)<<17))
#define SYS_PLL_SSC_DIG_BUS2_REG_OC_STEP_SET_BUS_src(data)                           ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_BUS2_get_REG_OC_STEP_SET_BUS(data)                           ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_BUS2_REG_SEL_OC_MODE_BUS_shift                               (15)
#define SYS_PLL_SSC_DIG_BUS2_REG_SEL_OC_MODE_BUS_mask                                (0x00018000)
#define SYS_PLL_SSC_DIG_BUS2_REG_SEL_OC_MODE_BUS(data)                               (0x00018000&((data)<<15))
#define SYS_PLL_SSC_DIG_BUS2_REG_SEL_OC_MODE_BUS_src(data)                           ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_BUS2_get_REG_SEL_OC_MODE_BUS(data)                           ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_BUS2_REG_HS_OC_STOP_DIFF_BUS_shift                           (13)
#define SYS_PLL_SSC_DIG_BUS2_REG_HS_OC_STOP_DIFF_BUS_mask                            (0x00006000)
#define SYS_PLL_SSC_DIG_BUS2_REG_HS_OC_STOP_DIFF_BUS(data)                           (0x00006000&((data)<<13))
#define SYS_PLL_SSC_DIG_BUS2_REG_HS_OC_STOP_DIFF_BUS_src(data)                       ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_BUS2_get_REG_HS_OC_STOP_DIFF_BUS(data)                       ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_BUS2_REG_OC_DONE_DELAY_BUS_shift                             (7)
#define SYS_PLL_SSC_DIG_BUS2_REG_OC_DONE_DELAY_BUS_mask                              (0x00001F80)
#define SYS_PLL_SSC_DIG_BUS2_REG_OC_DONE_DELAY_BUS(data)                             (0x00001F80&((data)<<7))
#define SYS_PLL_SSC_DIG_BUS2_REG_OC_DONE_DELAY_BUS_src(data)                         ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_BUS2_get_REG_OC_DONE_DELAY_BUS(data)                         ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_BUS2_REG_BYPASS_PI_BUS_shift                                 (6)
#define SYS_PLL_SSC_DIG_BUS2_REG_BYPASS_PI_BUS_mask                                  (0x00000040)
#define SYS_PLL_SSC_DIG_BUS2_REG_BYPASS_PI_BUS(data)                                 (0x00000040&((data)<<6))
#define SYS_PLL_SSC_DIG_BUS2_REG_BYPASS_PI_BUS_src(data)                             ((0x00000040&(data))>>6)
#define SYS_PLL_SSC_DIG_BUS2_get_REG_BYPASS_PI_BUS(data)                             ((0x00000040&(data))>>6)
#define SYS_PLL_SSC_DIG_BUS2_REG_SDM_ORDER_BUS_shift                                 (5)
#define SYS_PLL_SSC_DIG_BUS2_REG_SDM_ORDER_BUS_mask                                  (0x00000020)
#define SYS_PLL_SSC_DIG_BUS2_REG_SDM_ORDER_BUS(data)                                 (0x00000020&((data)<<5))
#define SYS_PLL_SSC_DIG_BUS2_REG_SDM_ORDER_BUS_src(data)                             ((0x00000020&(data))>>5)
#define SYS_PLL_SSC_DIG_BUS2_get_REG_SDM_ORDER_BUS(data)                             ((0x00000020&(data))>>5)
#define SYS_PLL_SSC_DIG_BUS2_REG_PI_CUR_SEL_BUS_shift                                (2)
#define SYS_PLL_SSC_DIG_BUS2_REG_PI_CUR_SEL_BUS_mask                                 (0x0000001C)
#define SYS_PLL_SSC_DIG_BUS2_REG_PI_CUR_SEL_BUS(data)                                (0x0000001C&((data)<<2))
#define SYS_PLL_SSC_DIG_BUS2_REG_PI_CUR_SEL_BUS_src(data)                            ((0x0000001C&(data))>>2)
#define SYS_PLL_SSC_DIG_BUS2_get_REG_PI_CUR_SEL_BUS(data)                            ((0x0000001C&(data))>>2)
#define SYS_PLL_SSC_DIG_BUS2_REG_EN_PI_DEBUG_BUS_shift                               (1)
#define SYS_PLL_SSC_DIG_BUS2_REG_EN_PI_DEBUG_BUS_mask                                (0x00000002)
#define SYS_PLL_SSC_DIG_BUS2_REG_EN_PI_DEBUG_BUS(data)                               (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_BUS2_REG_EN_PI_DEBUG_BUS_src(data)                           ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_BUS2_get_REG_EN_PI_DEBUG_BUS(data)                           ((0x00000002&(data))>>1)


#define SYS_PLL_SSC_DIG_BUS3                                                         0x52C
#define SYS_PLL_SSC_DIG_BUS3_reg_addr                                                "0x9800052C"
#define SYS_PLL_SSC_DIG_BUS3_reg                                                     0x9800052C
#define set_SYS_PLL_SSC_DIG_BUS3_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS3_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUS3_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS3_reg))
#define SYS_PLL_SSC_DIG_BUS3_inst_adr                                                "0x004B"
#define SYS_PLL_SSC_DIG_BUS3_inst                                                    0x004B
#define SYS_PLL_SSC_DIG_BUS3_NCODE_SSC_BUS_shift                                     (11)
#define SYS_PLL_SSC_DIG_BUS3_NCODE_SSC_BUS_mask                                      (0x0007F800)
#define SYS_PLL_SSC_DIG_BUS3_NCODE_SSC_BUS(data)                                     (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_BUS3_NCODE_SSC_BUS_src(data)                                 ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUS3_get_NCODE_SSC_BUS(data)                                 ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUS3_FCODE_SSC_BUS_shift                                     (0)
#define SYS_PLL_SSC_DIG_BUS3_FCODE_SSC_BUS_mask                                      (0x000007FF)
#define SYS_PLL_SSC_DIG_BUS3_FCODE_SSC_BUS(data)                                     (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUS3_FCODE_SSC_BUS_src(data)                                 ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUS3_get_FCODE_SSC_BUS(data)                                 ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUS4                                                         0x530
#define SYS_PLL_SSC_DIG_BUS4_reg_addr                                                "0x98000530"
#define SYS_PLL_SSC_DIG_BUS4_reg                                                     0x98000530
#define set_SYS_PLL_SSC_DIG_BUS4_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS4_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUS4_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS4_reg))
#define SYS_PLL_SSC_DIG_BUS4_inst_adr                                                "0x004C"
#define SYS_PLL_SSC_DIG_BUS4_inst                                                    0x004C
#define SYS_PLL_SSC_DIG_BUS4_GRAN_EST_BUS_shift                                      (0)
#define SYS_PLL_SSC_DIG_BUS4_GRAN_EST_BUS_mask                                       (0x0007FFFF)
#define SYS_PLL_SSC_DIG_BUS4_GRAN_EST_BUS(data)                                      (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUS4_GRAN_EST_BUS_src(data)                                  ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUS4_get_GRAN_EST_BUS(data)                                  ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUS5                                                         0x534
#define SYS_PLL_SSC_DIG_BUS5_reg_addr                                                "0x98000534"
#define SYS_PLL_SSC_DIG_BUS5_reg                                                     0x98000534
#define set_SYS_PLL_SSC_DIG_BUS5_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS5_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUS5_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS5_reg))
#define SYS_PLL_SSC_DIG_BUS5_inst_adr                                                "0x004D"
#define SYS_PLL_SSC_DIG_BUS5_inst                                                    0x004D
#define SYS_PLL_SSC_DIG_BUS5_FCW_SSC_DEFAULT_BUS_shift                               (0)
#define SYS_PLL_SSC_DIG_BUS5_FCW_SSC_DEFAULT_BUS_mask                                (0x0007FFFF)
#define SYS_PLL_SSC_DIG_BUS5_FCW_SSC_DEFAULT_BUS(data)                               (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUS5_FCW_SSC_DEFAULT_BUS_src(data)                           ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUS5_get_FCW_SSC_DEFAULT_BUS(data)                           ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUS_DBG1                                                     0x538
#define SYS_PLL_SSC_DIG_BUS_DBG1_reg_addr                                            "0x98000538"
#define SYS_PLL_SSC_DIG_BUS_DBG1_reg                                                 0x98000538
#define set_SYS_PLL_SSC_DIG_BUS_DBG1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS_DBG1_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUS_DBG1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS_DBG1_reg))
#define SYS_PLL_SSC_DIG_BUS_DBG1_inst_adr                                            "0x004E"
#define SYS_PLL_SSC_DIG_BUS_DBG1_inst                                                0x004E
#define SYS_PLL_SSC_DIG_BUS_DBG1_LOOP_PI_ISEL_BUS_shift                              (13)
#define SYS_PLL_SSC_DIG_BUS_DBG1_LOOP_PI_ISEL_BUS_mask                               (0x0000E000)
#define SYS_PLL_SSC_DIG_BUS_DBG1_LOOP_PI_ISEL_BUS(data)                              (0x0000E000&((data)<<13))
#define SYS_PLL_SSC_DIG_BUS_DBG1_LOOP_PI_ISEL_BUS_src(data)                          ((0x0000E000&(data))>>13)
#define SYS_PLL_SSC_DIG_BUS_DBG1_get_LOOP_PI_ISEL_BUS(data)                          ((0x0000E000&(data))>>13)
#define SYS_PLL_SSC_DIG_BUS_DBG1_PHSEL_BUS_shift                                     (8)
#define SYS_PLL_SSC_DIG_BUS_DBG1_PHSEL_BUS_mask                                      (0x00001F00)
#define SYS_PLL_SSC_DIG_BUS_DBG1_PHSEL_BUS(data)                                     (0x00001F00&((data)<<8))
#define SYS_PLL_SSC_DIG_BUS_DBG1_PHSEL_BUS_src(data)                                 ((0x00001F00&(data))>>8)
#define SYS_PLL_SSC_DIG_BUS_DBG1_get_PHSEL_BUS(data)                                 ((0x00001F00&(data))>>8)
#define SYS_PLL_SSC_DIG_BUS_DBG1_DIVN_BUS_shift                                      (0)
#define SYS_PLL_SSC_DIG_BUS_DBG1_DIVN_BUS_mask                                       (0x000000FF)
#define SYS_PLL_SSC_DIG_BUS_DBG1_DIVN_BUS(data)                                      (0x000000FF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUS_DBG1_DIVN_BUS_src(data)                                  ((0x000000FF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUS_DBG1_get_DIVN_BUS(data)                                  ((0x000000FF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUS_DBG2                                                     0x53C
#define SYS_PLL_SSC_DIG_BUS_DBG2_reg_addr                                            "0x9800053C"
#define SYS_PLL_SSC_DIG_BUS_DBG2_reg                                                 0x9800053C
#define set_SYS_PLL_SSC_DIG_BUS_DBG2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS_DBG2_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUS_DBG2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUS_DBG2_reg))
#define SYS_PLL_SSC_DIG_BUS_DBG2_inst_adr                                            "0x004F"
#define SYS_PLL_SSC_DIG_BUS_DBG2_inst                                                0x004F
#define SYS_PLL_SSC_DIG_BUS_DBG2_load_FCW_BUS_shift                                  (21)
#define SYS_PLL_SSC_DIG_BUS_DBG2_load_FCW_BUS_mask                                   (0x00200000)
#define SYS_PLL_SSC_DIG_BUS_DBG2_load_FCW_BUS(data)                                  (0x00200000&((data)<<21))
#define SYS_PLL_SSC_DIG_BUS_DBG2_load_FCW_BUS_src(data)                              ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_BUS_DBG2_get_load_FCW_BUS(data)                              ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_BUS_DBG2_OC_DONE_BUS_shift                                   (20)
#define SYS_PLL_SSC_DIG_BUS_DBG2_OC_DONE_BUS_mask                                    (0x00100000)
#define SYS_PLL_SSC_DIG_BUS_DBG2_OC_DONE_BUS(data)                                   (0x00100000&((data)<<20))
#define SYS_PLL_SSC_DIG_BUS_DBG2_OC_DONE_BUS_src(data)                               ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_BUS_DBG2_get_OC_DONE_BUS(data)                               ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_BUS_DBG2_FMOD_BUS_shift                                      (19)
#define SYS_PLL_SSC_DIG_BUS_DBG2_FMOD_BUS_mask                                       (0x00080000)
#define SYS_PLL_SSC_DIG_BUS_DBG2_FMOD_BUS(data)                                      (0x00080000&((data)<<19))
#define SYS_PLL_SSC_DIG_BUS_DBG2_FMOD_BUS_src(data)                                  ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_BUS_DBG2_get_FMOD_BUS(data)                                  ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_BUS_DBG2_NCODE_DEBUG_BUS_shift                               (11)
#define SYS_PLL_SSC_DIG_BUS_DBG2_NCODE_DEBUG_BUS_mask                                (0x0007F800)
#define SYS_PLL_SSC_DIG_BUS_DBG2_NCODE_DEBUG_BUS(data)                               (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_BUS_DBG2_NCODE_DEBUG_BUS_src(data)                           ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUS_DBG2_get_NCODE_DEBUG_BUS(data)                           ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUS_DBG2_FCODE_DEBUG_BUS_shift                               (0)
#define SYS_PLL_SSC_DIG_BUS_DBG2_FCODE_DEBUG_BUS_mask                                (0x000007FF)
#define SYS_PLL_SSC_DIG_BUS_DBG2_FCODE_DEBUG_BUS(data)                               (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUS_DBG2_FCODE_DEBUG_BUS_src(data)                           ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUS_DBG2_get_FCODE_DEBUG_BUS(data)                           ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUSH0                                                        0x540
#define SYS_PLL_SSC_DIG_BUSH0_reg_addr                                               "0x98000540"
#define SYS_PLL_SSC_DIG_BUSH0_reg                                                    0x98000540
#define set_SYS_PLL_SSC_DIG_BUSH0_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH0_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUSH0_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH0_reg))
#define SYS_PLL_SSC_DIG_BUSH0_inst_adr                                               "0x0050"
#define SYS_PLL_SSC_DIG_BUSH0_inst                                                   0x0050
#define SYS_PLL_SSC_DIG_BUSH0_REG_CKSSC_INV_BUS_H_shift                              (4)
#define SYS_PLL_SSC_DIG_BUSH0_REG_CKSSC_INV_BUS_H_mask                               (0x00000010)
#define SYS_PLL_SSC_DIG_BUSH0_REG_CKSSC_INV_BUS_H(data)                              (0x00000010&((data)<<4))
#define SYS_PLL_SSC_DIG_BUSH0_REG_CKSSC_INV_BUS_H_src(data)                          ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_BUSH0_get_REG_CKSSC_INV_BUS_H(data)                          ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_BUSH0_REG_GRAN_AUTO_RST_BUS_H_shift                          (3)
#define SYS_PLL_SSC_DIG_BUSH0_REG_GRAN_AUTO_RST_BUS_H_mask                           (0x00000008)
#define SYS_PLL_SSC_DIG_BUSH0_REG_GRAN_AUTO_RST_BUS_H(data)                          (0x00000008&((data)<<3))
#define SYS_PLL_SSC_DIG_BUSH0_REG_GRAN_AUTO_RST_BUS_H_src(data)                      ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_BUSH0_get_REG_GRAN_AUTO_RST_BUS_H(data)                      ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_BUSH0_RSTB_BUS_H_shift                                       (2)
#define SYS_PLL_SSC_DIG_BUSH0_RSTB_BUS_H_mask                                        (0x00000004)
#define SYS_PLL_SSC_DIG_BUSH0_RSTB_BUS_H(data)                                       (0x00000004&((data)<<2))
#define SYS_PLL_SSC_DIG_BUSH0_RSTB_BUS_H_src(data)                                   ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_BUSH0_get_RSTB_BUS_H(data)                                   ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_BUSH0_EN_SSC_BUS_H_shift                                     (1)
#define SYS_PLL_SSC_DIG_BUSH0_EN_SSC_BUS_H_mask                                      (0x00000002)
#define SYS_PLL_SSC_DIG_BUSH0_EN_SSC_BUS_H(data)                                     (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_BUSH0_EN_SSC_BUS_H_src(data)                                 ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_BUSH0_get_EN_SSC_BUS_H(data)                                 ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_BUSH0_OC_EN_BUS_H_shift                                      (0)
#define SYS_PLL_SSC_DIG_BUSH0_OC_EN_BUS_H_mask                                       (0x00000001)
#define SYS_PLL_SSC_DIG_BUSH0_OC_EN_BUS_H(data)                                      (0x00000001&((data)<<0))
#define SYS_PLL_SSC_DIG_BUSH0_OC_EN_BUS_H_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_PLL_SSC_DIG_BUSH0_get_OC_EN_BUS_H(data)                                  ((0x00000001&(data))>>0)


#define SYS_PLL_SSC_DIG_BUSH1                                                        0x544
#define SYS_PLL_SSC_DIG_BUSH1_reg_addr                                               "0x98000544"
#define SYS_PLL_SSC_DIG_BUSH1_reg                                                    0x98000544
#define set_SYS_PLL_SSC_DIG_BUSH1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH1_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUSH1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH1_reg))
#define SYS_PLL_SSC_DIG_BUSH1_inst_adr                                               "0x0051"
#define SYS_PLL_SSC_DIG_BUSH1_inst                                                   0x0051
#define SYS_PLL_SSC_DIG_BUSH1_NCODE_T_BUS_H_shift                                    (11)
#define SYS_PLL_SSC_DIG_BUSH1_NCODE_T_BUS_H_mask                                     (0x0007F800)
#define SYS_PLL_SSC_DIG_BUSH1_NCODE_T_BUS_H(data)                                    (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_BUSH1_NCODE_T_BUS_H_src(data)                                ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUSH1_get_NCODE_T_BUS_H(data)                                ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUSH1_FCODE_T_BUS_H_shift                                    (0)
#define SYS_PLL_SSC_DIG_BUSH1_FCODE_T_BUS_H_mask                                     (0x000007FF)
#define SYS_PLL_SSC_DIG_BUSH1_FCODE_T_BUS_H(data)                                    (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUSH1_FCODE_T_BUS_H_src(data)                                ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUSH1_get_FCODE_T_BUS_H(data)                                ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUSH2                                                        0x548
#define SYS_PLL_SSC_DIG_BUSH2_reg_addr                                               "0x98000548"
#define SYS_PLL_SSC_DIG_BUSH2_reg                                                    0x98000548
#define set_SYS_PLL_SSC_DIG_BUSH2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH2_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUSH2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH2_reg))
#define SYS_PLL_SSC_DIG_BUSH2_inst_adr                                               "0x0052"
#define SYS_PLL_SSC_DIG_BUSH2_inst                                                   0x0052
#define SYS_PLL_SSC_DIG_BUSH2_REG_BYPASS_DIVN_shift                                  (27)
#define SYS_PLL_SSC_DIG_BUSH2_REG_BYPASS_DIVN_mask                                   (0x08000000)
#define SYS_PLL_SSC_DIG_BUSH2_REG_BYPASS_DIVN(data)                                  (0x08000000&((data)<<27))
#define SYS_PLL_SSC_DIG_BUSH2_REG_BYPASS_DIVN_src(data)                              ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_BUSH2_get_REG_BYPASS_DIVN(data)                              ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_BUSH2_REG_OC_STEP_SET_BUS_H_shift                            (17)
#define SYS_PLL_SSC_DIG_BUSH2_REG_OC_STEP_SET_BUS_H_mask                             (0x07FE0000)
#define SYS_PLL_SSC_DIG_BUSH2_REG_OC_STEP_SET_BUS_H(data)                            (0x07FE0000&((data)<<17))
#define SYS_PLL_SSC_DIG_BUSH2_REG_OC_STEP_SET_BUS_H_src(data)                        ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_BUSH2_get_REG_OC_STEP_SET_BUS_H(data)                        ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_BUSH2_REG_SEL_OC_MODE_BUS_H_shift                            (15)
#define SYS_PLL_SSC_DIG_BUSH2_REG_SEL_OC_MODE_BUS_H_mask                             (0x00018000)
#define SYS_PLL_SSC_DIG_BUSH2_REG_SEL_OC_MODE_BUS_H(data)                            (0x00018000&((data)<<15))
#define SYS_PLL_SSC_DIG_BUSH2_REG_SEL_OC_MODE_BUS_H_src(data)                        ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_BUSH2_get_REG_SEL_OC_MODE_BUS_H(data)                        ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_BUSH2_REG_HS_OC_STOP_DIFF_BUS_H_shift                        (13)
#define SYS_PLL_SSC_DIG_BUSH2_REG_HS_OC_STOP_DIFF_BUS_H_mask                         (0x00006000)
#define SYS_PLL_SSC_DIG_BUSH2_REG_HS_OC_STOP_DIFF_BUS_H(data)                        (0x00006000&((data)<<13))
#define SYS_PLL_SSC_DIG_BUSH2_REG_HS_OC_STOP_DIFF_BUS_H_src(data)                    ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_BUSH2_get_REG_HS_OC_STOP_DIFF_BUS_H(data)                    ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_BUSH2_REG_OC_DONE_DELAY_BUS_H_shift                          (7)
#define SYS_PLL_SSC_DIG_BUSH2_REG_OC_DONE_DELAY_BUS_H_mask                           (0x00001F80)
#define SYS_PLL_SSC_DIG_BUSH2_REG_OC_DONE_DELAY_BUS_H(data)                          (0x00001F80&((data)<<7))
#define SYS_PLL_SSC_DIG_BUSH2_REG_OC_DONE_DELAY_BUS_H_src(data)                      ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_BUSH2_get_REG_OC_DONE_DELAY_BUS_H(data)                      ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_BUSH2_REG_BYPASS_PI_BUS_H_shift                              (6)
#define SYS_PLL_SSC_DIG_BUSH2_REG_BYPASS_PI_BUS_H_mask                               (0x00000040)
#define SYS_PLL_SSC_DIG_BUSH2_REG_BYPASS_PI_BUS_H(data)                              (0x00000040&((data)<<6))
#define SYS_PLL_SSC_DIG_BUSH2_REG_BYPASS_PI_BUS_H_src(data)                          ((0x00000040&(data))>>6)
#define SYS_PLL_SSC_DIG_BUSH2_get_REG_BYPASS_PI_BUS_H(data)                          ((0x00000040&(data))>>6)
#define SYS_PLL_SSC_DIG_BUSH2_REG_SDM_ORDER_BUS_H_shift                              (5)
#define SYS_PLL_SSC_DIG_BUSH2_REG_SDM_ORDER_BUS_H_mask                               (0x00000020)
#define SYS_PLL_SSC_DIG_BUSH2_REG_SDM_ORDER_BUS_H(data)                              (0x00000020&((data)<<5))
#define SYS_PLL_SSC_DIG_BUSH2_REG_SDM_ORDER_BUS_H_src(data)                          ((0x00000020&(data))>>5)
#define SYS_PLL_SSC_DIG_BUSH2_get_REG_SDM_ORDER_BUS_H(data)                          ((0x00000020&(data))>>5)
#define SYS_PLL_SSC_DIG_BUSH2_REG_PI_CUR_SEL_BUS_H_shift                             (2)
#define SYS_PLL_SSC_DIG_BUSH2_REG_PI_CUR_SEL_BUS_H_mask                              (0x0000001C)
#define SYS_PLL_SSC_DIG_BUSH2_REG_PI_CUR_SEL_BUS_H(data)                             (0x0000001C&((data)<<2))
#define SYS_PLL_SSC_DIG_BUSH2_REG_PI_CUR_SEL_BUS_H_src(data)                         ((0x0000001C&(data))>>2)
#define SYS_PLL_SSC_DIG_BUSH2_get_REG_PI_CUR_SEL_BUS_H(data)                         ((0x0000001C&(data))>>2)
#define SYS_PLL_SSC_DIG_BUSH2_REG_EN_PI_DEBUG_BUS_H_shift                            (1)
#define SYS_PLL_SSC_DIG_BUSH2_REG_EN_PI_DEBUG_BUS_H_mask                             (0x00000002)
#define SYS_PLL_SSC_DIG_BUSH2_REG_EN_PI_DEBUG_BUS_H(data)                            (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_BUSH2_REG_EN_PI_DEBUG_BUS_H_src(data)                        ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_BUSH2_get_REG_EN_PI_DEBUG_BUS_H(data)                        ((0x00000002&(data))>>1)


#define SYS_PLL_SSC_DIG_BUSH3                                                        0x54C
#define SYS_PLL_SSC_DIG_BUSH3_reg_addr                                               "0x9800054C"
#define SYS_PLL_SSC_DIG_BUSH3_reg                                                    0x9800054C
#define set_SYS_PLL_SSC_DIG_BUSH3_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH3_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUSH3_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH3_reg))
#define SYS_PLL_SSC_DIG_BUSH3_inst_adr                                               "0x0053"
#define SYS_PLL_SSC_DIG_BUSH3_inst                                                   0x0053
#define SYS_PLL_SSC_DIG_BUSH3_NCODE_SSC_BUS_H_shift                                  (11)
#define SYS_PLL_SSC_DIG_BUSH3_NCODE_SSC_BUS_H_mask                                   (0x0007F800)
#define SYS_PLL_SSC_DIG_BUSH3_NCODE_SSC_BUS_H(data)                                  (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_BUSH3_NCODE_SSC_BUS_H_src(data)                              ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUSH3_get_NCODE_SSC_BUS_H(data)                              ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUSH3_FCODE_SSC_BUS_H_shift                                  (0)
#define SYS_PLL_SSC_DIG_BUSH3_FCODE_SSC_BUS_H_mask                                   (0x000007FF)
#define SYS_PLL_SSC_DIG_BUSH3_FCODE_SSC_BUS_H(data)                                  (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUSH3_FCODE_SSC_BUS_H_src(data)                              ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUSH3_get_FCODE_SSC_BUS_H(data)                              ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUSH4                                                        0x550
#define SYS_PLL_SSC_DIG_BUSH4_reg_addr                                               "0x98000550"
#define SYS_PLL_SSC_DIG_BUSH4_reg                                                    0x98000550
#define set_SYS_PLL_SSC_DIG_BUSH4_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH4_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUSH4_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH4_reg))
#define SYS_PLL_SSC_DIG_BUSH4_inst_adr                                               "0x0054"
#define SYS_PLL_SSC_DIG_BUSH4_inst                                                   0x0054
#define SYS_PLL_SSC_DIG_BUSH4_GRAN_EST_BUS_H_shift                                   (0)
#define SYS_PLL_SSC_DIG_BUSH4_GRAN_EST_BUS_H_mask                                    (0x0007FFFF)
#define SYS_PLL_SSC_DIG_BUSH4_GRAN_EST_BUS_H(data)                                   (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUSH4_GRAN_EST_BUS_H_src(data)                               ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUSH4_get_GRAN_EST_BUS_H(data)                               ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUSH5                                                        0x554
#define SYS_PLL_SSC_DIG_BUSH5_reg_addr                                               "0x98000554"
#define SYS_PLL_SSC_DIG_BUSH5_reg                                                    0x98000554
#define set_SYS_PLL_SSC_DIG_BUSH5_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH5_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUSH5_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH5_reg))
#define SYS_PLL_SSC_DIG_BUSH5_inst_adr                                               "0x0055"
#define SYS_PLL_SSC_DIG_BUSH5_inst                                                   0x0055
#define SYS_PLL_SSC_DIG_BUSH5_FCW_SSC_DEFAULT_BUS_H_shift                            (0)
#define SYS_PLL_SSC_DIG_BUSH5_FCW_SSC_DEFAULT_BUS_H_mask                             (0x0007FFFF)
#define SYS_PLL_SSC_DIG_BUSH5_FCW_SSC_DEFAULT_BUS_H(data)                            (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUSH5_FCW_SSC_DEFAULT_BUS_H_src(data)                        ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUSH5_get_FCW_SSC_DEFAULT_BUS_H(data)                        ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUSH_DBG1                                                    0x558
#define SYS_PLL_SSC_DIG_BUSH_DBG1_reg_addr                                           "0x98000558"
#define SYS_PLL_SSC_DIG_BUSH_DBG1_reg                                                0x98000558
#define set_SYS_PLL_SSC_DIG_BUSH_DBG1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH_DBG1_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUSH_DBG1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH_DBG1_reg))
#define SYS_PLL_SSC_DIG_BUSH_DBG1_inst_adr                                           "0x0056"
#define SYS_PLL_SSC_DIG_BUSH_DBG1_inst                                               0x0056
#define SYS_PLL_SSC_DIG_BUSH_DBG1_LOOP_PI_ISEL_BUS_H_shift                           (13)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_LOOP_PI_ISEL_BUS_H_mask                            (0x0000E000)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_LOOP_PI_ISEL_BUS_H(data)                           (0x0000E000&((data)<<13))
#define SYS_PLL_SSC_DIG_BUSH_DBG1_LOOP_PI_ISEL_BUS_H_src(data)                       ((0x0000E000&(data))>>13)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_get_LOOP_PI_ISEL_BUS_H(data)                       ((0x0000E000&(data))>>13)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_PHSEL_BUS_H_shift                                  (8)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_PHSEL_BUS_H_mask                                   (0x00001F00)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_PHSEL_BUS_H(data)                                  (0x00001F00&((data)<<8))
#define SYS_PLL_SSC_DIG_BUSH_DBG1_PHSEL_BUS_H_src(data)                              ((0x00001F00&(data))>>8)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_get_PHSEL_BUS_H(data)                              ((0x00001F00&(data))>>8)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_DIVN_BUS_H_shift                                   (0)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_DIVN_BUS_H_mask                                    (0x000000FF)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_DIVN_BUS_H(data)                                   (0x000000FF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUSH_DBG1_DIVN_BUS_H_src(data)                               ((0x000000FF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUSH_DBG1_get_DIVN_BUS_H(data)                               ((0x000000FF&(data))>>0)


#define SYS_PLL_SSC_DIG_BUSH_DBG2                                                    0x55C
#define SYS_PLL_SSC_DIG_BUSH_DBG2_reg_addr                                           "0x9800055C"
#define SYS_PLL_SSC_DIG_BUSH_DBG2_reg                                                0x9800055C
#define set_SYS_PLL_SSC_DIG_BUSH_DBG2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH_DBG2_reg)=data)
#define get_SYS_PLL_SSC_DIG_BUSH_DBG2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_BUSH_DBG2_reg))
#define SYS_PLL_SSC_DIG_BUSH_DBG2_inst_adr                                           "0x0057"
#define SYS_PLL_SSC_DIG_BUSH_DBG2_inst                                               0x0057
#define SYS_PLL_SSC_DIG_BUSH_DBG2_load_FCW_BUS_H_shift                               (21)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_load_FCW_BUS_H_mask                                (0x00200000)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_load_FCW_BUS_H(data)                               (0x00200000&((data)<<21))
#define SYS_PLL_SSC_DIG_BUSH_DBG2_load_FCW_BUS_H_src(data)                           ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_get_load_FCW_BUS_H(data)                           ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_OC_DONE_BUS_H_shift                                (20)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_OC_DONE_BUS_H_mask                                 (0x00100000)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_OC_DONE_BUS_H(data)                                (0x00100000&((data)<<20))
#define SYS_PLL_SSC_DIG_BUSH_DBG2_OC_DONE_BUS_H_src(data)                            ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_get_OC_DONE_BUS_H(data)                            ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_FMOD_BUS_H_shift                                   (19)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_FMOD_BUS_H_mask                                    (0x00080000)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_FMOD_BUS_H(data)                                   (0x00080000&((data)<<19))
#define SYS_PLL_SSC_DIG_BUSH_DBG2_FMOD_BUS_H_src(data)                               ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_get_FMOD_BUS_H(data)                               ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_NCODE_DEBUG_BUS_H_shift                            (11)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_NCODE_DEBUG_BUS_H_mask                             (0x0007F800)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_NCODE_DEBUG_BUS_H(data)                            (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_BUSH_DBG2_NCODE_DEBUG_BUS_H_src(data)                        ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_get_NCODE_DEBUG_BUS_H(data)                        ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_FCODE_DEBUG_BUS_H_shift                            (0)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_FCODE_DEBUG_BUS_H_mask                             (0x000007FF)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_FCODE_DEBUG_BUS_H(data)                            (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_BUSH_DBG2_FCODE_DEBUG_BUS_H_src(data)                        ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_BUSH_DBG2_get_FCODE_DEBUG_BUS_H(data)                        ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_DDSA0                                                        0x560
#define SYS_PLL_SSC_DIG_DDSA0_reg_addr                                               "0x98000560"
#define SYS_PLL_SSC_DIG_DDSA0_reg                                                    0x98000560
#define set_SYS_PLL_SSC_DIG_DDSA0_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA0_reg)=data)
#define get_SYS_PLL_SSC_DIG_DDSA0_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA0_reg))
#define SYS_PLL_SSC_DIG_DDSA0_inst_adr                                               "0x0058"
#define SYS_PLL_SSC_DIG_DDSA0_inst                                                   0x0058
#define SYS_PLL_SSC_DIG_DDSA0_REG_CKSSC_INV_DDSA_shift                               (4)
#define SYS_PLL_SSC_DIG_DDSA0_REG_CKSSC_INV_DDSA_mask                                (0x00000010)
#define SYS_PLL_SSC_DIG_DDSA0_REG_CKSSC_INV_DDSA(data)                               (0x00000010&((data)<<4))
#define SYS_PLL_SSC_DIG_DDSA0_REG_CKSSC_INV_DDSA_src(data)                           ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_DDSA0_get_REG_CKSSC_INV_DDSA(data)                           ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_DDSA0_REG_GRAN_AUTO_RST_DDSA_shift                           (3)
#define SYS_PLL_SSC_DIG_DDSA0_REG_GRAN_AUTO_RST_DDSA_mask                            (0x00000008)
#define SYS_PLL_SSC_DIG_DDSA0_REG_GRAN_AUTO_RST_DDSA(data)                           (0x00000008&((data)<<3))
#define SYS_PLL_SSC_DIG_DDSA0_REG_GRAN_AUTO_RST_DDSA_src(data)                       ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_DDSA0_get_REG_GRAN_AUTO_RST_DDSA(data)                       ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_DDSA0_RSTB_DDSA_shift                                        (2)
#define SYS_PLL_SSC_DIG_DDSA0_RSTB_DDSA_mask                                         (0x00000004)
#define SYS_PLL_SSC_DIG_DDSA0_RSTB_DDSA(data)                                        (0x00000004&((data)<<2))
#define SYS_PLL_SSC_DIG_DDSA0_RSTB_DDSA_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_DDSA0_get_RSTB_DDSA(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_DDSA0_EN_SSC_DDSA_shift                                      (1)
#define SYS_PLL_SSC_DIG_DDSA0_EN_SSC_DDSA_mask                                       (0x00000002)
#define SYS_PLL_SSC_DIG_DDSA0_EN_SSC_DDSA(data)                                      (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_DDSA0_EN_SSC_DDSA_src(data)                                  ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_DDSA0_get_EN_SSC_DDSA(data)                                  ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_DDSA0_OC_EN_DDSA_shift                                       (0)
#define SYS_PLL_SSC_DIG_DDSA0_OC_EN_DDSA_mask                                        (0x00000001)
#define SYS_PLL_SSC_DIG_DDSA0_OC_EN_DDSA(data)                                       (0x00000001&((data)<<0))
#define SYS_PLL_SSC_DIG_DDSA0_OC_EN_DDSA_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_PLL_SSC_DIG_DDSA0_get_OC_EN_DDSA(data)                                   ((0x00000001&(data))>>0)


#define SYS_PLL_SSC_DIG_DDSA1                                                        0x564
#define SYS_PLL_SSC_DIG_DDSA1_reg_addr                                               "0x98000564"
#define SYS_PLL_SSC_DIG_DDSA1_reg                                                    0x98000564
#define set_SYS_PLL_SSC_DIG_DDSA1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA1_reg)=data)
#define get_SYS_PLL_SSC_DIG_DDSA1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA1_reg))
#define SYS_PLL_SSC_DIG_DDSA1_inst_adr                                               "0x0059"
#define SYS_PLL_SSC_DIG_DDSA1_inst                                                   0x0059
#define SYS_PLL_SSC_DIG_DDSA1_REG_PLLDDSA_ICO_PDIV2_shift                            (19)
#define SYS_PLL_SSC_DIG_DDSA1_REG_PLLDDSA_ICO_PDIV2_mask                             (0x00380000)
#define SYS_PLL_SSC_DIG_DDSA1_REG_PLLDDSA_ICO_PDIV2(data)                            (0x00380000&((data)<<19))
#define SYS_PLL_SSC_DIG_DDSA1_REG_PLLDDSA_ICO_PDIV2_src(data)                        ((0x00380000&(data))>>19)
#define SYS_PLL_SSC_DIG_DDSA1_get_REG_PLLDDSA_ICO_PDIV2(data)                        ((0x00380000&(data))>>19)
#define SYS_PLL_SSC_DIG_DDSA1_NCODE_T_DDSA_shift                                     (11)
#define SYS_PLL_SSC_DIG_DDSA1_NCODE_T_DDSA_mask                                      (0x0007F800)
#define SYS_PLL_SSC_DIG_DDSA1_NCODE_T_DDSA(data)                                     (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_DDSA1_NCODE_T_DDSA_src(data)                                 ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_DDSA1_get_NCODE_T_DDSA(data)                                 ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_DDSA1_FCODE_T_DDSA_shift                                     (0)
#define SYS_PLL_SSC_DIG_DDSA1_FCODE_T_DDSA_mask                                      (0x000007FF)
#define SYS_PLL_SSC_DIG_DDSA1_FCODE_T_DDSA(data)                                     (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_DDSA1_FCODE_T_DDSA_src(data)                                 ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_DDSA1_get_FCODE_T_DDSA(data)                                 ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_DDSA2                                                        0x568
#define SYS_PLL_SSC_DIG_DDSA2_reg_addr                                               "0x98000568"
#define SYS_PLL_SSC_DIG_DDSA2_reg                                                    0x98000568
#define set_SYS_PLL_SSC_DIG_DDSA2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA2_reg)=data)
#define get_SYS_PLL_SSC_DIG_DDSA2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA2_reg))
#define SYS_PLL_SSC_DIG_DDSA2_inst_adr                                               "0x005A"
#define SYS_PLL_SSC_DIG_DDSA2_inst                                                   0x005A
#define SYS_PLL_SSC_DIG_DDSA2_REG_BYPASS_DIVN_shift                                  (27)
#define SYS_PLL_SSC_DIG_DDSA2_REG_BYPASS_DIVN_mask                                   (0x08000000)
#define SYS_PLL_SSC_DIG_DDSA2_REG_BYPASS_DIVN(data)                                  (0x08000000&((data)<<27))
#define SYS_PLL_SSC_DIG_DDSA2_REG_BYPASS_DIVN_src(data)                              ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_DDSA2_get_REG_BYPASS_DIVN(data)                              ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_DDSA2_REG_OC_STEP_SET_DDSA_shift                             (17)
#define SYS_PLL_SSC_DIG_DDSA2_REG_OC_STEP_SET_DDSA_mask                              (0x07FE0000)
#define SYS_PLL_SSC_DIG_DDSA2_REG_OC_STEP_SET_DDSA(data)                             (0x07FE0000&((data)<<17))
#define SYS_PLL_SSC_DIG_DDSA2_REG_OC_STEP_SET_DDSA_src(data)                         ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_DDSA2_get_REG_OC_STEP_SET_DDSA(data)                         ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_DDSA2_REG_SEL_OC_MODE_DDSA_shift                             (15)
#define SYS_PLL_SSC_DIG_DDSA2_REG_SEL_OC_MODE_DDSA_mask                              (0x00018000)
#define SYS_PLL_SSC_DIG_DDSA2_REG_SEL_OC_MODE_DDSA(data)                             (0x00018000&((data)<<15))
#define SYS_PLL_SSC_DIG_DDSA2_REG_SEL_OC_MODE_DDSA_src(data)                         ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_DDSA2_get_REG_SEL_OC_MODE_DDSA(data)                         ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_DDSA2_REG_HS_OC_STOP_DIFF_DDSA_shift                         (13)
#define SYS_PLL_SSC_DIG_DDSA2_REG_HS_OC_STOP_DIFF_DDSA_mask                          (0x00006000)
#define SYS_PLL_SSC_DIG_DDSA2_REG_HS_OC_STOP_DIFF_DDSA(data)                         (0x00006000&((data)<<13))
#define SYS_PLL_SSC_DIG_DDSA2_REG_HS_OC_STOP_DIFF_DDSA_src(data)                     ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_DDSA2_get_REG_HS_OC_STOP_DIFF_DDSA(data)                     ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_DDSA2_REG_OC_DONE_DELAY_DDSA_shift                           (7)
#define SYS_PLL_SSC_DIG_DDSA2_REG_OC_DONE_DELAY_DDSA_mask                            (0x00001F80)
#define SYS_PLL_SSC_DIG_DDSA2_REG_OC_DONE_DELAY_DDSA(data)                           (0x00001F80&((data)<<7))
#define SYS_PLL_SSC_DIG_DDSA2_REG_OC_DONE_DELAY_DDSA_src(data)                       ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_DDSA2_get_REG_OC_DONE_DELAY_DDSA(data)                       ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_DDSA2_REG_BYPASS_PI_DDSA_shift                               (6)
#define SYS_PLL_SSC_DIG_DDSA2_REG_BYPASS_PI_DDSA_mask                                (0x00000040)
#define SYS_PLL_SSC_DIG_DDSA2_REG_BYPASS_PI_DDSA(data)                               (0x00000040&((data)<<6))
#define SYS_PLL_SSC_DIG_DDSA2_REG_BYPASS_PI_DDSA_src(data)                           ((0x00000040&(data))>>6)
#define SYS_PLL_SSC_DIG_DDSA2_get_REG_BYPASS_PI_DDSA(data)                           ((0x00000040&(data))>>6)
#define SYS_PLL_SSC_DIG_DDSA2_REG_SDM_ORDER_DDSA_shift                               (5)
#define SYS_PLL_SSC_DIG_DDSA2_REG_SDM_ORDER_DDSA_mask                                (0x00000020)
#define SYS_PLL_SSC_DIG_DDSA2_REG_SDM_ORDER_DDSA(data)                               (0x00000020&((data)<<5))
#define SYS_PLL_SSC_DIG_DDSA2_REG_SDM_ORDER_DDSA_src(data)                           ((0x00000020&(data))>>5)
#define SYS_PLL_SSC_DIG_DDSA2_get_REG_SDM_ORDER_DDSA(data)                           ((0x00000020&(data))>>5)
#define SYS_PLL_SSC_DIG_DDSA2_REG_PI_CUR_SEL_DDSA_shift                              (2)
#define SYS_PLL_SSC_DIG_DDSA2_REG_PI_CUR_SEL_DDSA_mask                               (0x0000001C)
#define SYS_PLL_SSC_DIG_DDSA2_REG_PI_CUR_SEL_DDSA(data)                              (0x0000001C&((data)<<2))
#define SYS_PLL_SSC_DIG_DDSA2_REG_PI_CUR_SEL_DDSA_src(data)                          ((0x0000001C&(data))>>2)
#define SYS_PLL_SSC_DIG_DDSA2_get_REG_PI_CUR_SEL_DDSA(data)                          ((0x0000001C&(data))>>2)
#define SYS_PLL_SSC_DIG_DDSA2_REG_EN_PI_DEBUG_DDSA_shift                             (1)
#define SYS_PLL_SSC_DIG_DDSA2_REG_EN_PI_DEBUG_DDSA_mask                              (0x00000002)
#define SYS_PLL_SSC_DIG_DDSA2_REG_EN_PI_DEBUG_DDSA(data)                             (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_DDSA2_REG_EN_PI_DEBUG_DDSA_src(data)                         ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_DDSA2_get_REG_EN_PI_DEBUG_DDSA(data)                         ((0x00000002&(data))>>1)


#define SYS_PLL_SSC_DIG_DDSA3                                                        0x56C
#define SYS_PLL_SSC_DIG_DDSA3_reg_addr                                               "0x9800056C"
#define SYS_PLL_SSC_DIG_DDSA3_reg                                                    0x9800056C
#define set_SYS_PLL_SSC_DIG_DDSA3_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA3_reg)=data)
#define get_SYS_PLL_SSC_DIG_DDSA3_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA3_reg))
#define SYS_PLL_SSC_DIG_DDSA3_inst_adr                                               "0x005B"
#define SYS_PLL_SSC_DIG_DDSA3_inst                                                   0x005B
#define SYS_PLL_SSC_DIG_DDSA3_NCODE_SSC_DDSA_shift                                   (11)
#define SYS_PLL_SSC_DIG_DDSA3_NCODE_SSC_DDSA_mask                                    (0x0007F800)
#define SYS_PLL_SSC_DIG_DDSA3_NCODE_SSC_DDSA(data)                                   (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_DDSA3_NCODE_SSC_DDSA_src(data)                               ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_DDSA3_get_NCODE_SSC_DDSA(data)                               ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_DDSA3_FCODE_SSC_DDSA_shift                                   (0)
#define SYS_PLL_SSC_DIG_DDSA3_FCODE_SSC_DDSA_mask                                    (0x000007FF)
#define SYS_PLL_SSC_DIG_DDSA3_FCODE_SSC_DDSA(data)                                   (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_DDSA3_FCODE_SSC_DDSA_src(data)                               ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_DDSA3_get_FCODE_SSC_DDSA(data)                               ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_DDSA4                                                        0x570
#define SYS_PLL_SSC_DIG_DDSA4_reg_addr                                               "0x98000570"
#define SYS_PLL_SSC_DIG_DDSA4_reg                                                    0x98000570
#define set_SYS_PLL_SSC_DIG_DDSA4_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA4_reg)=data)
#define get_SYS_PLL_SSC_DIG_DDSA4_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA4_reg))
#define SYS_PLL_SSC_DIG_DDSA4_inst_adr                                               "0x005C"
#define SYS_PLL_SSC_DIG_DDSA4_inst                                                   0x005C
#define SYS_PLL_SSC_DIG_DDSA4_GRAN_EST_DDSA_shift                                    (0)
#define SYS_PLL_SSC_DIG_DDSA4_GRAN_EST_DDSA_mask                                     (0x0007FFFF)
#define SYS_PLL_SSC_DIG_DDSA4_GRAN_EST_DDSA(data)                                    (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_DDSA4_GRAN_EST_DDSA_src(data)                                ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_DDSA4_get_GRAN_EST_DDSA(data)                                ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_DDSA5                                                        0x574
#define SYS_PLL_SSC_DIG_DDSA5_reg_addr                                               "0x98000574"
#define SYS_PLL_SSC_DIG_DDSA5_reg                                                    0x98000574
#define set_SYS_PLL_SSC_DIG_DDSA5_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA5_reg)=data)
#define get_SYS_PLL_SSC_DIG_DDSA5_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA5_reg))
#define SYS_PLL_SSC_DIG_DDSA5_inst_adr                                               "0x005D"
#define SYS_PLL_SSC_DIG_DDSA5_inst                                                   0x005D
#define SYS_PLL_SSC_DIG_DDSA5_FCW_SSC_DEFAULT_DDSA_shift                             (0)
#define SYS_PLL_SSC_DIG_DDSA5_FCW_SSC_DEFAULT_DDSA_mask                              (0x0007FFFF)
#define SYS_PLL_SSC_DIG_DDSA5_FCW_SSC_DEFAULT_DDSA(data)                             (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_DDSA5_FCW_SSC_DEFAULT_DDSA_src(data)                         ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_DDSA5_get_FCW_SSC_DEFAULT_DDSA(data)                         ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_DDSA_DBG1                                                    0x578
#define SYS_PLL_SSC_DIG_DDSA_DBG1_reg_addr                                           "0x98000578"
#define SYS_PLL_SSC_DIG_DDSA_DBG1_reg                                                0x98000578
#define set_SYS_PLL_SSC_DIG_DDSA_DBG1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA_DBG1_reg)=data)
#define get_SYS_PLL_SSC_DIG_DDSA_DBG1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA_DBG1_reg))
#define SYS_PLL_SSC_DIG_DDSA_DBG1_inst_adr                                           "0x005E"
#define SYS_PLL_SSC_DIG_DDSA_DBG1_inst                                               0x005E
#define SYS_PLL_SSC_DIG_DDSA_DBG1_LOOP_PI_ISEL_DDSA_shift                            (14)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_LOOP_PI_ISEL_DDSA_mask                             (0x0001C000)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_LOOP_PI_ISEL_DDSA(data)                            (0x0001C000&((data)<<14))
#define SYS_PLL_SSC_DIG_DDSA_DBG1_LOOP_PI_ISEL_DDSA_src(data)                        ((0x0001C000&(data))>>14)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_get_LOOP_PI_ISEL_DDSA(data)                        ((0x0001C000&(data))>>14)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_PHSEL_DDSA_shift                                   (8)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_PHSEL_DDSA_mask                                    (0x00003F00)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_PHSEL_DDSA(data)                                   (0x00003F00&((data)<<8))
#define SYS_PLL_SSC_DIG_DDSA_DBG1_PHSEL_DDSA_src(data)                               ((0x00003F00&(data))>>8)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_get_PHSEL_DDSA(data)                               ((0x00003F00&(data))>>8)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_DIVN_DDSA_shift                                    (0)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_DIVN_DDSA_mask                                     (0x000000FF)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_DIVN_DDSA(data)                                    (0x000000FF&((data)<<0))
#define SYS_PLL_SSC_DIG_DDSA_DBG1_DIVN_DDSA_src(data)                                ((0x000000FF&(data))>>0)
#define SYS_PLL_SSC_DIG_DDSA_DBG1_get_DIVN_DDSA(data)                                ((0x000000FF&(data))>>0)


#define SYS_PLL_SSC_DIG_DDSA_DBG2                                                    0x57C
#define SYS_PLL_SSC_DIG_DDSA_DBG2_reg_addr                                           "0x9800057C"
#define SYS_PLL_SSC_DIG_DDSA_DBG2_reg                                                0x9800057C
#define set_SYS_PLL_SSC_DIG_DDSA_DBG2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA_DBG2_reg)=data)
#define get_SYS_PLL_SSC_DIG_DDSA_DBG2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_DDSA_DBG2_reg))
#define SYS_PLL_SSC_DIG_DDSA_DBG2_inst_adr                                           "0x005F"
#define SYS_PLL_SSC_DIG_DDSA_DBG2_inst                                               0x005F
#define SYS_PLL_SSC_DIG_DDSA_DBG2_load_FCW_DDSA_shift                                (21)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_load_FCW_DDSA_mask                                 (0x00200000)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_load_FCW_DDSA(data)                                (0x00200000&((data)<<21))
#define SYS_PLL_SSC_DIG_DDSA_DBG2_load_FCW_DDSA_src(data)                            ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_get_load_FCW_DDSA(data)                            ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_OC_DONE_DDSA_shift                                 (20)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_OC_DONE_DDSA_mask                                  (0x00100000)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_OC_DONE_DDSA(data)                                 (0x00100000&((data)<<20))
#define SYS_PLL_SSC_DIG_DDSA_DBG2_OC_DONE_DDSA_src(data)                             ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_get_OC_DONE_DDSA(data)                             ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_FMOD_DDSA_shift                                    (19)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_FMOD_DDSA_mask                                     (0x00080000)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_FMOD_DDSA(data)                                    (0x00080000&((data)<<19))
#define SYS_PLL_SSC_DIG_DDSA_DBG2_FMOD_DDSA_src(data)                                ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_get_FMOD_DDSA(data)                                ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_NCODE_DEBUG_DDSA_shift                             (11)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_NCODE_DEBUG_DDSA_mask                              (0x0007F800)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_NCODE_DEBUG_DDSA(data)                             (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_DDSA_DBG2_NCODE_DEBUG_DDSA_src(data)                         ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_get_NCODE_DEBUG_DDSA(data)                         ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_FCODE_DEBUG_DDSA_shift                             (0)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_FCODE_DEBUG_DDSA_mask                              (0x000007FF)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_FCODE_DEBUG_DDSA(data)                             (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_DDSA_DBG2_FCODE_DEBUG_DDSA_src(data)                         ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_DDSA_DBG2_get_FCODE_DEBUG_DDSA(data)                         ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_GPU0                                                         0x5A0
#define SYS_PLL_SSC_DIG_GPU0_reg_addr                                                "0x980005A0"
#define SYS_PLL_SSC_DIG_GPU0_reg                                                     0x980005A0
#define set_SYS_PLL_SSC_DIG_GPU0_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU0_reg)=data)
#define get_SYS_PLL_SSC_DIG_GPU0_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU0_reg))
#define SYS_PLL_SSC_DIG_GPU0_inst_adr                                                "0x0068"
#define SYS_PLL_SSC_DIG_GPU0_inst                                                    0x0068
#define SYS_PLL_SSC_DIG_GPU0_REG_CKSSC_INV_GPU_shift                                 (4)
#define SYS_PLL_SSC_DIG_GPU0_REG_CKSSC_INV_GPU_mask                                  (0x00000010)
#define SYS_PLL_SSC_DIG_GPU0_REG_CKSSC_INV_GPU(data)                                 (0x00000010&((data)<<4))
#define SYS_PLL_SSC_DIG_GPU0_REG_CKSSC_INV_GPU_src(data)                             ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_GPU0_get_REG_CKSSC_INV_GPU(data)                             ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_GPU0_REG_GRAN_AUTO_RST_GPU_shift                             (3)
#define SYS_PLL_SSC_DIG_GPU0_REG_GRAN_AUTO_RST_GPU_mask                              (0x00000008)
#define SYS_PLL_SSC_DIG_GPU0_REG_GRAN_AUTO_RST_GPU(data)                             (0x00000008&((data)<<3))
#define SYS_PLL_SSC_DIG_GPU0_REG_GRAN_AUTO_RST_GPU_src(data)                         ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_GPU0_get_REG_GRAN_AUTO_RST_GPU(data)                         ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_GPU0_RSTB_GPU_shift                                          (2)
#define SYS_PLL_SSC_DIG_GPU0_RSTB_GPU_mask                                           (0x00000004)
#define SYS_PLL_SSC_DIG_GPU0_RSTB_GPU(data)                                          (0x00000004&((data)<<2))
#define SYS_PLL_SSC_DIG_GPU0_RSTB_GPU_src(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_GPU0_get_RSTB_GPU(data)                                      ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_GPU0_EN_SSC_GPU_shift                                        (1)
#define SYS_PLL_SSC_DIG_GPU0_EN_SSC_GPU_mask                                         (0x00000002)
#define SYS_PLL_SSC_DIG_GPU0_EN_SSC_GPU(data)                                        (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_GPU0_EN_SSC_GPU_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_GPU0_get_EN_SSC_GPU(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_GPU0_OC_EN_GPU_shift                                         (0)
#define SYS_PLL_SSC_DIG_GPU0_OC_EN_GPU_mask                                          (0x00000001)
#define SYS_PLL_SSC_DIG_GPU0_OC_EN_GPU(data)                                         (0x00000001&((data)<<0))
#define SYS_PLL_SSC_DIG_GPU0_OC_EN_GPU_src(data)                                     ((0x00000001&(data))>>0)
#define SYS_PLL_SSC_DIG_GPU0_get_OC_EN_GPU(data)                                     ((0x00000001&(data))>>0)


#define SYS_PLL_SSC_DIG_GPU1                                                         0x5A4
#define SYS_PLL_SSC_DIG_GPU1_reg_addr                                                "0x980005A4"
#define SYS_PLL_SSC_DIG_GPU1_reg                                                     0x980005A4
#define set_SYS_PLL_SSC_DIG_GPU1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU1_reg)=data)
#define get_SYS_PLL_SSC_DIG_GPU1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU1_reg))
#define SYS_PLL_SSC_DIG_GPU1_inst_adr                                                "0x0069"
#define SYS_PLL_SSC_DIG_GPU1_inst                                                    0x0069
#define SYS_PLL_SSC_DIG_GPU1_NCODE_T_GPU_shift                                       (11)
#define SYS_PLL_SSC_DIG_GPU1_NCODE_T_GPU_mask                                        (0x0007F800)
#define SYS_PLL_SSC_DIG_GPU1_NCODE_T_GPU(data)                                       (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_GPU1_NCODE_T_GPU_src(data)                                   ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_GPU1_get_NCODE_T_GPU(data)                                   ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_GPU1_FCODE_T_GPU_shift                                       (0)
#define SYS_PLL_SSC_DIG_GPU1_FCODE_T_GPU_mask                                        (0x000007FF)
#define SYS_PLL_SSC_DIG_GPU1_FCODE_T_GPU(data)                                       (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_GPU1_FCODE_T_GPU_src(data)                                   ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_GPU1_get_FCODE_T_GPU(data)                                   ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_GPU2                                                         0x5A8
#define SYS_PLL_SSC_DIG_GPU2_reg_addr                                                "0x980005A8"
#define SYS_PLL_SSC_DIG_GPU2_reg                                                     0x980005A8
#define set_SYS_PLL_SSC_DIG_GPU2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU2_reg)=data)
#define get_SYS_PLL_SSC_DIG_GPU2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU2_reg))
#define SYS_PLL_SSC_DIG_GPU2_inst_adr                                                "0x006A"
#define SYS_PLL_SSC_DIG_GPU2_inst                                                    0x006A
#define SYS_PLL_SSC_DIG_GPU2_REG_BYPASS_DIVN_shift                                   (27)
#define SYS_PLL_SSC_DIG_GPU2_REG_BYPASS_DIVN_mask                                    (0x08000000)
#define SYS_PLL_SSC_DIG_GPU2_REG_BYPASS_DIVN(data)                                   (0x08000000&((data)<<27))
#define SYS_PLL_SSC_DIG_GPU2_REG_BYPASS_DIVN_src(data)                               ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_GPU2_get_REG_BYPASS_DIVN(data)                               ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_GPU2_REG_OC_STEP_SET_GPU_shift                               (17)
#define SYS_PLL_SSC_DIG_GPU2_REG_OC_STEP_SET_GPU_mask                                (0x07FE0000)
#define SYS_PLL_SSC_DIG_GPU2_REG_OC_STEP_SET_GPU(data)                               (0x07FE0000&((data)<<17))
#define SYS_PLL_SSC_DIG_GPU2_REG_OC_STEP_SET_GPU_src(data)                           ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_GPU2_get_REG_OC_STEP_SET_GPU(data)                           ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_GPU2_REG_SEL_OC_MODE_GPU_shift                               (15)
#define SYS_PLL_SSC_DIG_GPU2_REG_SEL_OC_MODE_GPU_mask                                (0x00018000)
#define SYS_PLL_SSC_DIG_GPU2_REG_SEL_OC_MODE_GPU(data)                               (0x00018000&((data)<<15))
#define SYS_PLL_SSC_DIG_GPU2_REG_SEL_OC_MODE_GPU_src(data)                           ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_GPU2_get_REG_SEL_OC_MODE_GPU(data)                           ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_GPU2_REG_HS_OC_STOP_DIFF_GPU_shift                           (13)
#define SYS_PLL_SSC_DIG_GPU2_REG_HS_OC_STOP_DIFF_GPU_mask                            (0x00006000)
#define SYS_PLL_SSC_DIG_GPU2_REG_HS_OC_STOP_DIFF_GPU(data)                           (0x00006000&((data)<<13))
#define SYS_PLL_SSC_DIG_GPU2_REG_HS_OC_STOP_DIFF_GPU_src(data)                       ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_GPU2_get_REG_HS_OC_STOP_DIFF_GPU(data)                       ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_GPU2_REG_OC_DONE_DELAY_GPU_shift                             (7)
#define SYS_PLL_SSC_DIG_GPU2_REG_OC_DONE_DELAY_GPU_mask                              (0x00001F80)
#define SYS_PLL_SSC_DIG_GPU2_REG_OC_DONE_DELAY_GPU(data)                             (0x00001F80&((data)<<7))
#define SYS_PLL_SSC_DIG_GPU2_REG_OC_DONE_DELAY_GPU_src(data)                         ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_GPU2_get_REG_OC_DONE_DELAY_GPU(data)                         ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_GPU2_REG_BYPASS_PI_GPU_shift                                 (6)
#define SYS_PLL_SSC_DIG_GPU2_REG_BYPASS_PI_GPU_mask                                  (0x00000040)
#define SYS_PLL_SSC_DIG_GPU2_REG_BYPASS_PI_GPU(data)                                 (0x00000040&((data)<<6))
#define SYS_PLL_SSC_DIG_GPU2_REG_BYPASS_PI_GPU_src(data)                             ((0x00000040&(data))>>6)
#define SYS_PLL_SSC_DIG_GPU2_get_REG_BYPASS_PI_GPU(data)                             ((0x00000040&(data))>>6)
#define SYS_PLL_SSC_DIG_GPU2_REG_SDM_ORDER_GPU_shift                                 (5)
#define SYS_PLL_SSC_DIG_GPU2_REG_SDM_ORDER_GPU_mask                                  (0x00000020)
#define SYS_PLL_SSC_DIG_GPU2_REG_SDM_ORDER_GPU(data)                                 (0x00000020&((data)<<5))
#define SYS_PLL_SSC_DIG_GPU2_REG_SDM_ORDER_GPU_src(data)                             ((0x00000020&(data))>>5)
#define SYS_PLL_SSC_DIG_GPU2_get_REG_SDM_ORDER_GPU(data)                             ((0x00000020&(data))>>5)
#define SYS_PLL_SSC_DIG_GPU2_REG_PI_CUR_SEL_GPU_shift                                (2)
#define SYS_PLL_SSC_DIG_GPU2_REG_PI_CUR_SEL_GPU_mask                                 (0x0000001C)
#define SYS_PLL_SSC_DIG_GPU2_REG_PI_CUR_SEL_GPU(data)                                (0x0000001C&((data)<<2))
#define SYS_PLL_SSC_DIG_GPU2_REG_PI_CUR_SEL_GPU_src(data)                            ((0x0000001C&(data))>>2)
#define SYS_PLL_SSC_DIG_GPU2_get_REG_PI_CUR_SEL_GPU(data)                            ((0x0000001C&(data))>>2)
#define SYS_PLL_SSC_DIG_GPU2_REG_EN_PI_DEBUG_GPU_shift                               (1)
#define SYS_PLL_SSC_DIG_GPU2_REG_EN_PI_DEBUG_GPU_mask                                (0x00000002)
#define SYS_PLL_SSC_DIG_GPU2_REG_EN_PI_DEBUG_GPU(data)                               (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_GPU2_REG_EN_PI_DEBUG_GPU_src(data)                           ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_GPU2_get_REG_EN_PI_DEBUG_GPU(data)                           ((0x00000002&(data))>>1)


#define SYS_PLL_SSC_DIG_GPU3                                                         0x5AC
#define SYS_PLL_SSC_DIG_GPU3_reg_addr                                                "0x980005AC"
#define SYS_PLL_SSC_DIG_GPU3_reg                                                     0x980005AC
#define set_SYS_PLL_SSC_DIG_GPU3_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU3_reg)=data)
#define get_SYS_PLL_SSC_DIG_GPU3_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU3_reg))
#define SYS_PLL_SSC_DIG_GPU3_inst_adr                                                "0x006B"
#define SYS_PLL_SSC_DIG_GPU3_inst                                                    0x006B
#define SYS_PLL_SSC_DIG_GPU3_NCODE_SSC_GPU_shift                                     (11)
#define SYS_PLL_SSC_DIG_GPU3_NCODE_SSC_GPU_mask                                      (0x0007F800)
#define SYS_PLL_SSC_DIG_GPU3_NCODE_SSC_GPU(data)                                     (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_GPU3_NCODE_SSC_GPU_src(data)                                 ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_GPU3_get_NCODE_SSC_GPU(data)                                 ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_GPU3_FCODE_SSC_GPU_shift                                     (0)
#define SYS_PLL_SSC_DIG_GPU3_FCODE_SSC_GPU_mask                                      (0x000007FF)
#define SYS_PLL_SSC_DIG_GPU3_FCODE_SSC_GPU(data)                                     (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_GPU3_FCODE_SSC_GPU_src(data)                                 ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_GPU3_get_FCODE_SSC_GPU(data)                                 ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_GPU4                                                         0x5B0
#define SYS_PLL_SSC_DIG_GPU4_reg_addr                                                "0x980005B0"
#define SYS_PLL_SSC_DIG_GPU4_reg                                                     0x980005B0
#define set_SYS_PLL_SSC_DIG_GPU4_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU4_reg)=data)
#define get_SYS_PLL_SSC_DIG_GPU4_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU4_reg))
#define SYS_PLL_SSC_DIG_GPU4_inst_adr                                                "0x006C"
#define SYS_PLL_SSC_DIG_GPU4_inst                                                    0x006C
#define SYS_PLL_SSC_DIG_GPU4_GRAN_EST_GPU_shift                                      (0)
#define SYS_PLL_SSC_DIG_GPU4_GRAN_EST_GPU_mask                                       (0x0007FFFF)
#define SYS_PLL_SSC_DIG_GPU4_GRAN_EST_GPU(data)                                      (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_GPU4_GRAN_EST_GPU_src(data)                                  ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_GPU4_get_GRAN_EST_GPU(data)                                  ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_GPU5                                                         0x5B4
#define SYS_PLL_SSC_DIG_GPU5_reg_addr                                                "0x980005B4"
#define SYS_PLL_SSC_DIG_GPU5_reg                                                     0x980005B4
#define set_SYS_PLL_SSC_DIG_GPU5_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU5_reg)=data)
#define get_SYS_PLL_SSC_DIG_GPU5_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU5_reg))
#define SYS_PLL_SSC_DIG_GPU5_inst_adr                                                "0x006D"
#define SYS_PLL_SSC_DIG_GPU5_inst                                                    0x006D
#define SYS_PLL_SSC_DIG_GPU5_FCW_SSC_DEFAULT_GPU_shift                               (0)
#define SYS_PLL_SSC_DIG_GPU5_FCW_SSC_DEFAULT_GPU_mask                                (0x0007FFFF)
#define SYS_PLL_SSC_DIG_GPU5_FCW_SSC_DEFAULT_GPU(data)                               (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_GPU5_FCW_SSC_DEFAULT_GPU_src(data)                           ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_GPU5_get_FCW_SSC_DEFAULT_GPU(data)                           ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_GPU_DBG1                                                     0x5B8
#define SYS_PLL_SSC_DIG_GPU_DBG1_reg_addr                                            "0x980005B8"
#define SYS_PLL_SSC_DIG_GPU_DBG1_reg                                                 0x980005B8
#define set_SYS_PLL_SSC_DIG_GPU_DBG1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU_DBG1_reg)=data)
#define get_SYS_PLL_SSC_DIG_GPU_DBG1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU_DBG1_reg))
#define SYS_PLL_SSC_DIG_GPU_DBG1_inst_adr                                            "0x006E"
#define SYS_PLL_SSC_DIG_GPU_DBG1_inst                                                0x006E
#define SYS_PLL_SSC_DIG_GPU_DBG1_LOOP_PI_ISEL_GPU_shift                              (13)
#define SYS_PLL_SSC_DIG_GPU_DBG1_LOOP_PI_ISEL_GPU_mask                               (0x0000E000)
#define SYS_PLL_SSC_DIG_GPU_DBG1_LOOP_PI_ISEL_GPU(data)                              (0x0000E000&((data)<<13))
#define SYS_PLL_SSC_DIG_GPU_DBG1_LOOP_PI_ISEL_GPU_src(data)                          ((0x0000E000&(data))>>13)
#define SYS_PLL_SSC_DIG_GPU_DBG1_get_LOOP_PI_ISEL_GPU(data)                          ((0x0000E000&(data))>>13)
#define SYS_PLL_SSC_DIG_GPU_DBG1_PHSEL_GPU_shift                                     (8)
#define SYS_PLL_SSC_DIG_GPU_DBG1_PHSEL_GPU_mask                                      (0x00001F00)
#define SYS_PLL_SSC_DIG_GPU_DBG1_PHSEL_GPU(data)                                     (0x00001F00&((data)<<8))
#define SYS_PLL_SSC_DIG_GPU_DBG1_PHSEL_GPU_src(data)                                 ((0x00001F00&(data))>>8)
#define SYS_PLL_SSC_DIG_GPU_DBG1_get_PHSEL_GPU(data)                                 ((0x00001F00&(data))>>8)
#define SYS_PLL_SSC_DIG_GPU_DBG1_DIVN_GPU_shift                                      (0)
#define SYS_PLL_SSC_DIG_GPU_DBG1_DIVN_GPU_mask                                       (0x000000FF)
#define SYS_PLL_SSC_DIG_GPU_DBG1_DIVN_GPU(data)                                      (0x000000FF&((data)<<0))
#define SYS_PLL_SSC_DIG_GPU_DBG1_DIVN_GPU_src(data)                                  ((0x000000FF&(data))>>0)
#define SYS_PLL_SSC_DIG_GPU_DBG1_get_DIVN_GPU(data)                                  ((0x000000FF&(data))>>0)


#define SYS_PLL_SSC_DIG_GPU_DBG2                                                     0x5BC
#define SYS_PLL_SSC_DIG_GPU_DBG2_reg_addr                                            "0x980005BC"
#define SYS_PLL_SSC_DIG_GPU_DBG2_reg                                                 0x980005BC
#define set_SYS_PLL_SSC_DIG_GPU_DBG2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU_DBG2_reg)=data)
#define get_SYS_PLL_SSC_DIG_GPU_DBG2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_GPU_DBG2_reg))
#define SYS_PLL_SSC_DIG_GPU_DBG2_inst_adr                                            "0x006F"
#define SYS_PLL_SSC_DIG_GPU_DBG2_inst                                                0x006F
#define SYS_PLL_SSC_DIG_GPU_DBG2_load_FCW_GPU_shift                                  (21)
#define SYS_PLL_SSC_DIG_GPU_DBG2_load_FCW_GPU_mask                                   (0x00200000)
#define SYS_PLL_SSC_DIG_GPU_DBG2_load_FCW_GPU(data)                                  (0x00200000&((data)<<21))
#define SYS_PLL_SSC_DIG_GPU_DBG2_load_FCW_GPU_src(data)                              ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_GPU_DBG2_get_load_FCW_GPU(data)                              ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_GPU_DBG2_OC_DONE_GPU_shift                                   (20)
#define SYS_PLL_SSC_DIG_GPU_DBG2_OC_DONE_GPU_mask                                    (0x00100000)
#define SYS_PLL_SSC_DIG_GPU_DBG2_OC_DONE_GPU(data)                                   (0x00100000&((data)<<20))
#define SYS_PLL_SSC_DIG_GPU_DBG2_OC_DONE_GPU_src(data)                               ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_GPU_DBG2_get_OC_DONE_GPU(data)                               ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_GPU_DBG2_FMOD_GPU_shift                                      (19)
#define SYS_PLL_SSC_DIG_GPU_DBG2_FMOD_GPU_mask                                       (0x00080000)
#define SYS_PLL_SSC_DIG_GPU_DBG2_FMOD_GPU(data)                                      (0x00080000&((data)<<19))
#define SYS_PLL_SSC_DIG_GPU_DBG2_FMOD_GPU_src(data)                                  ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_GPU_DBG2_get_FMOD_GPU(data)                                  ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_GPU_DBG2_NCODE_DEBUG_GPU_shift                               (11)
#define SYS_PLL_SSC_DIG_GPU_DBG2_NCODE_DEBUG_GPU_mask                                (0x0007F800)
#define SYS_PLL_SSC_DIG_GPU_DBG2_NCODE_DEBUG_GPU(data)                               (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_GPU_DBG2_NCODE_DEBUG_GPU_src(data)                           ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_GPU_DBG2_get_NCODE_DEBUG_GPU(data)                           ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_GPU_DBG2_FCODE_DEBUG_GPU_shift                               (0)
#define SYS_PLL_SSC_DIG_GPU_DBG2_FCODE_DEBUG_GPU_mask                                (0x000007FF)
#define SYS_PLL_SSC_DIG_GPU_DBG2_FCODE_DEBUG_GPU(data)                               (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_GPU_DBG2_FCODE_DEBUG_GPU_src(data)                           ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_GPU_DBG2_get_FCODE_DEBUG_GPU(data)                           ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_ACPU0                                                        0x5C0
#define SYS_PLL_SSC_DIG_ACPU0_reg_addr                                               "0x980005C0"
#define SYS_PLL_SSC_DIG_ACPU0_reg                                                    0x980005C0
#define set_SYS_PLL_SSC_DIG_ACPU0_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU0_reg)=data)
#define get_SYS_PLL_SSC_DIG_ACPU0_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU0_reg))
#define SYS_PLL_SSC_DIG_ACPU0_inst_adr                                               "0x0070"
#define SYS_PLL_SSC_DIG_ACPU0_inst                                                   0x0070
#define SYS_PLL_SSC_DIG_ACPU0_REG_CKSSC_INV_ACPU_shift                               (4)
#define SYS_PLL_SSC_DIG_ACPU0_REG_CKSSC_INV_ACPU_mask                                (0x00000010)
#define SYS_PLL_SSC_DIG_ACPU0_REG_CKSSC_INV_ACPU(data)                               (0x00000010&((data)<<4))
#define SYS_PLL_SSC_DIG_ACPU0_REG_CKSSC_INV_ACPU_src(data)                           ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_ACPU0_get_REG_CKSSC_INV_ACPU(data)                           ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_ACPU0_REG_GRAN_AUTO_RST_ACPU_shift                           (3)
#define SYS_PLL_SSC_DIG_ACPU0_REG_GRAN_AUTO_RST_ACPU_mask                            (0x00000008)
#define SYS_PLL_SSC_DIG_ACPU0_REG_GRAN_AUTO_RST_ACPU(data)                           (0x00000008&((data)<<3))
#define SYS_PLL_SSC_DIG_ACPU0_REG_GRAN_AUTO_RST_ACPU_src(data)                       ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_ACPU0_get_REG_GRAN_AUTO_RST_ACPU(data)                       ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_ACPU0_RSTB_ACPU_shift                                        (2)
#define SYS_PLL_SSC_DIG_ACPU0_RSTB_ACPU_mask                                         (0x00000004)
#define SYS_PLL_SSC_DIG_ACPU0_RSTB_ACPU(data)                                        (0x00000004&((data)<<2))
#define SYS_PLL_SSC_DIG_ACPU0_RSTB_ACPU_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_ACPU0_get_RSTB_ACPU(data)                                    ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_ACPU0_EN_SSC_ACPU_shift                                      (1)
#define SYS_PLL_SSC_DIG_ACPU0_EN_SSC_ACPU_mask                                       (0x00000002)
#define SYS_PLL_SSC_DIG_ACPU0_EN_SSC_ACPU(data)                                      (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_ACPU0_EN_SSC_ACPU_src(data)                                  ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_ACPU0_get_EN_SSC_ACPU(data)                                  ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_ACPU0_OC_EN_ACPU_shift                                       (0)
#define SYS_PLL_SSC_DIG_ACPU0_OC_EN_ACPU_mask                                        (0x00000001)
#define SYS_PLL_SSC_DIG_ACPU0_OC_EN_ACPU(data)                                       (0x00000001&((data)<<0))
#define SYS_PLL_SSC_DIG_ACPU0_OC_EN_ACPU_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_PLL_SSC_DIG_ACPU0_get_OC_EN_ACPU(data)                                   ((0x00000001&(data))>>0)


#define SYS_PLL_SSC_DIG_ACPU1                                                        0x5C4
#define SYS_PLL_SSC_DIG_ACPU1_reg_addr                                               "0x980005C4"
#define SYS_PLL_SSC_DIG_ACPU1_reg                                                    0x980005C4
#define set_SYS_PLL_SSC_DIG_ACPU1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU1_reg)=data)
#define get_SYS_PLL_SSC_DIG_ACPU1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU1_reg))
#define SYS_PLL_SSC_DIG_ACPU1_inst_adr                                               "0x0071"
#define SYS_PLL_SSC_DIG_ACPU1_inst                                                   0x0071
#define SYS_PLL_SSC_DIG_ACPU1_NCODE_T_ACPU_shift                                     (11)
#define SYS_PLL_SSC_DIG_ACPU1_NCODE_T_ACPU_mask                                      (0x0007F800)
#define SYS_PLL_SSC_DIG_ACPU1_NCODE_T_ACPU(data)                                     (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_ACPU1_NCODE_T_ACPU_src(data)                                 ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_ACPU1_get_NCODE_T_ACPU(data)                                 ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_ACPU1_FCODE_T_ACPU_shift                                     (0)
#define SYS_PLL_SSC_DIG_ACPU1_FCODE_T_ACPU_mask                                      (0x000007FF)
#define SYS_PLL_SSC_DIG_ACPU1_FCODE_T_ACPU(data)                                     (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_ACPU1_FCODE_T_ACPU_src(data)                                 ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_ACPU1_get_FCODE_T_ACPU(data)                                 ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_ACPU2                                                        0x5C8
#define SYS_PLL_SSC_DIG_ACPU2_reg_addr                                               "0x980005C8"
#define SYS_PLL_SSC_DIG_ACPU2_reg                                                    0x980005C8
#define set_SYS_PLL_SSC_DIG_ACPU2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU2_reg)=data)
#define get_SYS_PLL_SSC_DIG_ACPU2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU2_reg))
#define SYS_PLL_SSC_DIG_ACPU2_inst_adr                                               "0x0072"
#define SYS_PLL_SSC_DIG_ACPU2_inst                                                   0x0072
#define SYS_PLL_SSC_DIG_ACPU2_REG_BYPASS_DIVN_shift                                  (27)
#define SYS_PLL_SSC_DIG_ACPU2_REG_BYPASS_DIVN_mask                                   (0x08000000)
#define SYS_PLL_SSC_DIG_ACPU2_REG_BYPASS_DIVN(data)                                  (0x08000000&((data)<<27))
#define SYS_PLL_SSC_DIG_ACPU2_REG_BYPASS_DIVN_src(data)                              ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_ACPU2_get_REG_BYPASS_DIVN(data)                              ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_ACPU2_REG_OC_STEP_SET_ACPU_shift                             (17)
#define SYS_PLL_SSC_DIG_ACPU2_REG_OC_STEP_SET_ACPU_mask                              (0x07FE0000)
#define SYS_PLL_SSC_DIG_ACPU2_REG_OC_STEP_SET_ACPU(data)                             (0x07FE0000&((data)<<17))
#define SYS_PLL_SSC_DIG_ACPU2_REG_OC_STEP_SET_ACPU_src(data)                         ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_ACPU2_get_REG_OC_STEP_SET_ACPU(data)                         ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_ACPU2_REG_SEL_OC_MODE_ACPU_shift                             (15)
#define SYS_PLL_SSC_DIG_ACPU2_REG_SEL_OC_MODE_ACPU_mask                              (0x00018000)
#define SYS_PLL_SSC_DIG_ACPU2_REG_SEL_OC_MODE_ACPU(data)                             (0x00018000&((data)<<15))
#define SYS_PLL_SSC_DIG_ACPU2_REG_SEL_OC_MODE_ACPU_src(data)                         ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_ACPU2_get_REG_SEL_OC_MODE_ACPU(data)                         ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_ACPU2_REG_HS_OC_STOP_DIFF_ACPU_shift                         (13)
#define SYS_PLL_SSC_DIG_ACPU2_REG_HS_OC_STOP_DIFF_ACPU_mask                          (0x00006000)
#define SYS_PLL_SSC_DIG_ACPU2_REG_HS_OC_STOP_DIFF_ACPU(data)                         (0x00006000&((data)<<13))
#define SYS_PLL_SSC_DIG_ACPU2_REG_HS_OC_STOP_DIFF_ACPU_src(data)                     ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_ACPU2_get_REG_HS_OC_STOP_DIFF_ACPU(data)                     ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_ACPU2_REG_OC_DONE_DELAY_ACPU_shift                           (7)
#define SYS_PLL_SSC_DIG_ACPU2_REG_OC_DONE_DELAY_ACPU_mask                            (0x00001F80)
#define SYS_PLL_SSC_DIG_ACPU2_REG_OC_DONE_DELAY_ACPU(data)                           (0x00001F80&((data)<<7))
#define SYS_PLL_SSC_DIG_ACPU2_REG_OC_DONE_DELAY_ACPU_src(data)                       ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_ACPU2_get_REG_OC_DONE_DELAY_ACPU(data)                       ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_ACPU2_REG_BYPASS_PI_ACPU_shift                               (6)
#define SYS_PLL_SSC_DIG_ACPU2_REG_BYPASS_PI_ACPU_mask                                (0x00000040)
#define SYS_PLL_SSC_DIG_ACPU2_REG_BYPASS_PI_ACPU(data)                               (0x00000040&((data)<<6))
#define SYS_PLL_SSC_DIG_ACPU2_REG_BYPASS_PI_ACPU_src(data)                           ((0x00000040&(data))>>6)
#define SYS_PLL_SSC_DIG_ACPU2_get_REG_BYPASS_PI_ACPU(data)                           ((0x00000040&(data))>>6)
#define SYS_PLL_SSC_DIG_ACPU2_REG_SDM_ORDER_ACPU_shift                               (5)
#define SYS_PLL_SSC_DIG_ACPU2_REG_SDM_ORDER_ACPU_mask                                (0x00000020)
#define SYS_PLL_SSC_DIG_ACPU2_REG_SDM_ORDER_ACPU(data)                               (0x00000020&((data)<<5))
#define SYS_PLL_SSC_DIG_ACPU2_REG_SDM_ORDER_ACPU_src(data)                           ((0x00000020&(data))>>5)
#define SYS_PLL_SSC_DIG_ACPU2_get_REG_SDM_ORDER_ACPU(data)                           ((0x00000020&(data))>>5)
#define SYS_PLL_SSC_DIG_ACPU2_REG_PI_CUR_SEL_ACPU_shift                              (2)
#define SYS_PLL_SSC_DIG_ACPU2_REG_PI_CUR_SEL_ACPU_mask                               (0x0000001C)
#define SYS_PLL_SSC_DIG_ACPU2_REG_PI_CUR_SEL_ACPU(data)                              (0x0000001C&((data)<<2))
#define SYS_PLL_SSC_DIG_ACPU2_REG_PI_CUR_SEL_ACPU_src(data)                          ((0x0000001C&(data))>>2)
#define SYS_PLL_SSC_DIG_ACPU2_get_REG_PI_CUR_SEL_ACPU(data)                          ((0x0000001C&(data))>>2)
#define SYS_PLL_SSC_DIG_ACPU2_REG_EN_PI_DEBUG_ACPU_shift                             (1)
#define SYS_PLL_SSC_DIG_ACPU2_REG_EN_PI_DEBUG_ACPU_mask                              (0x00000002)
#define SYS_PLL_SSC_DIG_ACPU2_REG_EN_PI_DEBUG_ACPU(data)                             (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_ACPU2_REG_EN_PI_DEBUG_ACPU_src(data)                         ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_ACPU2_get_REG_EN_PI_DEBUG_ACPU(data)                         ((0x00000002&(data))>>1)


#define SYS_PLL_SSC_DIG_ACPU3                                                        0x5CC
#define SYS_PLL_SSC_DIG_ACPU3_reg_addr                                               "0x980005CC"
#define SYS_PLL_SSC_DIG_ACPU3_reg                                                    0x980005CC
#define set_SYS_PLL_SSC_DIG_ACPU3_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU3_reg)=data)
#define get_SYS_PLL_SSC_DIG_ACPU3_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU3_reg))
#define SYS_PLL_SSC_DIG_ACPU3_inst_adr                                               "0x0073"
#define SYS_PLL_SSC_DIG_ACPU3_inst                                                   0x0073
#define SYS_PLL_SSC_DIG_ACPU3_NCODE_SSC_ACPU_shift                                   (11)
#define SYS_PLL_SSC_DIG_ACPU3_NCODE_SSC_ACPU_mask                                    (0x0007F800)
#define SYS_PLL_SSC_DIG_ACPU3_NCODE_SSC_ACPU(data)                                   (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_ACPU3_NCODE_SSC_ACPU_src(data)                               ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_ACPU3_get_NCODE_SSC_ACPU(data)                               ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_ACPU3_FCODE_SSC_ACPU_shift                                   (0)
#define SYS_PLL_SSC_DIG_ACPU3_FCODE_SSC_ACPU_mask                                    (0x000007FF)
#define SYS_PLL_SSC_DIG_ACPU3_FCODE_SSC_ACPU(data)                                   (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_ACPU3_FCODE_SSC_ACPU_src(data)                               ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_ACPU3_get_FCODE_SSC_ACPU(data)                               ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_ACPU4                                                        0x5D0
#define SYS_PLL_SSC_DIG_ACPU4_reg_addr                                               "0x980005D0"
#define SYS_PLL_SSC_DIG_ACPU4_reg                                                    0x980005D0
#define set_SYS_PLL_SSC_DIG_ACPU4_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU4_reg)=data)
#define get_SYS_PLL_SSC_DIG_ACPU4_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU4_reg))
#define SYS_PLL_SSC_DIG_ACPU4_inst_adr                                               "0x0074"
#define SYS_PLL_SSC_DIG_ACPU4_inst                                                   0x0074
#define SYS_PLL_SSC_DIG_ACPU4_GRAN_EST_ACPU_shift                                    (0)
#define SYS_PLL_SSC_DIG_ACPU4_GRAN_EST_ACPU_mask                                     (0x0007FFFF)
#define SYS_PLL_SSC_DIG_ACPU4_GRAN_EST_ACPU(data)                                    (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_ACPU4_GRAN_EST_ACPU_src(data)                                ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_ACPU4_get_GRAN_EST_ACPU(data)                                ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_ACPU5                                                        0x5D4
#define SYS_PLL_SSC_DIG_ACPU5_reg_addr                                               "0x980005D4"
#define SYS_PLL_SSC_DIG_ACPU5_reg                                                    0x980005D4
#define set_SYS_PLL_SSC_DIG_ACPU5_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU5_reg)=data)
#define get_SYS_PLL_SSC_DIG_ACPU5_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU5_reg))
#define SYS_PLL_SSC_DIG_ACPU5_inst_adr                                               "0x0075"
#define SYS_PLL_SSC_DIG_ACPU5_inst                                                   0x0075
#define SYS_PLL_SSC_DIG_ACPU5_FCW_SSC_DEFAULT_ACPU_shift                             (0)
#define SYS_PLL_SSC_DIG_ACPU5_FCW_SSC_DEFAULT_ACPU_mask                              (0x0007FFFF)
#define SYS_PLL_SSC_DIG_ACPU5_FCW_SSC_DEFAULT_ACPU(data)                             (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_ACPU5_FCW_SSC_DEFAULT_ACPU_src(data)                         ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_ACPU5_get_FCW_SSC_DEFAULT_ACPU(data)                         ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_ACPU_DBG1                                                    0x5D8
#define SYS_PLL_SSC_DIG_ACPU_DBG1_reg_addr                                           "0x980005D8"
#define SYS_PLL_SSC_DIG_ACPU_DBG1_reg                                                0x980005D8
#define set_SYS_PLL_SSC_DIG_ACPU_DBG1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU_DBG1_reg)=data)
#define get_SYS_PLL_SSC_DIG_ACPU_DBG1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU_DBG1_reg))
#define SYS_PLL_SSC_DIG_ACPU_DBG1_inst_adr                                           "0x0076"
#define SYS_PLL_SSC_DIG_ACPU_DBG1_inst                                               0x0076
#define SYS_PLL_SSC_DIG_ACPU_DBG1_LOOP_PI_ISEL_ACPU_shift                            (13)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_LOOP_PI_ISEL_ACPU_mask                             (0x0000E000)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_LOOP_PI_ISEL_ACPU(data)                            (0x0000E000&((data)<<13))
#define SYS_PLL_SSC_DIG_ACPU_DBG1_LOOP_PI_ISEL_ACPU_src(data)                        ((0x0000E000&(data))>>13)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_get_LOOP_PI_ISEL_ACPU(data)                        ((0x0000E000&(data))>>13)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_PHSEL_ACPU_shift                                   (8)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_PHSEL_ACPU_mask                                    (0x00001F00)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_PHSEL_ACPU(data)                                   (0x00001F00&((data)<<8))
#define SYS_PLL_SSC_DIG_ACPU_DBG1_PHSEL_ACPU_src(data)                               ((0x00001F00&(data))>>8)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_get_PHSEL_ACPU(data)                               ((0x00001F00&(data))>>8)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_DIVN_ACPU_shift                                    (0)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_DIVN_ACPU_mask                                     (0x000000FF)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_DIVN_ACPU(data)                                    (0x000000FF&((data)<<0))
#define SYS_PLL_SSC_DIG_ACPU_DBG1_DIVN_ACPU_src(data)                                ((0x000000FF&(data))>>0)
#define SYS_PLL_SSC_DIG_ACPU_DBG1_get_DIVN_ACPU(data)                                ((0x000000FF&(data))>>0)


#define SYS_PLL_SSC_DIG_ACPU_DBG2                                                    0x5DC
#define SYS_PLL_SSC_DIG_ACPU_DBG2_reg_addr                                           "0x980005DC"
#define SYS_PLL_SSC_DIG_ACPU_DBG2_reg                                                0x980005DC
#define set_SYS_PLL_SSC_DIG_ACPU_DBG2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU_DBG2_reg)=data)
#define get_SYS_PLL_SSC_DIG_ACPU_DBG2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_ACPU_DBG2_reg))
#define SYS_PLL_SSC_DIG_ACPU_DBG2_inst_adr                                           "0x0077"
#define SYS_PLL_SSC_DIG_ACPU_DBG2_inst                                               0x0077
#define SYS_PLL_SSC_DIG_ACPU_DBG2_load_FCW_ACPU_shift                                (21)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_load_FCW_ACPU_mask                                 (0x00200000)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_load_FCW_ACPU(data)                                (0x00200000&((data)<<21))
#define SYS_PLL_SSC_DIG_ACPU_DBG2_load_FCW_ACPU_src(data)                            ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_get_load_FCW_ACPU(data)                            ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_OC_DONE_ACPU_shift                                 (20)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_OC_DONE_ACPU_mask                                  (0x00100000)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_OC_DONE_ACPU(data)                                 (0x00100000&((data)<<20))
#define SYS_PLL_SSC_DIG_ACPU_DBG2_OC_DONE_ACPU_src(data)                             ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_get_OC_DONE_ACPU(data)                             ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_FMOD_ACPU_shift                                    (19)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_FMOD_ACPU_mask                                     (0x00080000)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_FMOD_ACPU(data)                                    (0x00080000&((data)<<19))
#define SYS_PLL_SSC_DIG_ACPU_DBG2_FMOD_ACPU_src(data)                                ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_get_FMOD_ACPU(data)                                ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_NCODE_DEBUG_ACPU_shift                             (11)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_NCODE_DEBUG_ACPU_mask                              (0x0007F800)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_NCODE_DEBUG_ACPU(data)                             (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_ACPU_DBG2_NCODE_DEBUG_ACPU_src(data)                         ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_get_NCODE_DEBUG_ACPU(data)                         ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_FCODE_DEBUG_ACPU_shift                             (0)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_FCODE_DEBUG_ACPU_mask                              (0x000007FF)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_FCODE_DEBUG_ACPU(data)                             (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_ACPU_DBG2_FCODE_DEBUG_ACPU_src(data)                         ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_ACPU_DBG2_get_FCODE_DEBUG_ACPU(data)                         ((0x000007FF&(data))>>0)


#define SYS_PLL_HDMI_SD6                                                             0x620
#define SYS_PLL_HDMI_SD6_reg_addr                                                    "0x98000620"
#define SYS_PLL_HDMI_SD6_reg                                                         0x98000620
#define set_SYS_PLL_HDMI_SD6_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD6_reg)=data)
#define get_SYS_PLL_HDMI_SD6_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD6_reg))
#define SYS_PLL_HDMI_SD6_inst_adr                                                    "0x0088"
#define SYS_PLL_HDMI_SD6_inst                                                        0x0088
#define SYS_PLL_HDMI_SD6_REG_BYPASS_DIVN_shift                                       (19)
#define SYS_PLL_HDMI_SD6_REG_BYPASS_DIVN_mask                                        (0x00080000)
#define SYS_PLL_HDMI_SD6_REG_BYPASS_DIVN(data)                                       (0x00080000&((data)<<19))
#define SYS_PLL_HDMI_SD6_REG_BYPASS_DIVN_src(data)                                   ((0x00080000&(data))>>19)
#define SYS_PLL_HDMI_SD6_get_REG_BYPASS_DIVN(data)                                   ((0x00080000&(data))>>19)
#define SYS_PLL_HDMI_SD6_FCW_SSC_DEFAULT_HDMITX_shift                                (0)
#define SYS_PLL_HDMI_SD6_FCW_SSC_DEFAULT_HDMITX_mask                                 (0x0007FFFF)
#define SYS_PLL_HDMI_SD6_FCW_SSC_DEFAULT_HDMITX(data)                                (0x0007FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD6_FCW_SSC_DEFAULT_HDMITX_src(data)                            ((0x0007FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD6_get_FCW_SSC_DEFAULT_HDMITX(data)                            ((0x0007FFFF&(data))>>0)


#define SYS_PLL_ADTV1                                                                0x624
#define SYS_PLL_ADTV1_reg_addr                                                       "0x98000624"
#define SYS_PLL_ADTV1_reg                                                            0x98000624
#define set_SYS_PLL_ADTV1_reg(data)   (*((volatile unsigned int*) SYS_PLL_ADTV1_reg)=data)
#define get_SYS_PLL_ADTV1_reg   (*((volatile unsigned int*) SYS_PLL_ADTV1_reg))
#define SYS_PLL_ADTV1_inst_adr                                                       "0x0089"
#define SYS_PLL_ADTV1_inst                                                           0x0089
#define SYS_PLL_ADTV1_REG_ADC2X_BG_SEL_shift                                         (30)
#define SYS_PLL_ADTV1_REG_ADC2X_BG_SEL_mask                                          (0xC0000000)
#define SYS_PLL_ADTV1_REG_ADC2X_BG_SEL(data)                                         (0xC0000000&((data)<<30))
#define SYS_PLL_ADTV1_REG_ADC2X_BG_SEL_src(data)                                     ((0xC0000000&(data))>>30)
#define SYS_PLL_ADTV1_get_REG_ADC2X_BG_SEL(data)                                     ((0xC0000000&(data))>>30)
#define SYS_PLL_ADTV1_REG_ADC2X_DIFPOW_shift                                         (29)
#define SYS_PLL_ADTV1_REG_ADC2X_DIFPOW_mask                                          (0x20000000)
#define SYS_PLL_ADTV1_REG_ADC2X_DIFPOW(data)                                         (0x20000000&((data)<<29))
#define SYS_PLL_ADTV1_REG_ADC2X_DIFPOW_src(data)                                     ((0x20000000&(data))>>29)
#define SYS_PLL_ADTV1_get_REG_ADC2X_DIFPOW(data)                                     ((0x20000000&(data))>>29)
#define SYS_PLL_ADTV1_REG_CKIN27M_TST_shift                                          (28)
#define SYS_PLL_ADTV1_REG_CKIN27M_TST_mask                                           (0x10000000)
#define SYS_PLL_ADTV1_REG_CKIN27M_TST(data)                                          (0x10000000&((data)<<28))
#define SYS_PLL_ADTV1_REG_CKIN27M_TST_src(data)                                      ((0x10000000&(data))>>28)
#define SYS_PLL_ADTV1_get_REG_CKIN27M_TST(data)                                      ((0x10000000&(data))>>28)
#define SYS_PLL_ADTV1_REG_IADC_BYPASS_PGA_shift                                      (27)
#define SYS_PLL_ADTV1_REG_IADC_BYPASS_PGA_mask                                       (0x08000000)
#define SYS_PLL_ADTV1_REG_IADC_BYPASS_PGA(data)                                      (0x08000000&((data)<<27))
#define SYS_PLL_ADTV1_REG_IADC_BYPASS_PGA_src(data)                                  ((0x08000000&(data))>>27)
#define SYS_PLL_ADTV1_get_REG_IADC_BYPASS_PGA(data)                                  ((0x08000000&(data))>>27)
#define SYS_PLL_ADTV1_REG_IADC_CKOUT_DIV_shift                                       (25)
#define SYS_PLL_ADTV1_REG_IADC_CKOUT_DIV_mask                                        (0x06000000)
#define SYS_PLL_ADTV1_REG_IADC_CKOUT_DIV(data)                                       (0x06000000&((data)<<25))
#define SYS_PLL_ADTV1_REG_IADC_CKOUT_DIV_src(data)                                   ((0x06000000&(data))>>25)
#define SYS_PLL_ADTV1_get_REG_IADC_CKOUT_DIV(data)                                   ((0x06000000&(data))>>25)
#define SYS_PLL_ADTV1_REG_IADC_DELAY_EN_shift                                        (24)
#define SYS_PLL_ADTV1_REG_IADC_DELAY_EN_mask                                         (0x01000000)
#define SYS_PLL_ADTV1_REG_IADC_DELAY_EN(data)                                        (0x01000000&((data)<<24))
#define SYS_PLL_ADTV1_REG_IADC_DELAY_EN_src(data)                                    ((0x01000000&(data))>>24)
#define SYS_PLL_ADTV1_get_REG_IADC_DELAY_EN(data)                                    ((0x01000000&(data))>>24)
#define SYS_PLL_ADTV1_REG_IADC_DUTY_SEL_shift                                        (21)
#define SYS_PLL_ADTV1_REG_IADC_DUTY_SEL_mask                                         (0x00600000)
#define SYS_PLL_ADTV1_REG_IADC_DUTY_SEL(data)                                        (0x00600000&((data)<<21))
#define SYS_PLL_ADTV1_REG_IADC_DUTY_SEL_src(data)                                    ((0x00600000&(data))>>21)
#define SYS_PLL_ADTV1_get_REG_IADC_DUTY_SEL(data)                                    ((0x00600000&(data))>>21)
#define SYS_PLL_ADTV1_REG_IADC_IVERF_SEL_shift                                       (19)
#define SYS_PLL_ADTV1_REG_IADC_IVERF_SEL_mask                                        (0x00180000)
#define SYS_PLL_ADTV1_REG_IADC_IVERF_SEL(data)                                       (0x00180000&((data)<<19))
#define SYS_PLL_ADTV1_REG_IADC_IVERF_SEL_src(data)                                   ((0x00180000&(data))>>19)
#define SYS_PLL_ADTV1_get_REG_IADC_IVERF_SEL(data)                                   ((0x00180000&(data))>>19)
#define SYS_PLL_ADTV1_REG_IADC_SKIP_shift                                            (16)
#define SYS_PLL_ADTV1_REG_IADC_SKIP_mask                                             (0x00010000)
#define SYS_PLL_ADTV1_REG_IADC_SKIP(data)                                            (0x00010000&((data)<<16))
#define SYS_PLL_ADTV1_REG_IADC_SKIP_src(data)                                        ((0x00010000&(data))>>16)
#define SYS_PLL_ADTV1_get_REG_IADC_SKIP(data)                                        ((0x00010000&(data))>>16)
#define SYS_PLL_ADTV1_REG_IADC_VREF_SEL_shift                                        (14)
#define SYS_PLL_ADTV1_REG_IADC_VREF_SEL_mask                                         (0x0000C000)
#define SYS_PLL_ADTV1_REG_IADC_VREF_SEL(data)                                        (0x0000C000&((data)<<14))
#define SYS_PLL_ADTV1_REG_IADC_VREF_SEL_src(data)                                    ((0x0000C000&(data))>>14)
#define SYS_PLL_ADTV1_get_REG_IADC_VREF_SEL(data)                                    ((0x0000C000&(data))>>14)
#define SYS_PLL_ADTV1_REG_IB20U_IPGA_SEL_shift                                       (12)
#define SYS_PLL_ADTV1_REG_IB20U_IPGA_SEL_mask                                        (0x00003000)
#define SYS_PLL_ADTV1_REG_IB20U_IPGA_SEL(data)                                       (0x00003000&((data)<<12))
#define SYS_PLL_ADTV1_REG_IB20U_IPGA_SEL_src(data)                                   ((0x00003000&(data))>>12)
#define SYS_PLL_ADTV1_get_REG_IB20U_IPGA_SEL(data)                                   ((0x00003000&(data))>>12)
#define SYS_PLL_ADTV1_REG_IFD_RESERVED_shift                                         (4)
#define SYS_PLL_ADTV1_REG_IFD_RESERVED_mask                                          (0x00000FF0)
#define SYS_PLL_ADTV1_REG_IFD_RESERVED(data)                                         (0x00000FF0&((data)<<4))
#define SYS_PLL_ADTV1_REG_IFD_RESERVED_src(data)                                     ((0x00000FF0&(data))>>4)
#define SYS_PLL_ADTV1_get_REG_IFD_RESERVED(data)                                     ((0x00000FF0&(data))>>4)
#define SYS_PLL_ADTV1_REG_IF_VCM_SEL_shift                                           (3)
#define SYS_PLL_ADTV1_REG_IF_VCM_SEL_mask                                            (0x00000008)
#define SYS_PLL_ADTV1_REG_IF_VCM_SEL(data)                                           (0x00000008&((data)<<3))
#define SYS_PLL_ADTV1_REG_IF_VCM_SEL_src(data)                                       ((0x00000008&(data))>>3)
#define SYS_PLL_ADTV1_get_REG_IF_VCM_SEL(data)                                       ((0x00000008&(data))>>3)
#define SYS_PLL_ADTV1_REG_IPGA_BW_shift                                              (1)
#define SYS_PLL_ADTV1_REG_IPGA_BW_mask                                               (0x00000006)
#define SYS_PLL_ADTV1_REG_IPGA_BW(data)                                              (0x00000006&((data)<<1))
#define SYS_PLL_ADTV1_REG_IPGA_BW_src(data)                                          ((0x00000006&(data))>>1)
#define SYS_PLL_ADTV1_get_REG_IPGA_BW(data)                                          ((0x00000006&(data))>>1)


#define SYS_PLL_ADTV2                                                                0x628
#define SYS_PLL_ADTV2_reg_addr                                                       "0x98000628"
#define SYS_PLL_ADTV2_reg                                                            0x98000628
#define set_SYS_PLL_ADTV2_reg(data)   (*((volatile unsigned int*) SYS_PLL_ADTV2_reg)=data)
#define get_SYS_PLL_ADTV2_reg   (*((volatile unsigned int*) SYS_PLL_ADTV2_reg))
#define SYS_PLL_ADTV2_inst_adr                                                       "0x008A"
#define SYS_PLL_ADTV2_inst                                                           0x008A
#define SYS_PLL_ADTV2_REG_IPGA_D_shift                                               (28)
#define SYS_PLL_ADTV2_REG_IPGA_D_mask                                                (0xF0000000)
#define SYS_PLL_ADTV2_REG_IPGA_D(data)                                               (0xF0000000&((data)<<28))
#define SYS_PLL_ADTV2_REG_IPGA_D_src(data)                                           ((0xF0000000&(data))>>28)
#define SYS_PLL_ADTV2_get_REG_IPGA_D(data)                                           ((0xF0000000&(data))>>28)
#define SYS_PLL_ADTV2_REG_IPGA_FIX_GAIN_shift                                        (25)
#define SYS_PLL_ADTV2_REG_IPGA_FIX_GAIN_mask                                         (0x0E000000)
#define SYS_PLL_ADTV2_REG_IPGA_FIX_GAIN(data)                                        (0x0E000000&((data)<<25))
#define SYS_PLL_ADTV2_REG_IPGA_FIX_GAIN_src(data)                                    ((0x0E000000&(data))>>25)
#define SYS_PLL_ADTV2_get_REG_IPGA_FIX_GAIN(data)                                    ((0x0E000000&(data))>>25)
#define SYS_PLL_ADTV2_REG_I_CKOUT_EDGE_shift                                         (24)
#define SYS_PLL_ADTV2_REG_I_CKOUT_EDGE_mask                                          (0x01000000)
#define SYS_PLL_ADTV2_REG_I_CKOUT_EDGE(data)                                         (0x01000000&((data)<<24))
#define SYS_PLL_ADTV2_REG_I_CKOUT_EDGE_src(data)                                     ((0x01000000&(data))>>24)
#define SYS_PLL_ADTV2_get_REG_I_CKOUT_EDGE(data)                                     ((0x01000000&(data))>>24)
#define SYS_PLL_ADTV2_REG_PAD_SEL_EN_shift                                           (23)
#define SYS_PLL_ADTV2_REG_PAD_SEL_EN_mask                                            (0x00800000)
#define SYS_PLL_ADTV2_REG_PAD_SEL_EN(data)                                           (0x00800000&((data)<<23))
#define SYS_PLL_ADTV2_REG_PAD_SEL_EN_src(data)                                       ((0x00800000&(data))>>23)
#define SYS_PLL_ADTV2_get_REG_PAD_SEL_EN(data)                                       ((0x00800000&(data))>>23)
#define SYS_PLL_ADTV2_REG_PGA_MBIAS_ISEL_shift                                       (21)
#define SYS_PLL_ADTV2_REG_PGA_MBIAS_ISEL_mask                                        (0x00600000)
#define SYS_PLL_ADTV2_REG_PGA_MBIAS_ISEL(data)                                       (0x00600000&((data)<<21))
#define SYS_PLL_ADTV2_REG_PGA_MBIAS_ISEL_src(data)                                   ((0x00600000&(data))>>21)
#define SYS_PLL_ADTV2_get_REG_PGA_MBIAS_ISEL(data)                                   ((0x00600000&(data))>>21)
#define SYS_PLL_ADTV2_REG_PLL27X_D16_EN_shift                                        (20)
#define SYS_PLL_ADTV2_REG_PLL27X_D16_EN_mask                                         (0x00100000)
#define SYS_PLL_ADTV2_REG_PLL27X_D16_EN(data)                                        (0x00100000&((data)<<20))
#define SYS_PLL_ADTV2_REG_PLL27X_D16_EN_src(data)                                    ((0x00100000&(data))>>20)
#define SYS_PLL_ADTV2_get_REG_PLL27X_D16_EN(data)                                    ((0x00100000&(data))>>20)
#define SYS_PLL_ADTV2_REG_PLL27X_EN_TST_shift                                        (19)
#define SYS_PLL_ADTV2_REG_PLL27X_EN_TST_mask                                         (0x00080000)
#define SYS_PLL_ADTV2_REG_PLL27X_EN_TST(data)                                        (0x00080000&((data)<<19))
#define SYS_PLL_ADTV2_REG_PLL27X_EN_TST_src(data)                                    ((0x00080000&(data))>>19)
#define SYS_PLL_ADTV2_get_REG_PLL27X_EN_TST(data)                                    ((0x00080000&(data))>>19)
#define SYS_PLL_ADTV2_REG_PLL27X_PLL_TST_shift                                       (16)
#define SYS_PLL_ADTV2_REG_PLL27X_PLL_TST_mask                                        (0x00070000)
#define SYS_PLL_ADTV2_REG_PLL27X_PLL_TST(data)                                       (0x00070000&((data)<<16))
#define SYS_PLL_ADTV2_REG_PLL27X_PLL_TST_src(data)                                   ((0x00070000&(data))>>16)
#define SYS_PLL_ADTV2_get_REG_PLL27X_PLL_TST(data)                                   ((0x00070000&(data))>>16)
#define SYS_PLL_ADTV2_REG_PLLDIF_ADC_EN_shift                                        (15)
#define SYS_PLL_ADTV2_REG_PLLDIF_ADC_EN_mask                                         (0x00008000)
#define SYS_PLL_ADTV2_REG_PLLDIF_ADC_EN(data)                                        (0x00008000&((data)<<15))
#define SYS_PLL_ADTV2_REG_PLLDIF_ADC_EN_src(data)                                    ((0x00008000&(data))>>15)
#define SYS_PLL_ADTV2_get_REG_PLLDIF_ADC_EN(data)                                    ((0x00008000&(data))>>15)
#define SYS_PLL_ADTV2_REG_PLLDIF_ADC_TST_shift                                       (14)
#define SYS_PLL_ADTV2_REG_PLLDIF_ADC_TST_mask                                        (0x00004000)
#define SYS_PLL_ADTV2_REG_PLLDIF_ADC_TST(data)                                       (0x00004000&((data)<<14))
#define SYS_PLL_ADTV2_REG_PLLDIF_ADC_TST_src(data)                                   ((0x00004000&(data))>>14)
#define SYS_PLL_ADTV2_get_REG_PLLDIF_ADC_TST(data)                                   ((0x00004000&(data))>>14)
#define SYS_PLL_ADTV2_REG_PLLDIF_DIG_TST_shift                                       (13)
#define SYS_PLL_ADTV2_REG_PLLDIF_DIG_TST_mask                                        (0x00002000)
#define SYS_PLL_ADTV2_REG_PLLDIF_DIG_TST(data)                                       (0x00002000&((data)<<13))
#define SYS_PLL_ADTV2_REG_PLLDIF_DIG_TST_src(data)                                   ((0x00002000&(data))>>13)
#define SYS_PLL_ADTV2_get_REG_PLLDIF_DIG_TST(data)                                   ((0x00002000&(data))>>13)
#define SYS_PLL_ADTV2_REG_PLLDIF_DIVADC_SEL_shift                                    (10)
#define SYS_PLL_ADTV2_REG_PLLDIF_DIVADC_SEL_mask                                     (0x00001C00)
#define SYS_PLL_ADTV2_REG_PLLDIF_DIVADC_SEL(data)                                    (0x00001C00&((data)<<10))
#define SYS_PLL_ADTV2_REG_PLLDIF_DIVADC_SEL_src(data)                                ((0x00001C00&(data))>>10)
#define SYS_PLL_ADTV2_get_REG_PLLDIF_DIVADC_SEL(data)                                ((0x00001C00&(data))>>10)
#define SYS_PLL_ADTV2_REG_PLLDIF_DIVDIG_SEL_shift                                    (7)
#define SYS_PLL_ADTV2_REG_PLLDIF_DIVDIG_SEL_mask                                     (0x00000380)
#define SYS_PLL_ADTV2_REG_PLLDIF_DIVDIG_SEL(data)                                    (0x00000380&((data)<<7))
#define SYS_PLL_ADTV2_REG_PLLDIF_DIVDIG_SEL_src(data)                                ((0x00000380&(data))>>7)
#define SYS_PLL_ADTV2_get_REG_PLLDIF_DIVDIG_SEL(data)                                ((0x00000380&(data))>>7)
#define SYS_PLL_ADTV2_REG_PLLDIF_IP_shift                                            (4)
#define SYS_PLL_ADTV2_REG_PLLDIF_IP_mask                                             (0x00000070)
#define SYS_PLL_ADTV2_REG_PLLDIF_IP(data)                                            (0x00000070&((data)<<4))
#define SYS_PLL_ADTV2_REG_PLLDIF_IP_src(data)                                        ((0x00000070&(data))>>4)
#define SYS_PLL_ADTV2_get_REG_PLLDIF_IP(data)                                        ((0x00000070&(data))>>4)
#define SYS_PLL_ADTV2_REG_PLLDIF_LF_CP_shift                                         (2)
#define SYS_PLL_ADTV2_REG_PLLDIF_LF_CP_mask                                          (0x0000000C)
#define SYS_PLL_ADTV2_REG_PLLDIF_LF_CP(data)                                         (0x0000000C&((data)<<2))
#define SYS_PLL_ADTV2_REG_PLLDIF_LF_CP_src(data)                                     ((0x0000000C&(data))>>2)
#define SYS_PLL_ADTV2_get_REG_PLLDIF_LF_CP(data)                                     ((0x0000000C&(data))>>2)
#define SYS_PLL_ADTV2_REG_PLLDIF_LF_RS_shift                                         (0)
#define SYS_PLL_ADTV2_REG_PLLDIF_LF_RS_mask                                          (0x00000003)
#define SYS_PLL_ADTV2_REG_PLLDIF_LF_RS(data)                                         (0x00000003&((data)<<0))
#define SYS_PLL_ADTV2_REG_PLLDIF_LF_RS_src(data)                                     ((0x00000003&(data))>>0)
#define SYS_PLL_ADTV2_get_REG_PLLDIF_LF_RS(data)                                     ((0x00000003&(data))>>0)


#define SYS_PLL_ADTV3                                                                0x62C
#define SYS_PLL_ADTV3_reg_addr                                                       "0x9800062C"
#define SYS_PLL_ADTV3_reg                                                            0x9800062C
#define set_SYS_PLL_ADTV3_reg(data)   (*((volatile unsigned int*) SYS_PLL_ADTV3_reg)=data)
#define get_SYS_PLL_ADTV3_reg   (*((volatile unsigned int*) SYS_PLL_ADTV3_reg))
#define SYS_PLL_ADTV3_inst_adr                                                       "0x008B"
#define SYS_PLL_ADTV3_inst                                                           0x008B
#define SYS_PLL_ADTV3_REG_PLLDIF_N_shift                                             (23)
#define SYS_PLL_ADTV3_REG_PLLDIF_N_mask                                              (0x01800000)
#define SYS_PLL_ADTV3_REG_PLLDIF_N(data)                                             (0x01800000&((data)<<23))
#define SYS_PLL_ADTV3_REG_PLLDIF_N_src(data)                                         ((0x01800000&(data))>>23)
#define SYS_PLL_ADTV3_get_REG_PLLDIF_N(data)                                         ((0x01800000&(data))>>23)
#define SYS_PLL_ADTV3_REG_PLLDIF_POW_shift                                           (22)
#define SYS_PLL_ADTV3_REG_PLLDIF_POW_mask                                            (0x00400000)
#define SYS_PLL_ADTV3_REG_PLLDIF_POW(data)                                           (0x00400000&((data)<<22))
#define SYS_PLL_ADTV3_REG_PLLDIF_POW_src(data)                                       ((0x00400000&(data))>>22)
#define SYS_PLL_ADTV3_get_REG_PLLDIF_POW(data)                                       ((0x00400000&(data))>>22)
#define SYS_PLL_ADTV3_REG_PLLDIF_WDMODE_shift                                        (20)
#define SYS_PLL_ADTV3_REG_PLLDIF_WDMODE_mask                                         (0x00300000)
#define SYS_PLL_ADTV3_REG_PLLDIF_WDMODE(data)                                        (0x00300000&((data)<<20))
#define SYS_PLL_ADTV3_REG_PLLDIF_WDMODE_src(data)                                    ((0x00300000&(data))>>20)
#define SYS_PLL_ADTV3_get_REG_PLLDIF_WDMODE(data)                                    ((0x00300000&(data))>>20)
#define SYS_PLL_ADTV3_REG_PLL_IFADC_CKO_POLAR_shift                                  (18)
#define SYS_PLL_ADTV3_REG_PLL_IFADC_CKO_POLAR_mask                                   (0x00040000)
#define SYS_PLL_ADTV3_REG_PLL_IFADC_CKO_POLAR(data)                                  (0x00040000&((data)<<18))
#define SYS_PLL_ADTV3_REG_PLL_IFADC_CKO_POLAR_src(data)                              ((0x00040000&(data))>>18)
#define SYS_PLL_ADTV3_get_REG_PLL_IFADC_CKO_POLAR(data)                              ((0x00040000&(data))>>18)
#define SYS_PLL_ADTV3_REG_PLL_L2H_CML_POW_shift                                      (17)
#define SYS_PLL_ADTV3_REG_PLL_L2H_CML_POW_mask                                       (0x00020000)
#define SYS_PLL_ADTV3_REG_PLL_L2H_CML_POW(data)                                      (0x00020000&((data)<<17))
#define SYS_PLL_ADTV3_REG_PLL_L2H_CML_POW_src(data)                                  ((0x00020000&(data))>>17)
#define SYS_PLL_ADTV3_get_REG_PLL_L2H_CML_POW(data)                                  ((0x00020000&(data))>>17)
#define SYS_PLL_ADTV3_REG_PLL_LDO11V_SEL_shift                                       (14)
#define SYS_PLL_ADTV3_REG_PLL_LDO11V_SEL_mask                                        (0x0001C000)
#define SYS_PLL_ADTV3_REG_PLL_LDO11V_SEL(data)                                       (0x0001C000&((data)<<14))
#define SYS_PLL_ADTV3_REG_PLL_LDO11V_SEL_src(data)                                   ((0x0001C000&(data))>>14)
#define SYS_PLL_ADTV3_get_REG_PLL_LDO11V_SEL(data)                                   ((0x0001C000&(data))>>14)
#define SYS_PLL_ADTV3_REG_PLL_LDO_SEL_shift                                          (12)
#define SYS_PLL_ADTV3_REG_PLL_LDO_SEL_mask                                           (0x00003000)
#define SYS_PLL_ADTV3_REG_PLL_LDO_SEL(data)                                          (0x00003000&((data)<<12))
#define SYS_PLL_ADTV3_REG_PLL_LDO_SEL_src(data)                                      ((0x00003000&(data))>>12)
#define SYS_PLL_ADTV3_get_REG_PLL_LDO_SEL(data)                                      ((0x00003000&(data))>>12)
#define SYS_PLL_ADTV3_REG_PLL_POW_LDO_shift                                          (11)
#define SYS_PLL_ADTV3_REG_PLL_POW_LDO_mask                                           (0x00000800)
#define SYS_PLL_ADTV3_REG_PLL_POW_LDO(data)                                          (0x00000800&((data)<<11))
#define SYS_PLL_ADTV3_REG_PLL_POW_LDO_src(data)                                      ((0x00000800&(data))>>11)
#define SYS_PLL_ADTV3_get_REG_PLL_POW_LDO(data)                                      ((0x00000800&(data))>>11)
#define SYS_PLL_ADTV3_REG_PLL_POW_LDO11V_shift                                       (10)
#define SYS_PLL_ADTV3_REG_PLL_POW_LDO11V_mask                                        (0x00000400)
#define SYS_PLL_ADTV3_REG_PLL_POW_LDO11V(data)                                       (0x00000400&((data)<<10))
#define SYS_PLL_ADTV3_REG_PLL_POW_LDO11V_src(data)                                   ((0x00000400&(data))>>10)
#define SYS_PLL_ADTV3_get_REG_PLL_POW_LDO11V(data)                                   ((0x00000400&(data))>>10)
#define SYS_PLL_ADTV3_REG_PLL_RESERVE_shift                                          (2)
#define SYS_PLL_ADTV3_REG_PLL_RESERVE_mask                                           (0x000003FC)
#define SYS_PLL_ADTV3_REG_PLL_RESERVE(data)                                          (0x000003FC&((data)<<2))
#define SYS_PLL_ADTV3_REG_PLL_RESERVE_src(data)                                      ((0x000003FC&(data))>>2)
#define SYS_PLL_ADTV3_get_REG_PLL_RESERVE(data)                                      ((0x000003FC&(data))>>2)
#define SYS_PLL_ADTV3_PLLDIF_RSTB_shift                                              (1)
#define SYS_PLL_ADTV3_PLLDIF_RSTB_mask                                               (0x00000002)
#define SYS_PLL_ADTV3_PLLDIF_RSTB(data)                                              (0x00000002&((data)<<1))
#define SYS_PLL_ADTV3_PLLDIF_RSTB_src(data)                                          ((0x00000002&(data))>>1)
#define SYS_PLL_ADTV3_get_PLLDIF_RSTB(data)                                          ((0x00000002&(data))>>1)
#define SYS_PLL_ADTV3_PLLDIF_VCORSTB_shift                                           (0)
#define SYS_PLL_ADTV3_PLLDIF_VCORSTB_mask                                            (0x00000001)
#define SYS_PLL_ADTV3_PLLDIF_VCORSTB(data)                                           (0x00000001&((data)<<0))
#define SYS_PLL_ADTV3_PLLDIF_VCORSTB_src(data)                                       ((0x00000001&(data))>>0)
#define SYS_PLL_ADTV3_get_PLLDIF_VCORSTB(data)                                       ((0x00000001&(data))>>0)


#define SYS_PLL_ADTV4                                                                0x630
#define SYS_PLL_ADTV4_reg_addr                                                       "0x98000630"
#define SYS_PLL_ADTV4_reg                                                            0x98000630
#define set_SYS_PLL_ADTV4_reg(data)   (*((volatile unsigned int*) SYS_PLL_ADTV4_reg)=data)
#define get_SYS_PLL_ADTV4_reg   (*((volatile unsigned int*) SYS_PLL_ADTV4_reg))
#define SYS_PLL_ADTV4_inst_adr                                                       "0x008C"
#define SYS_PLL_ADTV4_inst                                                           0x008C
#define SYS_PLL_ADTV4_REG_IPGA_VCM_SEL_shift                                         (25)
#define SYS_PLL_ADTV4_REG_IPGA_VCM_SEL_mask                                          (0x06000000)
#define SYS_PLL_ADTV4_REG_IPGA_VCM_SEL(data)                                         (0x06000000&((data)<<25))
#define SYS_PLL_ADTV4_REG_IPGA_VCM_SEL_src(data)                                     ((0x06000000&(data))>>25)
#define SYS_PLL_ADTV4_get_REG_IPGA_VCM_SEL(data)                                     ((0x06000000&(data))>>25)
#define SYS_PLL_ADTV4_REG_IADC_K_shift                                               (13)
#define SYS_PLL_ADTV4_REG_IADC_K_mask                                                (0x01FFE000)
#define SYS_PLL_ADTV4_REG_IADC_K(data)                                               (0x01FFE000&((data)<<13))
#define SYS_PLL_ADTV4_REG_IADC_K_src(data)                                           ((0x01FFE000&(data))>>13)
#define SYS_PLL_ADTV4_get_REG_IADC_K(data)                                           ((0x01FFE000&(data))>>13)
#define SYS_PLL_ADTV4_REG_IADC_LDO0_SEL_shift                                        (11)
#define SYS_PLL_ADTV4_REG_IADC_LDO0_SEL_mask                                         (0x00001800)
#define SYS_PLL_ADTV4_REG_IADC_LDO0_SEL(data)                                        (0x00001800&((data)<<11))
#define SYS_PLL_ADTV4_REG_IADC_LDO0_SEL_src(data)                                    ((0x00001800&(data))>>11)
#define SYS_PLL_ADTV4_get_REG_IADC_LDO0_SEL(data)                                    ((0x00001800&(data))>>11)
#define SYS_PLL_ADTV4_REG_IADC_LDO1_SEL_shift                                        (8)
#define SYS_PLL_ADTV4_REG_IADC_LDO1_SEL_mask                                         (0x00000700)
#define SYS_PLL_ADTV4_REG_IADC_LDO1_SEL(data)                                        (0x00000700&((data)<<8))
#define SYS_PLL_ADTV4_REG_IADC_LDO1_SEL_src(data)                                    ((0x00000700&(data))>>8)
#define SYS_PLL_ADTV4_get_REG_IADC_LDO1_SEL(data)                                    ((0x00000700&(data))>>8)
#define SYS_PLL_ADTV4_REG_BYPASS_PI_shift                                            (6)
#define SYS_PLL_ADTV4_REG_BYPASS_PI_mask                                             (0x00000040)
#define SYS_PLL_ADTV4_REG_BYPASS_PI(data)                                            (0x00000040&((data)<<6))
#define SYS_PLL_ADTV4_REG_BYPASS_PI_src(data)                                        ((0x00000040&(data))>>6)
#define SYS_PLL_ADTV4_get_REG_BYPASS_PI(data)                                        ((0x00000040&(data))>>6)
#define SYS_PLL_ADTV4_REG_POW_I_ADC_shift                                            (5)
#define SYS_PLL_ADTV4_REG_POW_I_ADC_mask                                             (0x00000020)
#define SYS_PLL_ADTV4_REG_POW_I_ADC(data)                                            (0x00000020&((data)<<5))
#define SYS_PLL_ADTV4_REG_POW_I_ADC_src(data)                                        ((0x00000020&(data))>>5)
#define SYS_PLL_ADTV4_get_REG_POW_I_ADC(data)                                        ((0x00000020&(data))>>5)
#define SYS_PLL_ADTV4_REG_POW_I_PGA_shift                                            (4)
#define SYS_PLL_ADTV4_REG_POW_I_PGA_mask                                             (0x00000010)
#define SYS_PLL_ADTV4_REG_POW_I_PGA(data)                                            (0x00000010&((data)<<4))
#define SYS_PLL_ADTV4_REG_POW_I_PGA_src(data)                                        ((0x00000010&(data))>>4)
#define SYS_PLL_ADTV4_get_REG_POW_I_PGA(data)                                        ((0x00000010&(data))>>4)
#define SYS_PLL_ADTV4_REG_POW_MBIAS_shift                                            (3)
#define SYS_PLL_ADTV4_REG_POW_MBIAS_mask                                             (0x00000008)
#define SYS_PLL_ADTV4_REG_POW_MBIAS(data)                                            (0x00000008&((data)<<3))
#define SYS_PLL_ADTV4_REG_POW_MBIAS_src(data)                                        ((0x00000008&(data))>>3)
#define SYS_PLL_ADTV4_get_REG_POW_MBIAS(data)                                        ((0x00000008&(data))>>3)
#define SYS_PLL_ADTV4_REG_VDD11_PAD_SEL_shift                                        (0)
#define SYS_PLL_ADTV4_REG_VDD11_PAD_SEL_mask                                         (0x00000007)
#define SYS_PLL_ADTV4_REG_VDD11_PAD_SEL(data)                                        (0x00000007&((data)<<0))
#define SYS_PLL_ADTV4_REG_VDD11_PAD_SEL_src(data)                                    ((0x00000007&(data))>>0)
#define SYS_PLL_ADTV4_get_REG_VDD11_PAD_SEL(data)                                    ((0x00000007&(data))>>0)


#define SYS_PLL_SSC_DIG_PLLDIF0                                                      0x634
#define SYS_PLL_SSC_DIG_PLLDIF0_reg_addr                                             "0x98000634"
#define SYS_PLL_SSC_DIG_PLLDIF0_reg                                                  0x98000634
#define set_SYS_PLL_SSC_DIG_PLLDIF0_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF0_reg)=data)
#define get_SYS_PLL_SSC_DIG_PLLDIF0_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF0_reg))
#define SYS_PLL_SSC_DIG_PLLDIF0_inst_adr                                             "0x008D"
#define SYS_PLL_SSC_DIG_PLLDIF0_inst                                                 0x008D
#define SYS_PLL_SSC_DIG_PLLDIF0_REG_CKSSC_INV_PLLDIF_shift                           (4)
#define SYS_PLL_SSC_DIG_PLLDIF0_REG_CKSSC_INV_PLLDIF_mask                            (0x00000010)
#define SYS_PLL_SSC_DIG_PLLDIF0_REG_CKSSC_INV_PLLDIF(data)                           (0x00000010&((data)<<4))
#define SYS_PLL_SSC_DIG_PLLDIF0_REG_CKSSC_INV_PLLDIF_src(data)                       ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_PLLDIF0_get_REG_CKSSC_INV_PLLDIF(data)                       ((0x00000010&(data))>>4)
#define SYS_PLL_SSC_DIG_PLLDIF0_REG_GRAN_AUTO_RST_PLLDIF_shift                       (3)
#define SYS_PLL_SSC_DIG_PLLDIF0_REG_GRAN_AUTO_RST_PLLDIF_mask                        (0x00000008)
#define SYS_PLL_SSC_DIG_PLLDIF0_REG_GRAN_AUTO_RST_PLLDIF(data)                       (0x00000008&((data)<<3))
#define SYS_PLL_SSC_DIG_PLLDIF0_REG_GRAN_AUTO_RST_PLLDIF_src(data)                   ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_PLLDIF0_get_REG_GRAN_AUTO_RST_PLLDIF(data)                   ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_PLLDIF0_RSTB_PLLDIF_shift                                    (2)
#define SYS_PLL_SSC_DIG_PLLDIF0_RSTB_PLLDIF_mask                                     (0x00000004)
#define SYS_PLL_SSC_DIG_PLLDIF0_RSTB_PLLDIF(data)                                    (0x00000004&((data)<<2))
#define SYS_PLL_SSC_DIG_PLLDIF0_RSTB_PLLDIF_src(data)                                ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_PLLDIF0_get_RSTB_PLLDIF(data)                                ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_PLLDIF0_EN_SSC_PLLDIF_shift                                  (1)
#define SYS_PLL_SSC_DIG_PLLDIF0_EN_SSC_PLLDIF_mask                                   (0x00000002)
#define SYS_PLL_SSC_DIG_PLLDIF0_EN_SSC_PLLDIF(data)                                  (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_PLLDIF0_EN_SSC_PLLDIF_src(data)                              ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_PLLDIF0_get_EN_SSC_PLLDIF(data)                              ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_PLLDIF0_OC_EN_PLLDIF_shift                                   (0)
#define SYS_PLL_SSC_DIG_PLLDIF0_OC_EN_PLLDIF_mask                                    (0x00000001)
#define SYS_PLL_SSC_DIG_PLLDIF0_OC_EN_PLLDIF(data)                                   (0x00000001&((data)<<0))
#define SYS_PLL_SSC_DIG_PLLDIF0_OC_EN_PLLDIF_src(data)                               ((0x00000001&(data))>>0)
#define SYS_PLL_SSC_DIG_PLLDIF0_get_OC_EN_PLLDIF(data)                               ((0x00000001&(data))>>0)


#define SYS_PLL_SSC_DIG_PLLDIF1                                                      0x638
#define SYS_PLL_SSC_DIG_PLLDIF1_reg_addr                                             "0x98000638"
#define SYS_PLL_SSC_DIG_PLLDIF1_reg                                                  0x98000638
#define set_SYS_PLL_SSC_DIG_PLLDIF1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF1_reg)=data)
#define get_SYS_PLL_SSC_DIG_PLLDIF1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF1_reg))
#define SYS_PLL_SSC_DIG_PLLDIF1_inst_adr                                             "0x008E"
#define SYS_PLL_SSC_DIG_PLLDIF1_inst                                                 0x008E
#define SYS_PLL_SSC_DIG_PLLDIF1_NCODE_T_PLLDIF_shift                                 (11)
#define SYS_PLL_SSC_DIG_PLLDIF1_NCODE_T_PLLDIF_mask                                  (0x0007F800)
#define SYS_PLL_SSC_DIG_PLLDIF1_NCODE_T_PLLDIF(data)                                 (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_PLLDIF1_NCODE_T_PLLDIF_src(data)                             ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_PLLDIF1_get_NCODE_T_PLLDIF(data)                             ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_PLLDIF1_FCODE_T_PLLDIF_shift                                 (0)
#define SYS_PLL_SSC_DIG_PLLDIF1_FCODE_T_PLLDIF_mask                                  (0x000007FF)
#define SYS_PLL_SSC_DIG_PLLDIF1_FCODE_T_PLLDIF(data)                                 (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_PLLDIF1_FCODE_T_PLLDIF_src(data)                             ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_PLLDIF1_get_FCODE_T_PLLDIF(data)                             ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_PLLDIF2                                                      0x63C
#define SYS_PLL_SSC_DIG_PLLDIF2_reg_addr                                             "0x9800063C"
#define SYS_PLL_SSC_DIG_PLLDIF2_reg                                                  0x9800063C
#define set_SYS_PLL_SSC_DIG_PLLDIF2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF2_reg)=data)
#define get_SYS_PLL_SSC_DIG_PLLDIF2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF2_reg))
#define SYS_PLL_SSC_DIG_PLLDIF2_inst_adr                                             "0x008F"
#define SYS_PLL_SSC_DIG_PLLDIF2_inst                                                 0x008F
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_BYPASS_DIVN_shift                                (27)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_BYPASS_DIVN_mask                                 (0x08000000)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_BYPASS_DIVN(data)                                (0x08000000&((data)<<27))
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_BYPASS_DIVN_src(data)                            ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_PLLDIF2_get_REG_BYPASS_DIVN(data)                            ((0x08000000&(data))>>27)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_OC_STEP_SET_PLLDIF_shift                         (17)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_OC_STEP_SET_PLLDIF_mask                          (0x07FE0000)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_OC_STEP_SET_PLLDIF(data)                         (0x07FE0000&((data)<<17))
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_OC_STEP_SET_PLLDIF_src(data)                     ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_PLLDIF2_get_REG_OC_STEP_SET_PLLDIF(data)                     ((0x07FE0000&(data))>>17)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_SEL_OC_MODE_PLLDIF_shift                         (15)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_SEL_OC_MODE_PLLDIF_mask                          (0x00018000)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_SEL_OC_MODE_PLLDIF(data)                         (0x00018000&((data)<<15))
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_SEL_OC_MODE_PLLDIF_src(data)                     ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_PLLDIF2_get_REG_SEL_OC_MODE_PLLDIF(data)                     ((0x00018000&(data))>>15)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_HS_OC_STOP_DIFF_PLLDIF_shift                     (13)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_HS_OC_STOP_DIFF_PLLDIF_mask                      (0x00006000)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_HS_OC_STOP_DIFF_PLLDIF(data)                     (0x00006000&((data)<<13))
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_HS_OC_STOP_DIFF_PLLDIF_src(data)                 ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_PLLDIF2_get_REG_HS_OC_STOP_DIFF_PLLDIF(data)                 ((0x00006000&(data))>>13)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_OC_DONE_DELAY_PLLDIF_shift                       (7)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_OC_DONE_DELAY_PLLDIF_mask                        (0x00001F80)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_OC_DONE_DELAY_PLLDIF(data)                       (0x00001F80&((data)<<7))
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_OC_DONE_DELAY_PLLDIF_src(data)                   ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_PLLDIF2_get_REG_OC_DONE_DELAY_PLLDIF(data)                   ((0x00001F80&(data))>>7)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_PI_CUR_SEL_PLLDIF_shift                          (4)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_PI_CUR_SEL_PLLDIF_mask                           (0x00000070)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_PI_CUR_SEL_PLLDIF(data)                          (0x00000070&((data)<<4))
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_PI_CUR_SEL_PLLDIF_src(data)                      ((0x00000070&(data))>>4)
#define SYS_PLL_SSC_DIG_PLLDIF2_get_REG_PI_CUR_SEL_PLLDIF(data)                      ((0x00000070&(data))>>4)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_BYPASS_PI_PLLDIF_shift                           (3)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_BYPASS_PI_PLLDIF_mask                            (0x00000008)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_BYPASS_PI_PLLDIF(data)                           (0x00000008&((data)<<3))
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_BYPASS_PI_PLLDIF_src(data)                       ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_PLLDIF2_get_REG_BYPASS_PI_PLLDIF(data)                       ((0x00000008&(data))>>3)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_SDM_ORDER_PLLDIF_shift                           (2)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_SDM_ORDER_PLLDIF_mask                            (0x00000004)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_SDM_ORDER_PLLDIF(data)                           (0x00000004&((data)<<2))
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_SDM_ORDER_PLLDIF_src(data)                       ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_PLLDIF2_get_REG_SDM_ORDER_PLLDIF(data)                       ((0x00000004&(data))>>2)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_EN_PI_DEBUG_PLLDIF_shift                         (1)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_EN_PI_DEBUG_PLLDIF_mask                          (0x00000002)
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_EN_PI_DEBUG_PLLDIF(data)                         (0x00000002&((data)<<1))
#define SYS_PLL_SSC_DIG_PLLDIF2_REG_EN_PI_DEBUG_PLLDIF_src(data)                     ((0x00000002&(data))>>1)
#define SYS_PLL_SSC_DIG_PLLDIF2_get_REG_EN_PI_DEBUG_PLLDIF(data)                     ((0x00000002&(data))>>1)


#define SYS_PLL_SSC_DIG_PLLDIF3                                                      0x640
#define SYS_PLL_SSC_DIG_PLLDIF3_reg_addr                                             "0x98000640"
#define SYS_PLL_SSC_DIG_PLLDIF3_reg                                                  0x98000640
#define set_SYS_PLL_SSC_DIG_PLLDIF3_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF3_reg)=data)
#define get_SYS_PLL_SSC_DIG_PLLDIF3_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF3_reg))
#define SYS_PLL_SSC_DIG_PLLDIF3_inst_adr                                             "0x0090"
#define SYS_PLL_SSC_DIG_PLLDIF3_inst                                                 0x0090
#define SYS_PLL_SSC_DIG_PLLDIF3_NCODE_SSC_PLLDIF_shift                               (11)
#define SYS_PLL_SSC_DIG_PLLDIF3_NCODE_SSC_PLLDIF_mask                                (0x0007F800)
#define SYS_PLL_SSC_DIG_PLLDIF3_NCODE_SSC_PLLDIF(data)                               (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_PLLDIF3_NCODE_SSC_PLLDIF_src(data)                           ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_PLLDIF3_get_NCODE_SSC_PLLDIF(data)                           ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_PLLDIF3_FCODE_SSC_PLLDIF_shift                               (0)
#define SYS_PLL_SSC_DIG_PLLDIF3_FCODE_SSC_PLLDIF_mask                                (0x000007FF)
#define SYS_PLL_SSC_DIG_PLLDIF3_FCODE_SSC_PLLDIF(data)                               (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_PLLDIF3_FCODE_SSC_PLLDIF_src(data)                           ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_PLLDIF3_get_FCODE_SSC_PLLDIF(data)                           ((0x000007FF&(data))>>0)


#define SYS_PLL_SSC_DIG_PLLDIF4                                                      0x644
#define SYS_PLL_SSC_DIG_PLLDIF4_reg_addr                                             "0x98000644"
#define SYS_PLL_SSC_DIG_PLLDIF4_reg                                                  0x98000644
#define set_SYS_PLL_SSC_DIG_PLLDIF4_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF4_reg)=data)
#define get_SYS_PLL_SSC_DIG_PLLDIF4_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF4_reg))
#define SYS_PLL_SSC_DIG_PLLDIF4_inst_adr                                             "0x0091"
#define SYS_PLL_SSC_DIG_PLLDIF4_inst                                                 0x0091
#define SYS_PLL_SSC_DIG_PLLDIF4_GRAN_EST_PLLDIF_shift                                (0)
#define SYS_PLL_SSC_DIG_PLLDIF4_GRAN_EST_PLLDIF_mask                                 (0x0007FFFF)
#define SYS_PLL_SSC_DIG_PLLDIF4_GRAN_EST_PLLDIF(data)                                (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_PLLDIF4_GRAN_EST_PLLDIF_src(data)                            ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_PLLDIF4_get_GRAN_EST_PLLDIF(data)                            ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_PLLDIF5                                                      0x648
#define SYS_PLL_SSC_DIG_PLLDIF5_reg_addr                                             "0x98000648"
#define SYS_PLL_SSC_DIG_PLLDIF5_reg                                                  0x98000648
#define set_SYS_PLL_SSC_DIG_PLLDIF5_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF5_reg)=data)
#define get_SYS_PLL_SSC_DIG_PLLDIF5_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF5_reg))
#define SYS_PLL_SSC_DIG_PLLDIF5_inst_adr                                             "0x0092"
#define SYS_PLL_SSC_DIG_PLLDIF5_inst                                                 0x0092
#define SYS_PLL_SSC_DIG_PLLDIF5_FCW_SSC_DEFAULT_PLLDIF_shift                         (0)
#define SYS_PLL_SSC_DIG_PLLDIF5_FCW_SSC_DEFAULT_PLLDIF_mask                          (0x0007FFFF)
#define SYS_PLL_SSC_DIG_PLLDIF5_FCW_SSC_DEFAULT_PLLDIF(data)                         (0x0007FFFF&((data)<<0))
#define SYS_PLL_SSC_DIG_PLLDIF5_FCW_SSC_DEFAULT_PLLDIF_src(data)                     ((0x0007FFFF&(data))>>0)
#define SYS_PLL_SSC_DIG_PLLDIF5_get_FCW_SSC_DEFAULT_PLLDIF(data)                     ((0x0007FFFF&(data))>>0)


#define SYS_PLL_SSC_DIG_PLLDIF_DBG1                                                  0x64C
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_reg_addr                                         "0x9800064C"
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_reg                                              0x9800064C
#define set_SYS_PLL_SSC_DIG_PLLDIF_DBG1_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF_DBG1_reg)=data)
#define get_SYS_PLL_SSC_DIG_PLLDIF_DBG1_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF_DBG1_reg))
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_inst_adr                                         "0x0093"
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_inst                                             0x0093
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_LOOP_PI_ISEL_PLLDIF_shift                        (14)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_LOOP_PI_ISEL_PLLDIF_mask                         (0x0001C000)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_LOOP_PI_ISEL_PLLDIF(data)                        (0x0001C000&((data)<<14))
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_LOOP_PI_ISEL_PLLDIF_src(data)                    ((0x0001C000&(data))>>14)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_get_LOOP_PI_ISEL_PLLDIF(data)                    ((0x0001C000&(data))>>14)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_PHSEL_PLLDIF_shift                               (8)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_PHSEL_PLLDIF_mask                                (0x00003F00)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_PHSEL_PLLDIF(data)                               (0x00003F00&((data)<<8))
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_PHSEL_PLLDIF_src(data)                           ((0x00003F00&(data))>>8)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_get_PHSEL_PLLDIF(data)                           ((0x00003F00&(data))>>8)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_DIVN_PLLDIF_shift                                (0)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_DIVN_PLLDIF_mask                                 (0x000000FF)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_DIVN_PLLDIF(data)                                (0x000000FF&((data)<<0))
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_DIVN_PLLDIF_src(data)                            ((0x000000FF&(data))>>0)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG1_get_DIVN_PLLDIF(data)                            ((0x000000FF&(data))>>0)


#define SYS_PLL_SSC_DIG_PLLDIF_DBG2                                                  0x650
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_reg_addr                                         "0x98000650"
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_reg                                              0x98000650
#define set_SYS_PLL_SSC_DIG_PLLDIF_DBG2_reg(data)   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF_DBG2_reg)=data)
#define get_SYS_PLL_SSC_DIG_PLLDIF_DBG2_reg   (*((volatile unsigned int*) SYS_PLL_SSC_DIG_PLLDIF_DBG2_reg))
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_inst_adr                                         "0x0094"
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_inst                                             0x0094
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_load_FCW_PLLDIF_shift                            (21)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_load_FCW_PLLDIF_mask                             (0x00200000)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_load_FCW_PLLDIF(data)                            (0x00200000&((data)<<21))
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_load_FCW_PLLDIF_src(data)                        ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_get_load_FCW_PLLDIF(data)                        ((0x00200000&(data))>>21)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_OC_DONE_PLLDIF_shift                             (20)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_OC_DONE_PLLDIF_mask                              (0x00100000)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_OC_DONE_PLLDIF(data)                             (0x00100000&((data)<<20))
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_OC_DONE_PLLDIF_src(data)                         ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_get_OC_DONE_PLLDIF(data)                         ((0x00100000&(data))>>20)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_FMOD_PLLDIF_shift                                (19)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_FMOD_PLLDIF_mask                                 (0x00080000)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_FMOD_PLLDIF(data)                                (0x00080000&((data)<<19))
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_FMOD_PLLDIF_src(data)                            ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_get_FMOD_PLLDIF(data)                            ((0x00080000&(data))>>19)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_NCODE_DEBUG_PLLDIF_shift                         (11)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_NCODE_DEBUG_PLLDIF_mask                          (0x0007F800)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_NCODE_DEBUG_PLLDIF(data)                         (0x0007F800&((data)<<11))
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_NCODE_DEBUG_PLLDIF_src(data)                     ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_get_NCODE_DEBUG_PLLDIF(data)                     ((0x0007F800&(data))>>11)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_FCODE_DEBUG_PLLDIF_shift                         (0)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_FCODE_DEBUG_PLLDIF_mask                          (0x000007FF)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_FCODE_DEBUG_PLLDIF(data)                         (0x000007FF&((data)<<0))
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_FCODE_DEBUG_PLLDIF_src(data)                     ((0x000007FF&(data))>>0)
#define SYS_PLL_SSC_DIG_PLLDIF_DBG2_get_FCODE_DEBUG_PLLDIF(data)                     ((0x000007FF&(data))>>0)


#define SYS_PLL_HDMITX2P1_SD1                                                        0x654
#define SYS_PLL_HDMITX2P1_SD1_reg_addr                                               "0x98000654"
#define SYS_PLL_HDMITX2P1_SD1_reg                                                    0x98000654
#define set_SYS_PLL_HDMITX2P1_SD1_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD1_reg)=data)
#define get_SYS_PLL_HDMITX2P1_SD1_reg   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD1_reg))
#define SYS_PLL_HDMITX2P1_SD1_inst_adr                                               "0x0095"
#define SYS_PLL_HDMITX2P1_SD1_inst                                                   0x0095
#define SYS_PLL_HDMITX2P1_SD1_time_rdy_ckout_shift                                   (30)
#define SYS_PLL_HDMITX2P1_SD1_time_rdy_ckout_mask                                    (0xC0000000)
#define SYS_PLL_HDMITX2P1_SD1_time_rdy_ckout(data)                                   (0xC0000000&((data)<<30))
#define SYS_PLL_HDMITX2P1_SD1_time_rdy_ckout_src(data)                               ((0xC0000000&(data))>>30)
#define SYS_PLL_HDMITX2P1_SD1_get_time_rdy_ckout(data)                               ((0xC0000000&(data))>>30)
#define SYS_PLL_HDMITX2P1_SD1_time2_rst_width_shift                                  (28)
#define SYS_PLL_HDMITX2P1_SD1_time2_rst_width_mask                                   (0x30000000)
#define SYS_PLL_HDMITX2P1_SD1_time2_rst_width(data)                                  (0x30000000&((data)<<28))
#define SYS_PLL_HDMITX2P1_SD1_time2_rst_width_src(data)                              ((0x30000000&(data))>>28)
#define SYS_PLL_HDMITX2P1_SD1_get_time2_rst_width(data)                              ((0x30000000&(data))>>28)
#define SYS_PLL_HDMITX2P1_SD1_pcr_rst_n_shift                                        (27)
#define SYS_PLL_HDMITX2P1_SD1_pcr_rst_n_mask                                         (0x08000000)
#define SYS_PLL_HDMITX2P1_SD1_pcr_rst_n(data)                                        (0x08000000&((data)<<27))
#define SYS_PLL_HDMITX2P1_SD1_pcr_rst_n_src(data)                                    ((0x08000000&(data))>>27)
#define SYS_PLL_HDMITX2P1_SD1_get_pcr_rst_n(data)                                    ((0x08000000&(data))>>27)
#define SYS_PLL_HDMITX2P1_SD1_time0_ck_shift                                         (24)
#define SYS_PLL_HDMITX2P1_SD1_time0_ck_mask                                          (0x07000000)
#define SYS_PLL_HDMITX2P1_SD1_time0_ck(data)                                         (0x07000000&((data)<<24))
#define SYS_PLL_HDMITX2P1_SD1_time0_ck_src(data)                                     ((0x07000000&(data))>>24)
#define SYS_PLL_HDMITX2P1_SD1_get_time0_ck(data)                                     ((0x07000000&(data))>>24)
#define SYS_PLL_HDMITX2P1_SD1_f390k_shift                                            (22)
#define SYS_PLL_HDMITX2P1_SD1_f390k_mask                                             (0x00C00000)
#define SYS_PLL_HDMITX2P1_SD1_f390k(data)                                            (0x00C00000&((data)<<22))
#define SYS_PLL_HDMITX2P1_SD1_f390k_src(data)                                        ((0x00C00000&(data))>>22)
#define SYS_PLL_HDMITX2P1_SD1_get_f390k(data)                                        ((0x00C00000&(data))>>22)
#define SYS_PLL_HDMITX2P1_SD1_pll_en_shift                                           (21)
#define SYS_PLL_HDMITX2P1_SD1_pll_en_mask                                            (0x00200000)
#define SYS_PLL_HDMITX2P1_SD1_pll_en(data)                                           (0x00200000&((data)<<21))
#define SYS_PLL_HDMITX2P1_SD1_pll_en_src(data)                                       ((0x00200000&(data))>>21)
#define SYS_PLL_HDMITX2P1_SD1_get_pll_en(data)                                       ((0x00200000&(data))>>21)
#define SYS_PLL_HDMITX2P1_SD1_en_wdog_shift                                          (20)
#define SYS_PLL_HDMITX2P1_SD1_en_wdog_mask                                           (0x00100000)
#define SYS_PLL_HDMITX2P1_SD1_en_wdog(data)                                          (0x00100000&((data)<<20))
#define SYS_PLL_HDMITX2P1_SD1_en_wdog_src(data)                                      ((0x00100000&(data))>>20)
#define SYS_PLL_HDMITX2P1_SD1_get_en_wdog(data)                                      ((0x00100000&(data))>>20)
#define SYS_PLL_HDMITX2P1_SD1_ssc_ckinv_shift                                        (19)
#define SYS_PLL_HDMITX2P1_SD1_ssc_ckinv_mask                                         (0x00080000)
#define SYS_PLL_HDMITX2P1_SD1_ssc_ckinv(data)                                        (0x00080000&((data)<<19))
#define SYS_PLL_HDMITX2P1_SD1_ssc_ckinv_src(data)                                    ((0x00080000&(data))>>19)
#define SYS_PLL_HDMITX2P1_SD1_get_ssc_ckinv(data)                                    ((0x00080000&(data))>>19)
#define SYS_PLL_HDMITX2P1_SD1_fcode_shift                                            (8)
#define SYS_PLL_HDMITX2P1_SD1_fcode_mask                                             (0x0007FF00)
#define SYS_PLL_HDMITX2P1_SD1_fcode(data)                                            (0x0007FF00&((data)<<8))
#define SYS_PLL_HDMITX2P1_SD1_fcode_src(data)                                        ((0x0007FF00&(data))>>8)
#define SYS_PLL_HDMITX2P1_SD1_get_fcode(data)                                        ((0x0007FF00&(data))>>8)
#define SYS_PLL_HDMITX2P1_SD1_ncode_shift                                            (0)
#define SYS_PLL_HDMITX2P1_SD1_ncode_mask                                             (0x000000FF)
#define SYS_PLL_HDMITX2P1_SD1_ncode(data)                                            (0x000000FF&((data)<<0))
#define SYS_PLL_HDMITX2P1_SD1_ncode_src(data)                                        ((0x000000FF&(data))>>0)
#define SYS_PLL_HDMITX2P1_SD1_get_ncode(data)                                        ((0x000000FF&(data))>>0)


#define SYS_PLL_HDMITX2P1_SD2                                                        0x658
#define SYS_PLL_HDMITX2P1_SD2_reg_addr                                               "0x98000658"
#define SYS_PLL_HDMITX2P1_SD2_reg                                                    0x98000658
#define set_SYS_PLL_HDMITX2P1_SD2_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD2_reg)=data)
#define get_SYS_PLL_HDMITX2P1_SD2_reg   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD2_reg))
#define SYS_PLL_HDMITX2P1_SD2_inst_adr                                               "0x0096"
#define SYS_PLL_HDMITX2P1_SD2_inst                                                   0x0096
#define SYS_PLL_HDMITX2P1_SD2_bypass_pi_shift                                        (31)
#define SYS_PLL_HDMITX2P1_SD2_bypass_pi_mask                                         (0x80000000)
#define SYS_PLL_HDMITX2P1_SD2_bypass_pi(data)                                        (0x80000000&((data)<<31))
#define SYS_PLL_HDMITX2P1_SD2_bypass_pi_src(data)                                    ((0x80000000&(data))>>31)
#define SYS_PLL_HDMITX2P1_SD2_get_bypass_pi(data)                                    ((0x80000000&(data))>>31)
#define SYS_PLL_HDMITX2P1_SD2_en_pi_debug_shift                                      (30)
#define SYS_PLL_HDMITX2P1_SD2_en_pi_debug_mask                                       (0x40000000)
#define SYS_PLL_HDMITX2P1_SD2_en_pi_debug(data)                                      (0x40000000&((data)<<30))
#define SYS_PLL_HDMITX2P1_SD2_en_pi_debug_src(data)                                  ((0x40000000&(data))>>30)
#define SYS_PLL_HDMITX2P1_SD2_get_en_pi_debug(data)                                  ((0x40000000&(data))>>30)
#define SYS_PLL_HDMITX2P1_SD2_hs_oc_stop_diff_shift                                  (28)
#define SYS_PLL_HDMITX2P1_SD2_hs_oc_stop_diff_mask                                   (0x30000000)
#define SYS_PLL_HDMITX2P1_SD2_hs_oc_stop_diff(data)                                  (0x30000000&((data)<<28))
#define SYS_PLL_HDMITX2P1_SD2_hs_oc_stop_diff_src(data)                              ((0x30000000&(data))>>28)
#define SYS_PLL_HDMITX2P1_SD2_get_hs_oc_stop_diff(data)                              ((0x30000000&(data))>>28)
#define SYS_PLL_HDMITX2P1_SD2_sel_oc_mode_shift                                      (24)
#define SYS_PLL_HDMITX2P1_SD2_sel_oc_mode_mask                                       (0x03000000)
#define SYS_PLL_HDMITX2P1_SD2_sel_oc_mode(data)                                      (0x03000000&((data)<<24))
#define SYS_PLL_HDMITX2P1_SD2_sel_oc_mode_src(data)                                  ((0x03000000&(data))>>24)
#define SYS_PLL_HDMITX2P1_SD2_get_sel_oc_mode(data)                                  ((0x03000000&(data))>>24)
#define SYS_PLL_HDMITX2P1_SD2_oc_done_delay_shift                                    (16)
#define SYS_PLL_HDMITX2P1_SD2_oc_done_delay_mask                                     (0x003F0000)
#define SYS_PLL_HDMITX2P1_SD2_oc_done_delay(data)                                    (0x003F0000&((data)<<16))
#define SYS_PLL_HDMITX2P1_SD2_oc_done_delay_src(data)                                ((0x003F0000&(data))>>16)
#define SYS_PLL_HDMITX2P1_SD2_get_oc_done_delay(data)                                ((0x003F0000&(data))>>16)
#define SYS_PLL_HDMITX2P1_SD2_pi_cur_sel_shift                                       (12)
#define SYS_PLL_HDMITX2P1_SD2_pi_cur_sel_mask                                        (0x00007000)
#define SYS_PLL_HDMITX2P1_SD2_pi_cur_sel(data)                                       (0x00007000&((data)<<12))
#define SYS_PLL_HDMITX2P1_SD2_pi_cur_sel_src(data)                                   ((0x00007000&(data))>>12)
#define SYS_PLL_HDMITX2P1_SD2_get_pi_cur_sel(data)                                   ((0x00007000&(data))>>12)
#define SYS_PLL_HDMITX2P1_SD2_oc_step_set_shift                                      (2)
#define SYS_PLL_HDMITX2P1_SD2_oc_step_set_mask                                       (0x00000FFC)
#define SYS_PLL_HDMITX2P1_SD2_oc_step_set(data)                                      (0x00000FFC&((data)<<2))
#define SYS_PLL_HDMITX2P1_SD2_oc_step_set_src(data)                                  ((0x00000FFC&(data))>>2)
#define SYS_PLL_HDMITX2P1_SD2_get_oc_step_set(data)                                  ((0x00000FFC&(data))>>2)
#define SYS_PLL_HDMITX2P1_SD2_sdm_order_shift                                        (1)
#define SYS_PLL_HDMITX2P1_SD2_sdm_order_mask                                         (0x00000002)
#define SYS_PLL_HDMITX2P1_SD2_sdm_order(data)                                        (0x00000002&((data)<<1))
#define SYS_PLL_HDMITX2P1_SD2_sdm_order_src(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_HDMITX2P1_SD2_get_sdm_order(data)                                    ((0x00000002&(data))>>1)
#define SYS_PLL_HDMITX2P1_SD2_oc_en_shift                                            (0)
#define SYS_PLL_HDMITX2P1_SD2_oc_en_mask                                             (0x00000001)
#define SYS_PLL_HDMITX2P1_SD2_oc_en(data)                                            (0x00000001&((data)<<0))
#define SYS_PLL_HDMITX2P1_SD2_oc_en_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_PLL_HDMITX2P1_SD2_get_oc_en(data)                                        ((0x00000001&(data))>>0)


#define SYS_PLL_HDMITX2P1_SD3                                                        0x65C
#define SYS_PLL_HDMITX2P1_SD3_reg_addr                                               "0x9800065C"
#define SYS_PLL_HDMITX2P1_SD3_reg                                                    0x9800065C
#define set_SYS_PLL_HDMITX2P1_SD3_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD3_reg)=data)
#define get_SYS_PLL_HDMITX2P1_SD3_reg   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD3_reg))
#define SYS_PLL_HDMITX2P1_SD3_inst_adr                                               "0x0097"
#define SYS_PLL_HDMITX2P1_SD3_inst                                                   0x0097
#define SYS_PLL_HDMITX2P1_SD3_load_fcw_shift                                         (31)
#define SYS_PLL_HDMITX2P1_SD3_load_fcw_mask                                          (0x80000000)
#define SYS_PLL_HDMITX2P1_SD3_load_fcw(data)                                         (0x80000000&((data)<<31))
#define SYS_PLL_HDMITX2P1_SD3_load_fcw_src(data)                                     ((0x80000000&(data))>>31)
#define SYS_PLL_HDMITX2P1_SD3_get_load_fcw(data)                                     ((0x80000000&(data))>>31)
#define SYS_PLL_HDMITX2P1_SD3_fmod_shift                                             (27)
#define SYS_PLL_HDMITX2P1_SD3_fmod_mask                                              (0x08000000)
#define SYS_PLL_HDMITX2P1_SD3_fmod(data)                                             (0x08000000&((data)<<27))
#define SYS_PLL_HDMITX2P1_SD3_fmod_src(data)                                         ((0x08000000&(data))>>27)
#define SYS_PLL_HDMITX2P1_SD3_get_fmod(data)                                         ((0x08000000&(data))>>27)
#define SYS_PLL_HDMITX2P1_SD3_fcode_debug_shift                                      (16)
#define SYS_PLL_HDMITX2P1_SD3_fcode_debug_mask                                       (0x07FF0000)
#define SYS_PLL_HDMITX2P1_SD3_fcode_debug(data)                                      (0x07FF0000&((data)<<16))
#define SYS_PLL_HDMITX2P1_SD3_fcode_debug_src(data)                                  ((0x07FF0000&(data))>>16)
#define SYS_PLL_HDMITX2P1_SD3_get_fcode_debug(data)                                  ((0x07FF0000&(data))>>16)
#define SYS_PLL_HDMITX2P1_SD3_ncode_debug_shift                                      (8)
#define SYS_PLL_HDMITX2P1_SD3_ncode_debug_mask                                       (0x0000FF00)
#define SYS_PLL_HDMITX2P1_SD3_ncode_debug(data)                                      (0x0000FF00&((data)<<8))
#define SYS_PLL_HDMITX2P1_SD3_ncode_debug_src(data)                                  ((0x0000FF00&(data))>>8)
#define SYS_PLL_HDMITX2P1_SD3_get_ncode_debug(data)                                  ((0x0000FF00&(data))>>8)
#define SYS_PLL_HDMITX2P1_SD3_clkrdy_shift                                           (1)
#define SYS_PLL_HDMITX2P1_SD3_clkrdy_mask                                            (0x00000002)
#define SYS_PLL_HDMITX2P1_SD3_clkrdy(data)                                           (0x00000002&((data)<<1))
#define SYS_PLL_HDMITX2P1_SD3_clkrdy_src(data)                                       ((0x00000002&(data))>>1)
#define SYS_PLL_HDMITX2P1_SD3_get_clkrdy(data)                                       ((0x00000002&(data))>>1)
#define SYS_PLL_HDMITX2P1_SD3_oc_done_shift                                          (0)
#define SYS_PLL_HDMITX2P1_SD3_oc_done_mask                                           (0x00000001)
#define SYS_PLL_HDMITX2P1_SD3_oc_done(data)                                          (0x00000001&((data)<<0))
#define SYS_PLL_HDMITX2P1_SD3_oc_done_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_PLL_HDMITX2P1_SD3_get_oc_done(data)                                      ((0x00000001&(data))>>0)


#define SYS_PLL_HDMITX2P1_SD4                                                        0x660
#define SYS_PLL_HDMITX2P1_SD4_reg_addr                                               "0x98000660"
#define SYS_PLL_HDMITX2P1_SD4_reg                                                    0x98000660
#define set_SYS_PLL_HDMITX2P1_SD4_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD4_reg)=data)
#define get_SYS_PLL_HDMITX2P1_SD4_reg   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD4_reg))
#define SYS_PLL_HDMITX2P1_SD4_inst_adr                                               "0x0098"
#define SYS_PLL_HDMITX2P1_SD4_inst                                                   0x0098
#define SYS_PLL_HDMITX2P1_SD4_ssc_en_shift                                           (19)
#define SYS_PLL_HDMITX2P1_SD4_ssc_en_mask                                            (0x00080000)
#define SYS_PLL_HDMITX2P1_SD4_ssc_en(data)                                           (0x00080000&((data)<<19))
#define SYS_PLL_HDMITX2P1_SD4_ssc_en_src(data)                                       ((0x00080000&(data))>>19)
#define SYS_PLL_HDMITX2P1_SD4_get_ssc_en(data)                                       ((0x00080000&(data))>>19)
#define SYS_PLL_HDMITX2P1_SD4_fcode_ssc_shift                                        (8)
#define SYS_PLL_HDMITX2P1_SD4_fcode_ssc_mask                                         (0x0007FF00)
#define SYS_PLL_HDMITX2P1_SD4_fcode_ssc(data)                                        (0x0007FF00&((data)<<8))
#define SYS_PLL_HDMITX2P1_SD4_fcode_ssc_src(data)                                    ((0x0007FF00&(data))>>8)
#define SYS_PLL_HDMITX2P1_SD4_get_fcode_ssc(data)                                    ((0x0007FF00&(data))>>8)
#define SYS_PLL_HDMITX2P1_SD4_ncode_ssc_shift                                        (0)
#define SYS_PLL_HDMITX2P1_SD4_ncode_ssc_mask                                         (0x000000FF)
#define SYS_PLL_HDMITX2P1_SD4_ncode_ssc(data)                                        (0x000000FF&((data)<<0))
#define SYS_PLL_HDMITX2P1_SD4_ncode_ssc_src(data)                                    ((0x000000FF&(data))>>0)
#define SYS_PLL_HDMITX2P1_SD4_get_ncode_ssc(data)                                    ((0x000000FF&(data))>>0)


#define SYS_PLL_HDMITX2P1_SD5                                                        0x664
#define SYS_PLL_HDMITX2P1_SD5_reg_addr                                               "0x98000664"
#define SYS_PLL_HDMITX2P1_SD5_reg                                                    0x98000664
#define set_SYS_PLL_HDMITX2P1_SD5_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD5_reg)=data)
#define get_SYS_PLL_HDMITX2P1_SD5_reg   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD5_reg))
#define SYS_PLL_HDMITX2P1_SD5_inst_adr                                               "0x0099"
#define SYS_PLL_HDMITX2P1_SD5_inst                                                   0x0099
#define SYS_PLL_HDMITX2P1_SD5_RSTB_HDMITX_shift                                      (23)
#define SYS_PLL_HDMITX2P1_SD5_RSTB_HDMITX_mask                                       (0x00800000)
#define SYS_PLL_HDMITX2P1_SD5_RSTB_HDMITX(data)                                      (0x00800000&((data)<<23))
#define SYS_PLL_HDMITX2P1_SD5_RSTB_HDMITX_src(data)                                  ((0x00800000&(data))>>23)
#define SYS_PLL_HDMITX2P1_SD5_get_RSTB_HDMITX(data)                                  ((0x00800000&(data))>>23)
#define SYS_PLL_HDMITX2P1_SD5_gran_auto_rst_shift                                    (22)
#define SYS_PLL_HDMITX2P1_SD5_gran_auto_rst_mask                                     (0x00400000)
#define SYS_PLL_HDMITX2P1_SD5_gran_auto_rst(data)                                    (0x00400000&((data)<<22))
#define SYS_PLL_HDMITX2P1_SD5_gran_auto_rst_src(data)                                ((0x00400000&(data))>>22)
#define SYS_PLL_HDMITX2P1_SD5_get_gran_auto_rst(data)                                ((0x00400000&(data))>>22)
#define SYS_PLL_HDMITX2P1_SD5_dot_gran_shift                                         (19)
#define SYS_PLL_HDMITX2P1_SD5_dot_gran_mask                                          (0x00380000)
#define SYS_PLL_HDMITX2P1_SD5_dot_gran(data)                                         (0x00380000&((data)<<19))
#define SYS_PLL_HDMITX2P1_SD5_dot_gran_src(data)                                     ((0x00380000&(data))>>19)
#define SYS_PLL_HDMITX2P1_SD5_get_dot_gran(data)                                     ((0x00380000&(data))>>19)
#define SYS_PLL_HDMITX2P1_SD5_gran_est_shift                                         (0)
#define SYS_PLL_HDMITX2P1_SD5_gran_est_mask                                          (0x0007FFFF)
#define SYS_PLL_HDMITX2P1_SD5_gran_est(data)                                         (0x0007FFFF&((data)<<0))
#define SYS_PLL_HDMITX2P1_SD5_gran_est_src(data)                                     ((0x0007FFFF&(data))>>0)
#define SYS_PLL_HDMITX2P1_SD5_get_gran_est(data)                                     ((0x0007FFFF&(data))>>0)


#define SYS_PLL_HDMITX2P1_SD6                                                        0x668
#define SYS_PLL_HDMITX2P1_SD6_reg_addr                                               "0x98000668"
#define SYS_PLL_HDMITX2P1_SD6_reg                                                    0x98000668
#define set_SYS_PLL_HDMITX2P1_SD6_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD6_reg)=data)
#define get_SYS_PLL_HDMITX2P1_SD6_reg   (*((volatile unsigned int*) SYS_PLL_HDMITX2P1_SD6_reg))
#define SYS_PLL_HDMITX2P1_SD6_inst_adr                                               "0x009A"
#define SYS_PLL_HDMITX2P1_SD6_inst                                                   0x009A
#define SYS_PLL_HDMITX2P1_SD6_REG_BYPASS_DIVN_shift                                  (19)
#define SYS_PLL_HDMITX2P1_SD6_REG_BYPASS_DIVN_mask                                   (0x00080000)
#define SYS_PLL_HDMITX2P1_SD6_REG_BYPASS_DIVN(data)                                  (0x00080000&((data)<<19))
#define SYS_PLL_HDMITX2P1_SD6_REG_BYPASS_DIVN_src(data)                              ((0x00080000&(data))>>19)
#define SYS_PLL_HDMITX2P1_SD6_get_REG_BYPASS_DIVN(data)                              ((0x00080000&(data))>>19)
#define SYS_PLL_HDMITX2P1_SD6_FCW_SSC_DEFAULT_HDMITX_shift                           (0)
#define SYS_PLL_HDMITX2P1_SD6_FCW_SSC_DEFAULT_HDMITX_mask                            (0x0007FFFF)
#define SYS_PLL_HDMITX2P1_SD6_FCW_SSC_DEFAULT_HDMITX(data)                           (0x0007FFFF&((data)<<0))
#define SYS_PLL_HDMITX2P1_SD6_FCW_SSC_DEFAULT_HDMITX_src(data)                       ((0x0007FFFF&(data))>>0)
#define SYS_PLL_HDMITX2P1_SD6_get_FCW_SSC_DEFAULT_HDMITX(data)                       ((0x0007FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD7                                                             0x66C
#define SYS_PLL_HDMI_SD7_reg_addr                                                    "0x9800066C"
#define SYS_PLL_HDMI_SD7_reg                                                         0x9800066C
#define set_SYS_PLL_HDMI_SD7_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD7_reg)=data)
#define get_SYS_PLL_HDMI_SD7_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD7_reg))
#define SYS_PLL_HDMI_SD7_inst_adr                                                    "0x009B"
#define SYS_PLL_HDMI_SD7_inst                                                        0x009B
#define SYS_PLL_HDMI_SD7_reg_dclk_profile_remap_cnt_shift                            (1)
#define SYS_PLL_HDMI_SD7_reg_dclk_profile_remap_cnt_mask                             (0x000001FE)
#define SYS_PLL_HDMI_SD7_reg_dclk_profile_remap_cnt(data)                            (0x000001FE&((data)<<1))
#define SYS_PLL_HDMI_SD7_reg_dclk_profile_remap_cnt_src(data)                        ((0x000001FE&(data))>>1)
#define SYS_PLL_HDMI_SD7_get_reg_dclk_profile_remap_cnt(data)                        ((0x000001FE&(data))>>1)
#define SYS_PLL_HDMI_SD7_reg_dclk_profile_remap_en_q_shift                           (0)
#define SYS_PLL_HDMI_SD7_reg_dclk_profile_remap_en_q_mask                            (0x00000001)
#define SYS_PLL_HDMI_SD7_reg_dclk_profile_remap_en_q(data)                           (0x00000001&((data)<<0))
#define SYS_PLL_HDMI_SD7_reg_dclk_profile_remap_en_q_src(data)                       ((0x00000001&(data))>>0)
#define SYS_PLL_HDMI_SD7_get_reg_dclk_profile_remap_en_q(data)                       ((0x00000001&(data))>>0)


#define SYS_PLL_HDMI_SD8                                                             0x670
#define SYS_PLL_HDMI_SD8_reg_addr                                                    "0x98000670"
#define SYS_PLL_HDMI_SD8_reg                                                         0x98000670
#define set_SYS_PLL_HDMI_SD8_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD8_reg)=data)
#define get_SYS_PLL_HDMI_SD8_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD8_reg))
#define SYS_PLL_HDMI_SD8_inst_adr                                                    "0x009C"
#define SYS_PLL_HDMI_SD8_inst                                                        0x009C
#define SYS_PLL_HDMI_SD8_reg_dclk_profile_remap_0_shift                              (16)
#define SYS_PLL_HDMI_SD8_reg_dclk_profile_remap_0_mask                               (0xFFFF0000)
#define SYS_PLL_HDMI_SD8_reg_dclk_profile_remap_0(data)                              (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD8_reg_dclk_profile_remap_0_src(data)                          ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD8_get_reg_dclk_profile_remap_0(data)                          ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD8_reg_dclk_profile_remap_1_shift                              (0)
#define SYS_PLL_HDMI_SD8_reg_dclk_profile_remap_1_mask                               (0x0000FFFF)
#define SYS_PLL_HDMI_SD8_reg_dclk_profile_remap_1(data)                              (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD8_reg_dclk_profile_remap_1_src(data)                          ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD8_get_reg_dclk_profile_remap_1(data)                          ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD9                                                             0x674
#define SYS_PLL_HDMI_SD9_reg_addr                                                    "0x98000674"
#define SYS_PLL_HDMI_SD9_reg                                                         0x98000674
#define set_SYS_PLL_HDMI_SD9_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD9_reg)=data)
#define get_SYS_PLL_HDMI_SD9_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD9_reg))
#define SYS_PLL_HDMI_SD9_inst_adr                                                    "0x009D"
#define SYS_PLL_HDMI_SD9_inst                                                        0x009D
#define SYS_PLL_HDMI_SD9_reg_dclk_profile_remap_2_shift                              (16)
#define SYS_PLL_HDMI_SD9_reg_dclk_profile_remap_2_mask                               (0xFFFF0000)
#define SYS_PLL_HDMI_SD9_reg_dclk_profile_remap_2(data)                              (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD9_reg_dclk_profile_remap_2_src(data)                          ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD9_get_reg_dclk_profile_remap_2(data)                          ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD9_reg_dclk_profile_remap_3_shift                              (0)
#define SYS_PLL_HDMI_SD9_reg_dclk_profile_remap_3_mask                               (0x0000FFFF)
#define SYS_PLL_HDMI_SD9_reg_dclk_profile_remap_3(data)                              (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD9_reg_dclk_profile_remap_3_src(data)                          ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD9_get_reg_dclk_profile_remap_3(data)                          ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD10                                                            0x678
#define SYS_PLL_HDMI_SD10_reg_addr                                                   "0x98000678"
#define SYS_PLL_HDMI_SD10_reg                                                        0x98000678
#define set_SYS_PLL_HDMI_SD10_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD10_reg)=data)
#define get_SYS_PLL_HDMI_SD10_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD10_reg))
#define SYS_PLL_HDMI_SD10_inst_adr                                                   "0x009E"
#define SYS_PLL_HDMI_SD10_inst                                                       0x009E
#define SYS_PLL_HDMI_SD10_reg_dclk_profile_remap_4_shift                             (16)
#define SYS_PLL_HDMI_SD10_reg_dclk_profile_remap_4_mask                              (0xFFFF0000)
#define SYS_PLL_HDMI_SD10_reg_dclk_profile_remap_4(data)                             (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD10_reg_dclk_profile_remap_4_src(data)                         ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD10_get_reg_dclk_profile_remap_4(data)                         ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD10_reg_dclk_profile_remap_5_shift                             (0)
#define SYS_PLL_HDMI_SD10_reg_dclk_profile_remap_5_mask                              (0x0000FFFF)
#define SYS_PLL_HDMI_SD10_reg_dclk_profile_remap_5(data)                             (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD10_reg_dclk_profile_remap_5_src(data)                         ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD10_get_reg_dclk_profile_remap_5(data)                         ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD11                                                            0x67C
#define SYS_PLL_HDMI_SD11_reg_addr                                                   "0x9800067C"
#define SYS_PLL_HDMI_SD11_reg                                                        0x9800067C
#define set_SYS_PLL_HDMI_SD11_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD11_reg)=data)
#define get_SYS_PLL_HDMI_SD11_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD11_reg))
#define SYS_PLL_HDMI_SD11_inst_adr                                                   "0x009F"
#define SYS_PLL_HDMI_SD11_inst                                                       0x009F
#define SYS_PLL_HDMI_SD11_reg_dclk_profile_remap_6_shift                             (16)
#define SYS_PLL_HDMI_SD11_reg_dclk_profile_remap_6_mask                              (0xFFFF0000)
#define SYS_PLL_HDMI_SD11_reg_dclk_profile_remap_6(data)                             (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD11_reg_dclk_profile_remap_6_src(data)                         ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD11_get_reg_dclk_profile_remap_6(data)                         ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD11_reg_dclk_profile_remap_7_shift                             (0)
#define SYS_PLL_HDMI_SD11_reg_dclk_profile_remap_7_mask                              (0x0000FFFF)
#define SYS_PLL_HDMI_SD11_reg_dclk_profile_remap_7(data)                             (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD11_reg_dclk_profile_remap_7_src(data)                         ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD11_get_reg_dclk_profile_remap_7(data)                         ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD12                                                            0x680
#define SYS_PLL_HDMI_SD12_reg_addr                                                   "0x98000680"
#define SYS_PLL_HDMI_SD12_reg                                                        0x98000680
#define set_SYS_PLL_HDMI_SD12_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD12_reg)=data)
#define get_SYS_PLL_HDMI_SD12_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD12_reg))
#define SYS_PLL_HDMI_SD12_inst_adr                                                   "0x00A0"
#define SYS_PLL_HDMI_SD12_inst                                                       0x00A0
#define SYS_PLL_HDMI_SD12_reg_dclk_profile_remap_8_shift                             (16)
#define SYS_PLL_HDMI_SD12_reg_dclk_profile_remap_8_mask                              (0xFFFF0000)
#define SYS_PLL_HDMI_SD12_reg_dclk_profile_remap_8(data)                             (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD12_reg_dclk_profile_remap_8_src(data)                         ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD12_get_reg_dclk_profile_remap_8(data)                         ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD12_reg_dclk_profile_remap_9_shift                             (0)
#define SYS_PLL_HDMI_SD12_reg_dclk_profile_remap_9_mask                              (0x0000FFFF)
#define SYS_PLL_HDMI_SD12_reg_dclk_profile_remap_9(data)                             (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD12_reg_dclk_profile_remap_9_src(data)                         ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD12_get_reg_dclk_profile_remap_9(data)                         ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD13                                                            0x684
#define SYS_PLL_HDMI_SD13_reg_addr                                                   "0x98000684"
#define SYS_PLL_HDMI_SD13_reg                                                        0x98000684
#define set_SYS_PLL_HDMI_SD13_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD13_reg)=data)
#define get_SYS_PLL_HDMI_SD13_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD13_reg))
#define SYS_PLL_HDMI_SD13_inst_adr                                                   "0x00A1"
#define SYS_PLL_HDMI_SD13_inst                                                       0x00A1
#define SYS_PLL_HDMI_SD13_reg_dclk_profile_remap_10_shift                            (16)
#define SYS_PLL_HDMI_SD13_reg_dclk_profile_remap_10_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD13_reg_dclk_profile_remap_10(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD13_reg_dclk_profile_remap_10_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD13_get_reg_dclk_profile_remap_10(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD13_reg_dclk_profile_remap_11_shift                            (0)
#define SYS_PLL_HDMI_SD13_reg_dclk_profile_remap_11_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD13_reg_dclk_profile_remap_11(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD13_reg_dclk_profile_remap_11_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD13_get_reg_dclk_profile_remap_11(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD14                                                            0x688
#define SYS_PLL_HDMI_SD14_reg_addr                                                   "0x98000688"
#define SYS_PLL_HDMI_SD14_reg                                                        0x98000688
#define set_SYS_PLL_HDMI_SD14_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD14_reg)=data)
#define get_SYS_PLL_HDMI_SD14_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD14_reg))
#define SYS_PLL_HDMI_SD14_inst_adr                                                   "0x00A2"
#define SYS_PLL_HDMI_SD14_inst                                                       0x00A2
#define SYS_PLL_HDMI_SD14_reg_dclk_profile_remap_12_shift                            (16)
#define SYS_PLL_HDMI_SD14_reg_dclk_profile_remap_12_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD14_reg_dclk_profile_remap_12(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD14_reg_dclk_profile_remap_12_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD14_get_reg_dclk_profile_remap_12(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD14_reg_dclk_profile_remap_13_shift                            (0)
#define SYS_PLL_HDMI_SD14_reg_dclk_profile_remap_13_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD14_reg_dclk_profile_remap_13(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD14_reg_dclk_profile_remap_13_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD14_get_reg_dclk_profile_remap_13(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD15                                                            0x68C
#define SYS_PLL_HDMI_SD15_reg_addr                                                   "0x9800068C"
#define SYS_PLL_HDMI_SD15_reg                                                        0x9800068C
#define set_SYS_PLL_HDMI_SD15_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD15_reg)=data)
#define get_SYS_PLL_HDMI_SD15_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD15_reg))
#define SYS_PLL_HDMI_SD15_inst_adr                                                   "0x00A3"
#define SYS_PLL_HDMI_SD15_inst                                                       0x00A3
#define SYS_PLL_HDMI_SD15_reg_dclk_profile_remap_14_shift                            (16)
#define SYS_PLL_HDMI_SD15_reg_dclk_profile_remap_14_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD15_reg_dclk_profile_remap_14(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD15_reg_dclk_profile_remap_14_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD15_get_reg_dclk_profile_remap_14(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD15_reg_dclk_profile_remap_15_shift                            (0)
#define SYS_PLL_HDMI_SD15_reg_dclk_profile_remap_15_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD15_reg_dclk_profile_remap_15(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD15_reg_dclk_profile_remap_15_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD15_get_reg_dclk_profile_remap_15(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD16                                                            0x690
#define SYS_PLL_HDMI_SD16_reg_addr                                                   "0x98000690"
#define SYS_PLL_HDMI_SD16_reg                                                        0x98000690
#define set_SYS_PLL_HDMI_SD16_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD16_reg)=data)
#define get_SYS_PLL_HDMI_SD16_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD16_reg))
#define SYS_PLL_HDMI_SD16_inst_adr                                                   "0x00A4"
#define SYS_PLL_HDMI_SD16_inst                                                       0x00A4
#define SYS_PLL_HDMI_SD16_reg_dclk_profile_remap_16_shift                            (16)
#define SYS_PLL_HDMI_SD16_reg_dclk_profile_remap_16_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD16_reg_dclk_profile_remap_16(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD16_reg_dclk_profile_remap_16_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD16_get_reg_dclk_profile_remap_16(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD16_reg_dclk_profile_remap_17_shift                            (0)
#define SYS_PLL_HDMI_SD16_reg_dclk_profile_remap_17_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD16_reg_dclk_profile_remap_17(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD16_reg_dclk_profile_remap_17_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD16_get_reg_dclk_profile_remap_17(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD17                                                            0x694
#define SYS_PLL_HDMI_SD17_reg_addr                                                   "0x98000694"
#define SYS_PLL_HDMI_SD17_reg                                                        0x98000694
#define set_SYS_PLL_HDMI_SD17_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD17_reg)=data)
#define get_SYS_PLL_HDMI_SD17_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD17_reg))
#define SYS_PLL_HDMI_SD17_inst_adr                                                   "0x00A5"
#define SYS_PLL_HDMI_SD17_inst                                                       0x00A5
#define SYS_PLL_HDMI_SD17_reg_dclk_profile_remap_18_shift                            (16)
#define SYS_PLL_HDMI_SD17_reg_dclk_profile_remap_18_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD17_reg_dclk_profile_remap_18(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD17_reg_dclk_profile_remap_18_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD17_get_reg_dclk_profile_remap_18(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD17_reg_dclk_profile_remap_19_shift                            (0)
#define SYS_PLL_HDMI_SD17_reg_dclk_profile_remap_19_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD17_reg_dclk_profile_remap_19(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD17_reg_dclk_profile_remap_19_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD17_get_reg_dclk_profile_remap_19(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD18                                                            0x698
#define SYS_PLL_HDMI_SD18_reg_addr                                                   "0x98000698"
#define SYS_PLL_HDMI_SD18_reg                                                        0x98000698
#define set_SYS_PLL_HDMI_SD18_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD18_reg)=data)
#define get_SYS_PLL_HDMI_SD18_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD18_reg))
#define SYS_PLL_HDMI_SD18_inst_adr                                                   "0x00A6"
#define SYS_PLL_HDMI_SD18_inst                                                       0x00A6
#define SYS_PLL_HDMI_SD18_reg_dclk_profile_remap_20_shift                            (16)
#define SYS_PLL_HDMI_SD18_reg_dclk_profile_remap_20_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD18_reg_dclk_profile_remap_20(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD18_reg_dclk_profile_remap_20_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD18_get_reg_dclk_profile_remap_20(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD18_reg_dclk_profile_remap_21_shift                            (0)
#define SYS_PLL_HDMI_SD18_reg_dclk_profile_remap_21_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD18_reg_dclk_profile_remap_21(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD18_reg_dclk_profile_remap_21_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD18_get_reg_dclk_profile_remap_21(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD19                                                            0x69C
#define SYS_PLL_HDMI_SD19_reg_addr                                                   "0x9800069C"
#define SYS_PLL_HDMI_SD19_reg                                                        0x9800069C
#define set_SYS_PLL_HDMI_SD19_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD19_reg)=data)
#define get_SYS_PLL_HDMI_SD19_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD19_reg))
#define SYS_PLL_HDMI_SD19_inst_adr                                                   "0x00A7"
#define SYS_PLL_HDMI_SD19_inst                                                       0x00A7
#define SYS_PLL_HDMI_SD19_reg_dclk_profile_remap_22_shift                            (16)
#define SYS_PLL_HDMI_SD19_reg_dclk_profile_remap_22_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD19_reg_dclk_profile_remap_22(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD19_reg_dclk_profile_remap_22_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD19_get_reg_dclk_profile_remap_22(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD19_reg_dclk_profile_remap_23_shift                            (0)
#define SYS_PLL_HDMI_SD19_reg_dclk_profile_remap_23_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD19_reg_dclk_profile_remap_23(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD19_reg_dclk_profile_remap_23_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD19_get_reg_dclk_profile_remap_23(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD20                                                            0x6A0
#define SYS_PLL_HDMI_SD20_reg_addr                                                   "0x980006A0"
#define SYS_PLL_HDMI_SD20_reg                                                        0x980006A0
#define set_SYS_PLL_HDMI_SD20_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD20_reg)=data)
#define get_SYS_PLL_HDMI_SD20_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD20_reg))
#define SYS_PLL_HDMI_SD20_inst_adr                                                   "0x00A8"
#define SYS_PLL_HDMI_SD20_inst                                                       0x00A8
#define SYS_PLL_HDMI_SD20_reg_dclk_profile_remap_24_shift                            (16)
#define SYS_PLL_HDMI_SD20_reg_dclk_profile_remap_24_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD20_reg_dclk_profile_remap_24(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD20_reg_dclk_profile_remap_24_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD20_get_reg_dclk_profile_remap_24(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD20_reg_dclk_profile_remap_25_shift                            (0)
#define SYS_PLL_HDMI_SD20_reg_dclk_profile_remap_25_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD20_reg_dclk_profile_remap_25(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD20_reg_dclk_profile_remap_25_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD20_get_reg_dclk_profile_remap_25(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD21                                                            0x6A4
#define SYS_PLL_HDMI_SD21_reg_addr                                                   "0x980006A4"
#define SYS_PLL_HDMI_SD21_reg                                                        0x980006A4
#define set_SYS_PLL_HDMI_SD21_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD21_reg)=data)
#define get_SYS_PLL_HDMI_SD21_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD21_reg))
#define SYS_PLL_HDMI_SD21_inst_adr                                                   "0x00A9"
#define SYS_PLL_HDMI_SD21_inst                                                       0x00A9
#define SYS_PLL_HDMI_SD21_reg_dclk_profile_remap_26_shift                            (16)
#define SYS_PLL_HDMI_SD21_reg_dclk_profile_remap_26_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD21_reg_dclk_profile_remap_26(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD21_reg_dclk_profile_remap_26_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD21_get_reg_dclk_profile_remap_26(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD21_reg_dclk_profile_remap_27_shift                            (0)
#define SYS_PLL_HDMI_SD21_reg_dclk_profile_remap_27_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD21_reg_dclk_profile_remap_27(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD21_reg_dclk_profile_remap_27_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD21_get_reg_dclk_profile_remap_27(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD22                                                            0x6A8
#define SYS_PLL_HDMI_SD22_reg_addr                                                   "0x980006A8"
#define SYS_PLL_HDMI_SD22_reg                                                        0x980006A8
#define set_SYS_PLL_HDMI_SD22_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD22_reg)=data)
#define get_SYS_PLL_HDMI_SD22_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD22_reg))
#define SYS_PLL_HDMI_SD22_inst_adr                                                   "0x00AA"
#define SYS_PLL_HDMI_SD22_inst                                                       0x00AA
#define SYS_PLL_HDMI_SD22_reg_dclk_profile_remap_28_shift                            (16)
#define SYS_PLL_HDMI_SD22_reg_dclk_profile_remap_28_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD22_reg_dclk_profile_remap_28(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD22_reg_dclk_profile_remap_28_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD22_get_reg_dclk_profile_remap_28(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD22_reg_dclk_profile_remap_29_shift                            (0)
#define SYS_PLL_HDMI_SD22_reg_dclk_profile_remap_29_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD22_reg_dclk_profile_remap_29(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD22_reg_dclk_profile_remap_29_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD22_get_reg_dclk_profile_remap_29(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_PLL_HDMI_SD23                                                            0x6AC
#define SYS_PLL_HDMI_SD23_reg_addr                                                   "0x980006AC"
#define SYS_PLL_HDMI_SD23_reg                                                        0x980006AC
#define set_SYS_PLL_HDMI_SD23_reg(data)   (*((volatile unsigned int*) SYS_PLL_HDMI_SD23_reg)=data)
#define get_SYS_PLL_HDMI_SD23_reg   (*((volatile unsigned int*) SYS_PLL_HDMI_SD23_reg))
#define SYS_PLL_HDMI_SD23_inst_adr                                                   "0x00AB"
#define SYS_PLL_HDMI_SD23_inst                                                       0x00AB
#define SYS_PLL_HDMI_SD23_reg_dclk_profile_remap_30_shift                            (16)
#define SYS_PLL_HDMI_SD23_reg_dclk_profile_remap_30_mask                             (0xFFFF0000)
#define SYS_PLL_HDMI_SD23_reg_dclk_profile_remap_30(data)                            (0xFFFF0000&((data)<<16))
#define SYS_PLL_HDMI_SD23_reg_dclk_profile_remap_30_src(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD23_get_reg_dclk_profile_remap_30(data)                        ((0xFFFF0000&(data))>>16)
#define SYS_PLL_HDMI_SD23_reg_dclk_profile_remap_31_shift                            (0)
#define SYS_PLL_HDMI_SD23_reg_dclk_profile_remap_31_mask                             (0x0000FFFF)
#define SYS_PLL_HDMI_SD23_reg_dclk_profile_remap_31(data)                            (0x0000FFFF&((data)<<0))
#define SYS_PLL_HDMI_SD23_reg_dclk_profile_remap_31_src(data)                        ((0x0000FFFF&(data))>>0)
#define SYS_PLL_HDMI_SD23_get_reg_dclk_profile_remap_31(data)                        ((0x0000FFFF&(data))>>0)


#define SYS_SOFT_RESET1_DBG                                                          0x700
#define SYS_SOFT_RESET1_DBG_reg_addr                                                 "0x98000700"
#define SYS_SOFT_RESET1_DBG_reg                                                      0x98000700
#define set_SYS_SOFT_RESET1_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET1_DBG_reg)=data)
#define get_SYS_SOFT_RESET1_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET1_DBG_reg))
#define SYS_SOFT_RESET1_DBG_inst_adr                                                 "0x00C0"
#define SYS_SOFT_RESET1_DBG_inst                                                     0x00C0
#define SYS_SOFT_RESET1_DBG_rstn_hse_bist_shift                                      (30)
#define SYS_SOFT_RESET1_DBG_rstn_hse_bist_mask                                       (0x40000000)
#define SYS_SOFT_RESET1_DBG_rstn_hse_bist(data)                                      (0x40000000&((data)<<30))
#define SYS_SOFT_RESET1_DBG_rstn_hse_bist_src(data)                                  ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET1_DBG_get_rstn_hse_bist(data)                                  ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET1_DBG_rstn_se_shift                                            (28)
#define SYS_SOFT_RESET1_DBG_rstn_se_mask                                             (0x10000000)
#define SYS_SOFT_RESET1_DBG_rstn_se(data)                                            (0x10000000&((data)<<28))
#define SYS_SOFT_RESET1_DBG_rstn_se_src(data)                                        ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET1_DBG_get_rstn_se(data)                                        ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET1_DBG_rstn_lsadc_shift                                         (26)
#define SYS_SOFT_RESET1_DBG_rstn_lsadc_mask                                          (0x04000000)
#define SYS_SOFT_RESET1_DBG_rstn_lsadc(data)                                         (0x04000000&((data)<<26))
#define SYS_SOFT_RESET1_DBG_rstn_lsadc_src(data)                                     ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET1_DBG_get_rstn_lsadc(data)                                     ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET1_DBG_rstn_dcphy_crt_shift                                     (24)
#define SYS_SOFT_RESET1_DBG_rstn_dcphy_crt_mask                                      (0x01000000)
#define SYS_SOFT_RESET1_DBG_rstn_dcphy_crt(data)                                     (0x01000000&((data)<<24))
#define SYS_SOFT_RESET1_DBG_rstn_dcphy_crt_src(data)                                 ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET1_DBG_get_rstn_dcphy_crt(data)                                 ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET1_DBG_rstn_dc_phy_shift                                        (22)
#define SYS_SOFT_RESET1_DBG_rstn_dc_phy_mask                                         (0x00400000)
#define SYS_SOFT_RESET1_DBG_rstn_dc_phy(data)                                        (0x00400000&((data)<<22))
#define SYS_SOFT_RESET1_DBG_rstn_dc_phy_src(data)                                    ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET1_DBG_get_rstn_dc_phy(data)                                    ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET1_DBG_rstn_gpu_bist_shift                                      (20)
#define SYS_SOFT_RESET1_DBG_rstn_gpu_bist_mask                                       (0x00100000)
#define SYS_SOFT_RESET1_DBG_rstn_gpu_bist(data)                                      (0x00100000&((data)<<20))
#define SYS_SOFT_RESET1_DBG_rstn_gpu_bist_src(data)                                  ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET1_DBG_get_rstn_gpu_bist(data)                                  ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET1_DBG_rstn_rsa_shift                                           (18)
#define SYS_SOFT_RESET1_DBG_rstn_rsa_mask                                            (0x00040000)
#define SYS_SOFT_RESET1_DBG_rstn_rsa(data)                                           (0x00040000&((data)<<18))
#define SYS_SOFT_RESET1_DBG_rstn_rsa_src(data)                                       ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET1_DBG_get_rstn_rsa(data)                                       ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET1_DBG_rstn_r2rdsc_bist_shift                                   (16)
#define SYS_SOFT_RESET1_DBG_rstn_r2rdsc_bist_mask                                    (0x00010000)
#define SYS_SOFT_RESET1_DBG_rstn_r2rdsc_bist(data)                                   (0x00010000&((data)<<16))
#define SYS_SOFT_RESET1_DBG_rstn_r2rdsc_bist_src(data)                               ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET1_DBG_get_rstn_r2rdsc_bist(data)                               ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET1_DBG_rstn_ve2_bist_shift                                      (14)
#define SYS_SOFT_RESET1_DBG_rstn_ve2_bist_mask                                       (0x00004000)
#define SYS_SOFT_RESET1_DBG_rstn_ve2_bist(data)                                      (0x00004000&((data)<<14))
#define SYS_SOFT_RESET1_DBG_rstn_ve2_bist_src(data)                                  ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET1_DBG_get_rstn_ve2_bist(data)                                  ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET1_DBG_rstn_ve1_bist_shift                                      (12)
#define SYS_SOFT_RESET1_DBG_rstn_ve1_bist_mask                                       (0x00001000)
#define SYS_SOFT_RESET1_DBG_rstn_ve1_bist(data)                                      (0x00001000&((data)<<12))
#define SYS_SOFT_RESET1_DBG_rstn_ve1_bist_src(data)                                  ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET1_DBG_get_rstn_ve1_bist(data)                                  ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET1_DBG_rstn_sds_phy_shift                                       (10)
#define SYS_SOFT_RESET1_DBG_rstn_sds_phy_mask                                        (0x00000400)
#define SYS_SOFT_RESET1_DBG_rstn_sds_phy(data)                                       (0x00000400&((data)<<10))
#define SYS_SOFT_RESET1_DBG_rstn_sds_phy_src(data)                                   ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET1_DBG_get_rstn_sds_phy(data)                                   ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET1_DBG_rstn_sds_reg_shift                                       (8)
#define SYS_SOFT_RESET1_DBG_rstn_sds_reg_mask                                        (0x00000100)
#define SYS_SOFT_RESET1_DBG_rstn_sds_reg(data)                                       (0x00000100&((data)<<8))
#define SYS_SOFT_RESET1_DBG_rstn_sds_reg_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET1_DBG_get_rstn_sds_reg(data)                                   ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET1_DBG_rstn_sds_shift                                           (6)
#define SYS_SOFT_RESET1_DBG_rstn_sds_mask                                            (0x00000040)
#define SYS_SOFT_RESET1_DBG_rstn_sds(data)                                           (0x00000040&((data)<<6))
#define SYS_SOFT_RESET1_DBG_rstn_sds_src(data)                                       ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET1_DBG_get_rstn_sds(data)                                       ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET1_DBG_rstn_gspi_shift                                          (4)
#define SYS_SOFT_RESET1_DBG_rstn_gspi_mask                                           (0x00000010)
#define SYS_SOFT_RESET1_DBG_rstn_gspi(data)                                          (0x00000010&((data)<<4))
#define SYS_SOFT_RESET1_DBG_rstn_gspi_src(data)                                      ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET1_DBG_get_rstn_gspi(data)                                      ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET1_DBG_rstn_dip_shift                                           (2)
#define SYS_SOFT_RESET1_DBG_rstn_dip_mask                                            (0x00000004)
#define SYS_SOFT_RESET1_DBG_rstn_dip(data)                                           (0x00000004&((data)<<2))
#define SYS_SOFT_RESET1_DBG_rstn_dip_src(data)                                       ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET1_DBG_get_rstn_dip(data)                                       ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET1_DBG_rstn_misc_shift                                          (0)
#define SYS_SOFT_RESET1_DBG_rstn_misc_mask                                           (0x00000001)
#define SYS_SOFT_RESET1_DBG_rstn_misc(data)                                          (0x00000001&((data)<<0))
#define SYS_SOFT_RESET1_DBG_rstn_misc_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET1_DBG_get_rstn_misc(data)                                      ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET2_DBG                                                          0x704
#define SYS_SOFT_RESET2_DBG_reg_addr                                                 "0x98000704"
#define SYS_SOFT_RESET2_DBG_reg                                                      0x98000704
#define set_SYS_SOFT_RESET2_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET2_DBG_reg)=data)
#define get_SYS_SOFT_RESET2_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET2_DBG_reg))
#define SYS_SOFT_RESET2_DBG_inst_adr                                                 "0x00C1"
#define SYS_SOFT_RESET2_DBG_inst                                                     0x00C1
#define SYS_SOFT_RESET2_DBG_rstn_misc_sc0_shift                                      (30)
#define SYS_SOFT_RESET2_DBG_rstn_misc_sc0_mask                                       (0x40000000)
#define SYS_SOFT_RESET2_DBG_rstn_misc_sc0(data)                                      (0x40000000&((data)<<30))
#define SYS_SOFT_RESET2_DBG_rstn_misc_sc0_src(data)                                  ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET2_DBG_get_rstn_misc_sc0(data)                                  ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET2_DBG_rstn_ur1_shift                                           (28)
#define SYS_SOFT_RESET2_DBG_rstn_ur1_mask                                            (0x10000000)
#define SYS_SOFT_RESET2_DBG_rstn_ur1(data)                                           (0x10000000&((data)<<28))
#define SYS_SOFT_RESET2_DBG_rstn_ur1_src(data)                                       ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET2_DBG_get_rstn_ur1(data)                                       ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET2_DBG_rstn_ur2_shift                                           (26)
#define SYS_SOFT_RESET2_DBG_rstn_ur2_mask                                            (0x04000000)
#define SYS_SOFT_RESET2_DBG_rstn_ur2(data)                                           (0x04000000&((data)<<26))
#define SYS_SOFT_RESET2_DBG_rstn_ur2_src(data)                                       ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET2_DBG_get_rstn_ur2(data)                                       ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_sgmii_mdio_shift                              (24)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_sgmii_mdio_mask                               (0x01000000)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_sgmii_mdio(data)                              (0x01000000&((data)<<24))
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_sgmii_mdio_src(data)                          ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET2_DBG_get_rstn_pcie0_sgmii_mdio(data)                          ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_phy_mdio_shift                                (22)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_phy_mdio_mask                                 (0x00400000)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_phy_mdio(data)                                (0x00400000&((data)<<22))
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_phy_mdio_src(data)                            ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET2_DBG_get_rstn_pcie0_phy_mdio(data)                            ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_nonstich_shift                                (20)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_nonstich_mask                                 (0x00100000)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_nonstich(data)                                (0x00100000&((data)<<20))
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_nonstich_src(data)                            ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET2_DBG_get_rstn_pcie0_nonstich(data)                            ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_power_shift                                   (18)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_power_mask                                    (0x00040000)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_power(data)                                   (0x00040000&((data)<<18))
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_power_src(data)                               ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET2_DBG_get_rstn_pcie0_power(data)                               ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_core_shift                                    (16)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_core_mask                                     (0x00010000)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_core(data)                                    (0x00010000&((data)<<16))
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_core_src(data)                                ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET2_DBG_get_rstn_pcie0_core(data)                                ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_shift                                         (14)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_mask                                          (0x00004000)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0(data)                                         (0x00004000&((data)<<14))
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_src(data)                                     ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET2_DBG_get_rstn_pcie0(data)                                     ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_phy_shift                                     (12)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_phy_mask                                      (0x00001000)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_phy(data)                                     (0x00001000&((data)<<12))
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_phy_src(data)                                 ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET2_DBG_get_rstn_pcie0_phy(data)                                 ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_stitch_shift                                  (10)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_stitch_mask                                   (0x00000400)
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_stitch(data)                                  (0x00000400&((data)<<10))
#define SYS_SOFT_RESET2_DBG_rstn_pcie0_stitch_src(data)                              ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET2_DBG_get_rstn_pcie0_stitch(data)                              ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET2_DBG_rstn_pcr_cnt_shift                                       (8)
#define SYS_SOFT_RESET2_DBG_rstn_pcr_cnt_mask                                        (0x00000100)
#define SYS_SOFT_RESET2_DBG_rstn_pcr_cnt(data)                                       (0x00000100&((data)<<8))
#define SYS_SOFT_RESET2_DBG_rstn_pcr_cnt_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET2_DBG_get_rstn_pcr_cnt(data)                                   ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET2_DBG_rstn_sdio_shift                                          (6)
#define SYS_SOFT_RESET2_DBG_rstn_sdio_mask                                           (0x00000040)
#define SYS_SOFT_RESET2_DBG_rstn_sdio(data)                                          (0x00000040&((data)<<6))
#define SYS_SOFT_RESET2_DBG_rstn_sdio_src(data)                                      ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET2_DBG_get_rstn_sdio(data)                                      ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET2_DBG_rstn_emmc_bist_shift                                     (4)
#define SYS_SOFT_RESET2_DBG_rstn_emmc_bist_mask                                      (0x00000010)
#define SYS_SOFT_RESET2_DBG_rstn_emmc_bist(data)                                     (0x00000010&((data)<<4))
#define SYS_SOFT_RESET2_DBG_rstn_emmc_bist_src(data)                                 ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET2_DBG_get_rstn_emmc_bist(data)                                 ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET2_DBG_rstn_sd_shift                                            (2)
#define SYS_SOFT_RESET2_DBG_rstn_sd_mask                                             (0x00000004)
#define SYS_SOFT_RESET2_DBG_rstn_sd(data)                                            (0x00000004&((data)<<2))
#define SYS_SOFT_RESET2_DBG_rstn_sd_src(data)                                        ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET2_DBG_get_rstn_sd(data)                                        ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET2_DBG_rstn_jpeg_shift                                          (0)
#define SYS_SOFT_RESET2_DBG_rstn_jpeg_mask                                           (0x00000001)
#define SYS_SOFT_RESET2_DBG_rstn_jpeg(data)                                          (0x00000001&((data)<<0))
#define SYS_SOFT_RESET2_DBG_rstn_jpeg_src(data)                                      ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET2_DBG_get_rstn_jpeg(data)                                      ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET3_DBG                                                          0x708
#define SYS_SOFT_RESET3_DBG_reg_addr                                                 "0x98000708"
#define SYS_SOFT_RESET3_DBG_reg                                                      0x98000708
#define set_SYS_SOFT_RESET3_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET3_DBG_reg)=data)
#define get_SYS_SOFT_RESET3_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET3_DBG_reg))
#define SYS_SOFT_RESET3_DBG_inst_adr                                                 "0x00C2"
#define SYS_SOFT_RESET3_DBG_inst                                                     0x00C2
#define SYS_SOFT_RESET3_DBG_rstn_disp_shift                                          (30)
#define SYS_SOFT_RESET3_DBG_rstn_disp_mask                                           (0x40000000)
#define SYS_SOFT_RESET3_DBG_rstn_disp(data)                                          (0x40000000&((data)<<30))
#define SYS_SOFT_RESET3_DBG_rstn_disp_src(data)                                      ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET3_DBG_get_rstn_disp(data)                                      ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET3_DBG_rstn_hdmi_shift                                          (28)
#define SYS_SOFT_RESET3_DBG_rstn_hdmi_mask                                           (0x10000000)
#define SYS_SOFT_RESET3_DBG_rstn_hdmi(data)                                          (0x10000000&((data)<<28))
#define SYS_SOFT_RESET3_DBG_rstn_hdmi_src(data)                                      ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET3_DBG_get_rstn_hdmi(data)                                      ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET3_DBG_rstn_hdmirx_wrap_shift                                   (26)
#define SYS_SOFT_RESET3_DBG_rstn_hdmirx_wrap_mask                                    (0x04000000)
#define SYS_SOFT_RESET3_DBG_rstn_hdmirx_wrap(data)                                   (0x04000000&((data)<<26))
#define SYS_SOFT_RESET3_DBG_rstn_hdmirx_wrap_src(data)                               ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET3_DBG_get_rstn_hdmirx_wrap(data)                               ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET3_DBG_rstn_hdmirx_shift                                        (24)
#define SYS_SOFT_RESET3_DBG_rstn_hdmirx_mask                                         (0x01000000)
#define SYS_SOFT_RESET3_DBG_rstn_hdmirx(data)                                        (0x01000000&((data)<<24))
#define SYS_SOFT_RESET3_DBG_rstn_hdmirx_src(data)                                    ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET3_DBG_get_rstn_hdmirx(data)                                    ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET3_DBG_rstn_mipi_shift                                          (22)
#define SYS_SOFT_RESET3_DBG_rstn_mipi_mask                                           (0x00400000)
#define SYS_SOFT_RESET3_DBG_rstn_mipi(data)                                          (0x00400000&((data)<<22))
#define SYS_SOFT_RESET3_DBG_rstn_mipi_src(data)                                      ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET3_DBG_get_rstn_mipi(data)                                      ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET3_DBG_rstn_vo_shift                                            (20)
#define SYS_SOFT_RESET3_DBG_rstn_vo_mask                                             (0x00100000)
#define SYS_SOFT_RESET3_DBG_rstn_vo(data)                                            (0x00100000&((data)<<20))
#define SYS_SOFT_RESET3_DBG_rstn_vo_src(data)                                        ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET3_DBG_get_rstn_vo(data)                                        ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET3_DBG_rstn_aio_shift                                           (18)
#define SYS_SOFT_RESET3_DBG_rstn_aio_mask                                            (0x00040000)
#define SYS_SOFT_RESET3_DBG_rstn_aio(data)                                           (0x00040000&((data)<<18))
#define SYS_SOFT_RESET3_DBG_rstn_aio_src(data)                                       ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET3_DBG_get_rstn_aio(data)                                       ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET3_DBG_rstn_tve_shift                                           (16)
#define SYS_SOFT_RESET3_DBG_rstn_tve_mask                                            (0x00010000)
#define SYS_SOFT_RESET3_DBG_rstn_tve(data)                                           (0x00010000&((data)<<16))
#define SYS_SOFT_RESET3_DBG_rstn_tve_src(data)                                       ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET3_DBG_get_rstn_tve(data)                                       ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET3_DBG_rstn_fan_shift                                           (14)
#define SYS_SOFT_RESET3_DBG_rstn_fan_mask                                            (0x00004000)
#define SYS_SOFT_RESET3_DBG_rstn_fan(data)                                           (0x00004000&((data)<<14))
#define SYS_SOFT_RESET3_DBG_rstn_fan_src(data)                                       ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET3_DBG_get_rstn_fan(data)                                       ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET3_DBG_rstn_i2c_3_shift                                         (12)
#define SYS_SOFT_RESET3_DBG_rstn_i2c_3_mask                                          (0x00001000)
#define SYS_SOFT_RESET3_DBG_rstn_i2c_3(data)                                         (0x00001000&((data)<<12))
#define SYS_SOFT_RESET3_DBG_rstn_i2c_3_src(data)                                     ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET3_DBG_get_rstn_i2c_3(data)                                     ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET3_DBG_rstn_misc_sc1_shift                                      (10)
#define SYS_SOFT_RESET3_DBG_rstn_misc_sc1_mask                                       (0x00000400)
#define SYS_SOFT_RESET3_DBG_rstn_misc_sc1(data)                                      (0x00000400&((data)<<10))
#define SYS_SOFT_RESET3_DBG_rstn_misc_sc1_src(data)                                  ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET3_DBG_get_rstn_misc_sc1(data)                                  ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET3_DBG_rstn_nf_bist_shift                                       (8)
#define SYS_SOFT_RESET3_DBG_rstn_nf_bist_mask                                        (0x00000100)
#define SYS_SOFT_RESET3_DBG_rstn_nf_bist(data)                                       (0x00000100&((data)<<8))
#define SYS_SOFT_RESET3_DBG_rstn_nf_bist_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET3_DBG_get_rstn_nf_bist(data)                                   ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET3_DBG_rstn_tp_bist_shift                                       (6)
#define SYS_SOFT_RESET3_DBG_rstn_tp_bist_mask                                        (0x00000040)
#define SYS_SOFT_RESET3_DBG_rstn_tp_bist(data)                                       (0x00000040&((data)<<6))
#define SYS_SOFT_RESET3_DBG_rstn_tp_bist_src(data)                                   ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET3_DBG_get_rstn_tp_bist(data)                                   ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET3_DBG_rstn_md_shift                                            (4)
#define SYS_SOFT_RESET3_DBG_rstn_md_mask                                             (0x00000010)
#define SYS_SOFT_RESET3_DBG_rstn_md(data)                                            (0x00000010&((data)<<4))
#define SYS_SOFT_RESET3_DBG_rstn_md_src(data)                                        ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET3_DBG_get_rstn_md(data)                                        ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET3_DBG_rstn_cablerx_shift                                       (2)
#define SYS_SOFT_RESET3_DBG_rstn_cablerx_mask                                        (0x00000004)
#define SYS_SOFT_RESET3_DBG_rstn_cablerx(data)                                       (0x00000004&((data)<<2))
#define SYS_SOFT_RESET3_DBG_rstn_cablerx_src(data)                                   ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET3_DBG_get_rstn_cablerx(data)                                   ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET3_DBG_rstn_ae_shift                                            (0)
#define SYS_SOFT_RESET3_DBG_rstn_ae_mask                                             (0x00000001)
#define SYS_SOFT_RESET3_DBG_rstn_ae(data)                                            (0x00000001&((data)<<0))
#define SYS_SOFT_RESET3_DBG_rstn_ae_src(data)                                        ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET3_DBG_get_rstn_ae(data)                                        ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET4_DBG                                                          0x70C
#define SYS_SOFT_RESET4_DBG_reg_addr                                                 "0x9800070C"
#define SYS_SOFT_RESET4_DBG_reg                                                      0x9800070C
#define set_SYS_SOFT_RESET4_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET4_DBG_reg)=data)
#define get_SYS_SOFT_RESET4_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET4_DBG_reg))
#define SYS_SOFT_RESET4_DBG_inst_adr                                                 "0x00C3"
#define SYS_SOFT_RESET4_DBG_inst                                                     0x00C3
#define SYS_SOFT_RESET4_DBG_rstn_hdmitop_shift                                       (30)
#define SYS_SOFT_RESET4_DBG_rstn_hdmitop_mask                                        (0x40000000)
#define SYS_SOFT_RESET4_DBG_rstn_hdmitop(data)                                       (0x40000000&((data)<<30))
#define SYS_SOFT_RESET4_DBG_rstn_hdmitop_src(data)                                   ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET4_DBG_get_rstn_hdmitop(data)                                   ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_phy_mdio_shift                                (28)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_phy_mdio_mask                                 (0x10000000)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_phy_mdio(data)                                (0x10000000&((data)<<28))
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_phy_mdio_src(data)                            ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET4_DBG_get_rstn_pcie1_phy_mdio(data)                            ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_nonstich_shift                                (26)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_nonstich_mask                                 (0x04000000)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_nonstich(data)                                (0x04000000&((data)<<26))
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_nonstich_src(data)                            ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET4_DBG_get_rstn_pcie1_nonstich(data)                            ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_power_shift                                   (24)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_power_mask                                    (0x01000000)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_power(data)                                   (0x01000000&((data)<<24))
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_power_src(data)                               ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET4_DBG_get_rstn_pcie1_power(data)                               ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_core_shift                                    (22)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_core_mask                                     (0x00400000)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_core(data)                                    (0x00400000&((data)<<22))
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_core_src(data)                                ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET4_DBG_get_rstn_pcie1_core(data)                                ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_shift                                         (20)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_mask                                          (0x00100000)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1(data)                                         (0x00100000&((data)<<20))
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_src(data)                                     ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET4_DBG_get_rstn_pcie1(data)                                     ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_phy_shift                                     (18)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_phy_mask                                      (0x00040000)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_phy(data)                                     (0x00040000&((data)<<18))
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_phy_src(data)                                 ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET4_DBG_get_rstn_pcie1_phy(data)                                 ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_stitch_shift                                  (16)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_stitch_mask                                   (0x00010000)
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_stitch(data)                                  (0x00010000&((data)<<16))
#define SYS_SOFT_RESET4_DBG_rstn_pcie1_stitch_src(data)                              ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET4_DBG_get_rstn_pcie1_stitch(data)                              ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_com_shift                                  (14)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_com_mask                                   (0x00004000)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_com(data)                                  (0x00004000&((data)<<14))
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_com_src(data)                              ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET4_DBG_get_rstn_sata_mac_com(data)                              ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_p0_shift                                   (12)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_p0_mask                                    (0x00001000)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_p0(data)                                   (0x00001000&((data)<<12))
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_p0_src(data)                               ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET4_DBG_get_rstn_sata_mac_p0(data)                               ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_p1_shift                                   (10)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_p1_mask                                    (0x00000400)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_p1(data)                                   (0x00000400&((data)<<10))
#define SYS_SOFT_RESET4_DBG_rstn_sata_mac_p1_src(data)                               ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET4_DBG_get_rstn_sata_mac_p1(data)                               ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET4_DBG_rstn_sata_wrap_shift                                     (8)
#define SYS_SOFT_RESET4_DBG_rstn_sata_wrap_mask                                      (0x00000100)
#define SYS_SOFT_RESET4_DBG_rstn_sata_wrap(data)                                     (0x00000100&((data)<<8))
#define SYS_SOFT_RESET4_DBG_rstn_sata_wrap_src(data)                                 ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET4_DBG_get_rstn_sata_wrap(data)                                 ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mdio0_shift                                    (6)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mdio0_mask                                     (0x00000040)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mdio0(data)                                    (0x00000040&((data)<<6))
#define SYS_SOFT_RESET4_DBG_rstn_sata_mdio0_src(data)                                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET4_DBG_get_rstn_sata_mdio0(data)                                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mdio1_shift                                    (4)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mdio1_mask                                     (0x00000010)
#define SYS_SOFT_RESET4_DBG_rstn_sata_mdio1(data)                                    (0x00000010&((data)<<4))
#define SYS_SOFT_RESET4_DBG_rstn_sata_mdio1_src(data)                                ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET4_DBG_get_rstn_sata_mdio1(data)                                ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET4_DBG_rstn_sata_phy_pow0_shift                                 (2)
#define SYS_SOFT_RESET4_DBG_rstn_sata_phy_pow0_mask                                  (0x00000004)
#define SYS_SOFT_RESET4_DBG_rstn_sata_phy_pow0(data)                                 (0x00000004&((data)<<2))
#define SYS_SOFT_RESET4_DBG_rstn_sata_phy_pow0_src(data)                             ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET4_DBG_get_rstn_sata_phy_pow0(data)                             ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET4_DBG_rstn_sata_phy_pow1_shift                                 (0)
#define SYS_SOFT_RESET4_DBG_rstn_sata_phy_pow1_mask                                  (0x00000001)
#define SYS_SOFT_RESET4_DBG_rstn_sata_phy_pow1(data)                                 (0x00000001&((data)<<0))
#define SYS_SOFT_RESET4_DBG_rstn_sata_phy_pow1_src(data)                             ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET4_DBG_get_rstn_sata_phy_pow1(data)                             ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET5_SECURE_DBG                                                   0x710
#define SYS_SOFT_RESET5_SECURE_DBG_reg_addr                                          "0x98000710"
#define SYS_SOFT_RESET5_SECURE_DBG_reg                                               0x98000710
#define set_SYS_SOFT_RESET5_SECURE_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET5_SECURE_DBG_reg)=data)
#define get_SYS_SOFT_RESET5_SECURE_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET5_SECURE_DBG_reg))
#define SYS_SOFT_RESET5_SECURE_DBG_inst_adr                                          "0x00C4"
#define SYS_SOFT_RESET5_SECURE_DBG_inst                                              0x00C4
#define SYS_SOFT_RESET5_SECURE_DBG_rstn_sb2_shift                                    (0)
#define SYS_SOFT_RESET5_SECURE_DBG_rstn_sb2_mask                                     (0x00000001)
#define SYS_SOFT_RESET5_SECURE_DBG_rstn_sb2(data)                                    (0x00000001&((data)<<0))
#define SYS_SOFT_RESET5_SECURE_DBG_rstn_sb2_src(data)                                ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET5_SECURE_DBG_get_rstn_sb2(data)                                ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET6_SECURE_DBG                                                   0x714
#define SYS_SOFT_RESET6_SECURE_DBG_reg_addr                                          "0x98000714"
#define SYS_SOFT_RESET6_SECURE_DBG_reg                                               0x98000714
#define set_SYS_SOFT_RESET6_SECURE_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET6_SECURE_DBG_reg)=data)
#define get_SYS_SOFT_RESET6_SECURE_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET6_SECURE_DBG_reg))
#define SYS_SOFT_RESET6_SECURE_DBG_inst_adr                                          "0x00C5"
#define SYS_SOFT_RESET6_SECURE_DBG_inst                                              0x00C5
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tpc_shift                                    (30)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tpc_mask                                     (0x40000000)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tpc(data)                                    (0x40000000&((data)<<30))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tpc_src(data)                                ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_tpc(data)                                ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tpb_shift                                    (28)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tpb_mask                                     (0x10000000)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tpb(data)                                    (0x10000000&((data)<<28))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tpb_src(data)                                ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_tpb(data)                                ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tp_shift                                     (26)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tp_mask                                      (0x04000000)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tp(data)                                     (0x04000000&((data)<<26))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_tp_src(data)                                 ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_tp(data)                                 ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_emmc_shift                                   (24)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_emmc_mask                                    (0x01000000)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_emmc(data)                                   (0x01000000&((data)<<24))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_emmc_src(data)                               ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_emmc(data)                               ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_r2rdsc_shift                                 (22)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_r2rdsc_mask                                  (0x00400000)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_r2rdsc(data)                                 (0x00400000&((data)<<22))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_r2rdsc_src(data)                             ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_r2rdsc(data)                             ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_pcpu_irom_shift                              (20)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_pcpu_irom_mask                               (0x00100000)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_pcpu_irom(data)                              (0x00100000&((data)<<20))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_pcpu_irom_src(data)                          ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_pcpu_irom(data)                          ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_pcpu_shift                                   (18)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_pcpu_mask                                    (0x00040000)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_pcpu(data)                                   (0x00040000&((data)<<18))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_pcpu_src(data)                               ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_pcpu(data)                               ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_cp_shift                                     (16)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_cp_mask                                      (0x00010000)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_cp(data)                                     (0x00010000&((data)<<16))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_cp_src(data)                                 ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_cp(data)                                 ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_hse_shift                                    (14)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_hse_mask                                     (0x00004000)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_hse(data)                                    (0x00004000&((data)<<14))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_hse_src(data)                                ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_hse(data)                                ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_gpu_shift                                    (12)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_gpu_mask                                     (0x00001000)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_gpu(data)                                    (0x00001000&((data)<<12))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_gpu_src(data)                                ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_gpu(data)                                ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve3_shift                                    (10)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve3_mask                                     (0x00000400)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve3(data)                                    (0x00000400&((data)<<10))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve3_src(data)                                ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_ve3(data)                                ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve2_shift                                    (8)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve2_mask                                     (0x00000100)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve2(data)                                    (0x00000100&((data)<<8))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve2_src(data)                                ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_ve2(data)                                ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve1_shift                                    (6)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve1_mask                                     (0x00000040)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve1(data)                                    (0x00000040&((data)<<6))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_ve1_src(data)                                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_ve1(data)                                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_acpu_shift                                   (4)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_acpu_mask                                    (0x00000010)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_acpu(data)                                   (0x00000010&((data)<<4))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_acpu_src(data)                               ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_acpu(data)                               ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_dcu_shift                                    (2)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_dcu_mask                                     (0x00000004)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_dcu(data)                                    (0x00000004&((data)<<2))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_dcu_src(data)                                ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_dcu(data)                                ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_rng_shift                                    (0)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_rng_mask                                     (0x00000001)
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_rng(data)                                    (0x00000001&((data)<<0))
#define SYS_SOFT_RESET6_SECURE_DBG_rstn_rng_src(data)                                ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET6_SECURE_DBG_get_rstn_rng(data)                                ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE1_DBG                                                        0x750
#define SYS_CLOCK_ENABLE1_DBG_reg_addr                                               "0x98000750"
#define SYS_CLOCK_ENABLE1_DBG_reg                                                    0x98000750
#define set_SYS_CLOCK_ENABLE1_DBG_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE1_DBG_reg)=data)
#define get_SYS_CLOCK_ENABLE1_DBG_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE1_DBG_reg))
#define SYS_CLOCK_ENABLE1_DBG_inst_adr                                               "0x00D4"
#define SYS_CLOCK_ENABLE1_DBG_inst                                                   0x00D4
#define SYS_CLOCK_ENABLE1_DBG_clk_en_se_shift                                        (30)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_se_mask                                         (0x40000000)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_se(data)                                        (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_se_src(data)                                    ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_se(data)                                    ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_lsadc_shift                                     (28)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_lsadc_mask                                      (0x10000000)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_lsadc(data)                                     (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_lsadc_src(data)                                 ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_lsadc(data)                                 ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_vo_shift                                        (26)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_vo_mask                                         (0x04000000)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_vo(data)                                        (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_vo_src(data)                                    ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_vo(data)                                    ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_tve_shift                                       (24)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_tve_mask                                        (0x01000000)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_tve(data)                                       (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_tve_src(data)                                   ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_tve(data)                                   ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_ve2_shift                                       (22)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_ve2_mask                                        (0x00400000)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_ve2(data)                                       (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_ve2_src(data)                                   ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_ve2(data)                                   ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_ve1_shift                                       (20)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_ve1_mask                                        (0x00100000)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_ve1(data)                                       (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_ve1_src(data)                                   ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_ve1(data)                                   ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_gpu_shift                                       (18)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_gpu_mask                                        (0x00040000)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_gpu(data)                                       (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_gpu_src(data)                                   ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_gpu(data)                                   ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_aio_shift                                       (16)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_aio_mask                                        (0x00010000)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_aio(data)                                       (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_aio_src(data)                                   ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_aio(data)                                   ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_hdmi_shift                                      (14)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_hdmi_mask                                       (0x00004000)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_hdmi(data)                                      (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_hdmi_src(data)                                  ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_hdmi(data)                                  ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_sds_shift                                       (12)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_sds_mask                                        (0x00001000)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_sds(data)                                       (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_sds_src(data)                                   ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_sds(data)                                   ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_iso_misc_shift                                  (10)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_iso_misc_mask                                   (0x00000400)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_iso_misc(data)                                  (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_iso_misc_src(data)                              ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_iso_misc(data)                              ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_pcr_shift                                       (8)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_pcr_mask                                        (0x00000100)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_pcr(data)                                       (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_pcr_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_pcr(data)                                   ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_gspi_shift                                      (6)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_gspi_mask                                       (0x00000040)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_gspi(data)                                      (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_gspi_src(data)                                  ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_gspi(data)                                  ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_dip_shift                                       (4)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_dip_mask                                        (0x00000010)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_dip(data)                                       (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_dip_src(data)                                   ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_dip(data)                                   ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_pcie0_shift                                     (2)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_pcie0_mask                                      (0x00000004)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_pcie0(data)                                     (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_pcie0_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_pcie0(data)                                 ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_misc_shift                                      (0)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_misc_mask                                       (0x00000001)
#define SYS_CLOCK_ENABLE1_DBG_clk_en_misc(data)                                      (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE1_DBG_clk_en_misc_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE1_DBG_get_clk_en_misc(data)                                  ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE2_DBG                                                        0x754
#define SYS_CLOCK_ENABLE2_DBG_reg_addr                                               "0x98000754"
#define SYS_CLOCK_ENABLE2_DBG_reg                                                    0x98000754
#define set_SYS_CLOCK_ENABLE2_DBG_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE2_DBG_reg)=data)
#define get_SYS_CLOCK_ENABLE2_DBG_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE2_DBG_reg))
#define SYS_CLOCK_ENABLE2_DBG_inst_adr                                               "0x00D5"
#define SYS_CLOCK_ENABLE2_DBG_inst                                                   0x00D5
#define SYS_CLOCK_ENABLE2_DBG_clk_en_misc_sc1_shift                                  (30)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_misc_sc1_mask                                   (0x40000000)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_misc_sc1(data)                                  (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_misc_sc1_src(data)                              ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_misc_sc1(data)                              ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_tpb_shift                                       (28)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_tpb_mask                                        (0x10000000)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_tpb(data)                                       (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_tpb_src(data)                                   ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_tpb(data)                                   ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_cablerx_shift                                   (26)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_cablerx_mask                                    (0x04000000)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_cablerx(data)                                   (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_cablerx_src(data)                               ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_cablerx(data)                               ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sd_ip_shift                                     (24)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sd_ip_mask                                      (0x01000000)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sd_ip(data)                                     (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sd_ip_src(data)                                 ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_sd_ip(data)                                 ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sdio_shift                                      (22)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sdio_mask                                       (0x00400000)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sdio(data)                                      (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sdio_src(data)                                  ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_sdio(data)                                  ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_emmc_ip_shift                                   (20)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_emmc_ip_mask                                    (0x00100000)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_emmc_ip(data)                                   (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_emmc_ip_src(data)                               ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_emmc_ip(data)                               ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_mipi_shift                                      (18)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_mipi_mask                                       (0x00040000)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_mipi(data)                                      (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_mipi_src(data)                                  ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_mipi(data)                                  ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sdio_ip_shift                                   (16)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sdio_ip_mask                                    (0x00010000)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sdio_ip(data)                                   (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sdio_ip_src(data)                               ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_sdio_ip(data)                               ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sd_shift                                        (14)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sd_mask                                         (0x00004000)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sd(data)                                        (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_sd_src(data)                                    ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_sd(data)                                    ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_emmc_shift                                      (12)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_emmc_mask                                       (0x00001000)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_emmc(data)                                      (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_emmc_src(data)                                  ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_emmc(data)                                  ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_nf_shift                                        (10)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_nf_mask                                         (0x00000400)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_nf(data)                                        (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_nf_src(data)                                    ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_nf(data)                                    ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_rsa_shift                                       (8)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_rsa_mask                                        (0x00000100)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_rsa(data)                                       (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_rsa_src(data)                                   ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_rsa(data)                                   ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_tp_shift                                        (6)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_tp_mask                                         (0x00000040)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_tp(data)                                        (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_tp_src(data)                                    ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_tp(data)                                    ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_md_shift                                        (4)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_md_mask                                         (0x00000010)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_md(data)                                        (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_md_src(data)                                    ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_md(data)                                    ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_cp_shift                                        (2)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_cp_mask                                         (0x00000004)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_cp(data)                                        (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_cp_src(data)                                    ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_cp(data)                                    ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_dcu_shift                                       (0)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_dcu_mask                                        (0x00000001)
#define SYS_CLOCK_ENABLE2_DBG_clk_en_dcu(data)                                       (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE2_DBG_clk_en_dcu_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE2_DBG_get_clk_en_dcu(data)                                   ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE3_DBG                                                        0x758
#define SYS_CLOCK_ENABLE3_DBG_reg_addr                                               "0x98000758"
#define SYS_CLOCK_ENABLE3_DBG_reg                                                    0x98000758
#define set_SYS_CLOCK_ENABLE3_DBG_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE3_DBG_reg)=data)
#define get_SYS_CLOCK_ENABLE3_DBG_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE3_DBG_reg))
#define SYS_CLOCK_ENABLE3_DBG_inst_adr                                               "0x00D6"
#define SYS_CLOCK_ENABLE3_DBG_inst                                                   0x00D6
#define SYS_CLOCK_ENABLE3_DBG_clk_en_ur2_shift                                       (30)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_ur2_mask                                        (0x40000000)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_ur2(data)                                       (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_ur2_src(data)                                   ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_ur2(data)                                   ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_hse_shift                                       (28)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_hse_mask                                        (0x10000000)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_hse(data)                                       (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_hse_src(data)                                   ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_hse(data)                                   ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_hdmirx_shift                                    (26)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_hdmirx_mask                                     (0x04000000)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_hdmirx(data)                                    (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_hdmirx_src(data)                                ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_hdmirx(data)                                ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_mclk_shift                                  (24)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_mclk_mask                                   (0x01000000)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_mclk(data)                                  (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_mclk_src(data)                              ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_aio_mclk(data)                              ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_i2s_shift                                   (22)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_i2s_mask                                    (0x00400000)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_i2s(data)                                   (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_i2s_src(data)                               ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_aio_i2s(data)                               ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_spdif_shift                                 (20)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_spdif_mask                                  (0x00100000)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_spdif(data)                                 (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_spdif_src(data)                             ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_aio_spdif(data)                             ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_hdmi_shift                                  (18)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_hdmi_mask                                   (0x00040000)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_hdmi(data)                                  (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_hdmi_src(data)                              ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_aio_hdmi(data)                              ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_da_shift                                    (16)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_da_mask                                     (0x00010000)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_da(data)                                    (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_da_src(data)                                ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_aio_da(data)                                ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_mod_shift                                   (14)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_mod_mask                                    (0x00004000)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_mod(data)                                   (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_mod_src(data)                               ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_aio_mod(data)                               ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_au_codec_shift                              (12)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_au_codec_mask                               (0x00001000)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_au_codec(data)                              (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_aio_au_codec_src(data)                          ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_aio_au_codec(data)                          ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_misc_sc0_shift                                  (10)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_misc_sc0_mask                                   (0x00000400)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_misc_sc0(data)                                  (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_misc_sc0_src(data)                              ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_misc_sc0(data)                              ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_ae_shift                                        (8)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_ae_mask                                         (0x00000100)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_ae(data)                                        (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_ae_src(data)                                    ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_ae(data)                                    ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_acpu_shift                                      (6)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_acpu_mask                                       (0x00000040)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_acpu(data)                                      (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_acpu_src(data)                                  ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_acpu(data)                                  ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_jpeg_shift                                      (4)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_jpeg_mask                                       (0x00000010)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_jpeg(data)                                      (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_jpeg_src(data)                                  ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_jpeg(data)                                  ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_scpu_shift                                      (2)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_scpu_mask                                       (0x00000004)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_scpu(data)                                      (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_scpu_src(data)                                  ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_scpu(data)                                  ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_misc_i2c_3_shift                                (0)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_misc_i2c_3_mask                                 (0x00000001)
#define SYS_CLOCK_ENABLE3_DBG_clk_en_misc_i2c_3(data)                                (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE3_DBG_clk_en_misc_i2c_3_src(data)                            ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE3_DBG_get_clk_en_misc_i2c_3(data)                            ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE4_DBG                                                        0x75C
#define SYS_CLOCK_ENABLE4_DBG_reg_addr                                               "0x9800075C"
#define SYS_CLOCK_ENABLE4_DBG_reg                                                    0x9800075C
#define set_SYS_CLOCK_ENABLE4_DBG_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE4_DBG_reg)=data)
#define get_SYS_CLOCK_ENABLE4_DBG_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE4_DBG_reg))
#define SYS_CLOCK_ENABLE4_DBG_inst_adr                                               "0x00D7"
#define SYS_CLOCK_ENABLE4_DBG_inst                                                   0x00D7
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tsio_trx_shift                                  (30)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tsio_trx_mask                                   (0x40000000)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tsio_trx(data)                                  (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tsio_trx_src(data)                              ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_tsio_trx(data)                              ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_edp_shift                                       (28)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_edp_mask                                        (0x10000000)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_edp(data)                                       (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_edp_src(data)                                   ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_edp(data)                                   ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_ve3_shift                                       (26)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_ve3_mask                                        (0x04000000)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_ve3(data)                                       (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_ve3_src(data)                                   ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_ve3(data)                                   ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tsio_shift                                      (24)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tsio_mask                                       (0x01000000)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tsio(data)                                      (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tsio_src(data)                                  ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_tsio(data)                                  ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_misc_i2c_5_shift                                (22)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_misc_i2c_5_mask                                 (0x00400000)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_misc_i2c_5(data)                                (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_misc_i2c_5_src(data)                            ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_misc_i2c_5(data)                            ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_misc_i2c_4_shift                                (20)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_misc_i2c_4_mask                                 (0x00100000)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_misc_i2c_4(data)                                (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_misc_i2c_4_src(data)                            ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_misc_i2c_4(data)                            ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_pcie1_shift                                     (18)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_pcie1_mask                                      (0x00040000)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_pcie1(data)                                     (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_pcie1_src(data)                                 ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_pcie1(data)                                 ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tpc_shift                                       (16)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tpc_mask                                        (0x00010000)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tpc(data)                                       (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_tpc_src(data)                                   ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_tpc(data)                                   ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_r2rdsc_shift                                    (14)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_r2rdsc_mask                                     (0x00004000)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_r2rdsc(data)                                    (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_r2rdsc_src(data)                                ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_r2rdsc(data)                                ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_mac_sysh_shift                             (12)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_mac_sysh_mask                              (0x00001000)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_mac_sysh(data)                             (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_mac_sysh_src(data)                         ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_sata_mac_sysh(data)                         ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_wrap_sysh_shift                            (10)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_wrap_sysh_mask                             (0x00000400)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_wrap_sysh(data)                            (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_wrap_sysh_src(data)                        ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_sata_wrap_sysh(data)                        ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_wrap_sys_shift                             (8)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_wrap_sys_mask                              (0x00000100)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_wrap_sys(data)                             (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_sata_wrap_sys_src(data)                         ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_sata_wrap_sys(data)                         ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_dcphy_1_shift                                   (6)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_dcphy_1_mask                                    (0x00000040)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_dcphy_1(data)                                   (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_dcphy_1_src(data)                               ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_dcphy_1(data)                               ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_dcphy_0_shift                                   (4)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_dcphy_0_mask                                    (0x00000010)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_dcphy_0(data)                                   (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_dcphy_0_src(data)                               ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_dcphy_0(data)                               ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_fan_shift                                       (2)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_fan_mask                                        (0x00000004)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_fan(data)                                       (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_fan_src(data)                                   ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_fan(data)                                   ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_ur1_shift                                       (0)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_ur1_mask                                        (0x00000001)
#define SYS_CLOCK_ENABLE4_DBG_clk_en_ur1(data)                                       (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE4_DBG_clk_en_ur1_src(data)                                   ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE4_DBG_get_clk_en_ur1(data)                                   ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET7_DBG                                                          0x768
#define SYS_SOFT_RESET7_DBG_reg_addr                                                 "0x98000768"
#define SYS_SOFT_RESET7_DBG_reg                                                      0x98000768
#define set_SYS_SOFT_RESET7_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET7_DBG_reg)=data)
#define get_SYS_SOFT_RESET7_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET7_DBG_reg))
#define SYS_SOFT_RESET7_DBG_inst_adr                                                 "0x00DA"
#define SYS_SOFT_RESET7_DBG_inst                                                     0x00DA
#define SYS_SOFT_RESET7_DBG_rstn_earc_shift                                          (28)
#define SYS_SOFT_RESET7_DBG_rstn_earc_mask                                           (0x10000000)
#define SYS_SOFT_RESET7_DBG_rstn_earc(data)                                          (0x10000000&((data)<<28))
#define SYS_SOFT_RESET7_DBG_rstn_earc_src(data)                                      ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET7_DBG_get_rstn_earc(data)                                      ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET7_DBG_rstn_spi2emmc_shift                                      (26)
#define SYS_SOFT_RESET7_DBG_rstn_spi2emmc_mask                                       (0x04000000)
#define SYS_SOFT_RESET7_DBG_rstn_spi2emmc(data)                                      (0x04000000&((data)<<26))
#define SYS_SOFT_RESET7_DBG_rstn_spi2emmc_src(data)                                  ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET7_DBG_get_rstn_spi2emmc(data)                                  ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET7_DBG_rstn_acpu_bist_shift                                     (24)
#define SYS_SOFT_RESET7_DBG_rstn_acpu_bist_mask                                      (0x01000000)
#define SYS_SOFT_RESET7_DBG_rstn_acpu_bist(data)                                     (0x01000000&((data)<<24))
#define SYS_SOFT_RESET7_DBG_rstn_acpu_bist_src(data)                                 ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET7_DBG_get_rstn_acpu_bist(data)                                 ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET7_DBG_rstn_iso_gspi_shift                                      (22)
#define SYS_SOFT_RESET7_DBG_rstn_iso_gspi_mask                                       (0x00400000)
#define SYS_SOFT_RESET7_DBG_rstn_iso_gspi(data)                                      (0x00400000&((data)<<22))
#define SYS_SOFT_RESET7_DBG_rstn_iso_gspi_src(data)                                  ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET7_DBG_get_rstn_iso_gspi(data)                                  ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET7_DBG_rstn_tpc_bist_shift                                      (20)
#define SYS_SOFT_RESET7_DBG_rstn_tpc_bist_mask                                       (0x00100000)
#define SYS_SOFT_RESET7_DBG_rstn_tpc_bist(data)                                      (0x00100000&((data)<<20))
#define SYS_SOFT_RESET7_DBG_rstn_tpc_bist_src(data)                                  ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET7_DBG_get_rstn_tpc_bist(data)                                  ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET7_DBG_rstn_akl_bist_shift                                      (18)
#define SYS_SOFT_RESET7_DBG_rstn_akl_bist_mask                                       (0x00040000)
#define SYS_SOFT_RESET7_DBG_rstn_akl_bist(data)                                      (0x00040000&((data)<<18))
#define SYS_SOFT_RESET7_DBG_rstn_akl_bist_src(data)                                  ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET7_DBG_get_rstn_akl_bist(data)                                  ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET7_DBG_rstn_kt_bist_shift                                       (16)
#define SYS_SOFT_RESET7_DBG_rstn_kt_bist_mask                                        (0x00010000)
#define SYS_SOFT_RESET7_DBG_rstn_kt_bist(data)                                       (0x00010000&((data)<<16))
#define SYS_SOFT_RESET7_DBG_rstn_kt_bist_src(data)                                   ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET7_DBG_get_rstn_kt_bist(data)                                   ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET7_DBG_rstn_dcu_bist_shift                                      (14)
#define SYS_SOFT_RESET7_DBG_rstn_dcu_bist_mask                                       (0x00004000)
#define SYS_SOFT_RESET7_DBG_rstn_dcu_bist(data)                                      (0x00004000&((data)<<14))
#define SYS_SOFT_RESET7_DBG_rstn_dcu_bist_src(data)                                  ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET7_DBG_get_rstn_dcu_bist(data)                                  ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET7_DBG_rstn_cp_bist_shift                                       (12)
#define SYS_SOFT_RESET7_DBG_rstn_cp_bist_mask                                        (0x00001000)
#define SYS_SOFT_RESET7_DBG_rstn_cp_bist(data)                                       (0x00001000&((data)<<12))
#define SYS_SOFT_RESET7_DBG_rstn_cp_bist_src(data)                                   ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET7_DBG_get_rstn_cp_bist(data)                                   ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET7_DBG_rstn_edp_shift                                           (10)
#define SYS_SOFT_RESET7_DBG_rstn_edp_mask                                            (0x00000400)
#define SYS_SOFT_RESET7_DBG_rstn_edp(data)                                           (0x00000400&((data)<<10))
#define SYS_SOFT_RESET7_DBG_rstn_edp_src(data)                                       ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET7_DBG_get_rstn_edp(data)                                       ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET7_DBG_rstn_ve3_bist_shift                                      (8)
#define SYS_SOFT_RESET7_DBG_rstn_ve3_bist_mask                                       (0x00000100)
#define SYS_SOFT_RESET7_DBG_rstn_ve3_bist(data)                                      (0x00000100&((data)<<8))
#define SYS_SOFT_RESET7_DBG_rstn_ve3_bist_src(data)                                  ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET7_DBG_get_rstn_ve3_bist(data)                                  ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET7_DBG_rstn_tsio_shift                                          (6)
#define SYS_SOFT_RESET7_DBG_rstn_tsio_mask                                           (0x00000040)
#define SYS_SOFT_RESET7_DBG_rstn_tsio(data)                                          (0x00000040&((data)<<6))
#define SYS_SOFT_RESET7_DBG_rstn_tsio_src(data)                                      ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET7_DBG_get_rstn_tsio(data)                                      ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET7_DBG_rstn_i2c_5_shift                                         (4)
#define SYS_SOFT_RESET7_DBG_rstn_i2c_5_mask                                          (0x00000010)
#define SYS_SOFT_RESET7_DBG_rstn_i2c_5(data)                                         (0x00000010&((data)<<4))
#define SYS_SOFT_RESET7_DBG_rstn_i2c_5_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET7_DBG_get_rstn_i2c_5(data)                                     ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET7_DBG_rstn_i2c_4_shift                                         (2)
#define SYS_SOFT_RESET7_DBG_rstn_i2c_4_mask                                          (0x00000004)
#define SYS_SOFT_RESET7_DBG_rstn_i2c_4(data)                                         (0x00000004&((data)<<2))
#define SYS_SOFT_RESET7_DBG_rstn_i2c_4_src(data)                                     ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET7_DBG_get_rstn_i2c_4(data)                                     ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET7_DBG_rstn_tpb_bist_shift                                      (0)
#define SYS_SOFT_RESET7_DBG_rstn_tpb_bist_mask                                       (0x00000001)
#define SYS_SOFT_RESET7_DBG_rstn_tpb_bist(data)                                      (0x00000001&((data)<<0))
#define SYS_SOFT_RESET7_DBG_rstn_tpb_bist_src(data)                                  ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET7_DBG_get_rstn_tpb_bist(data)                                  ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE5_SECURE_DBG                                                 0x76C
#define SYS_CLOCK_ENABLE5_SECURE_DBG_reg_addr                                        "0x9800076C"
#define SYS_CLOCK_ENABLE5_SECURE_DBG_reg                                             0x9800076C
#define set_SYS_CLOCK_ENABLE5_SECURE_DBG_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE5_SECURE_DBG_reg)=data)
#define get_SYS_CLOCK_ENABLE5_SECURE_DBG_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE5_SECURE_DBG_reg))
#define SYS_CLOCK_ENABLE5_SECURE_DBG_inst_adr                                        "0x00DB"
#define SYS_CLOCK_ENABLE5_SECURE_DBG_inst                                            0x00DB
#define SYS_CLOCK_ENABLE5_SECURE_DBG_clk_en_pcpu_shift                               (0)
#define SYS_CLOCK_ENABLE5_SECURE_DBG_clk_en_pcpu_mask                                (0x00000001)
#define SYS_CLOCK_ENABLE5_SECURE_DBG_clk_en_pcpu(data)                               (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE5_SECURE_DBG_clk_en_pcpu_src(data)                           ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE5_SECURE_DBG_get_clk_en_pcpu(data)                           ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE6_SECURE_DBG                                                 0x784
#define SYS_CLOCK_ENABLE6_SECURE_DBG_reg_addr                                        "0x98000784"
#define SYS_CLOCK_ENABLE6_SECURE_DBG_reg                                             0x98000784
#define set_SYS_CLOCK_ENABLE6_SECURE_DBG_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE6_SECURE_DBG_reg)=data)
#define get_SYS_CLOCK_ENABLE6_SECURE_DBG_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE6_SECURE_DBG_reg))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_inst_adr                                        "0x00E1"
#define SYS_CLOCK_ENABLE6_SECURE_DBG_inst                                            0x00E1
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_10_shift                        (30)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_10_mask                         (0x40000000)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_10(data)                        (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_10_src(data)                    ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_10(data)                    ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_9_shift                         (28)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_9_mask                          (0x10000000)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_9(data)                         (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_9_src(data)                     ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_9(data)                     ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_8_shift                         (26)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_8_mask                          (0x04000000)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_8(data)                         (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_8_src(data)                     ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_8(data)                     ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_7_shift                         (24)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_7_mask                          (0x01000000)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_7(data)                         (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_7_src(data)                     ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_7(data)                     ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_6_shift                         (22)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_6_mask                          (0x00400000)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_6(data)                         (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_6_src(data)                     ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_6(data)                     ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_5_shift                         (20)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_5_mask                          (0x00100000)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_5(data)                         (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_5_src(data)                     ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_5(data)                     ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_4_shift                         (18)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_4_mask                          (0x00040000)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_4(data)                         (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_4_src(data)                     ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_4(data)                     ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_3_shift                         (16)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_3_mask                          (0x00010000)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_3(data)                         (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_3_src(data)                     ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_3(data)                     ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_2_shift                         (14)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_2_mask                          (0x00004000)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_2(data)                         (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_2_src(data)                     ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_2(data)                     ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_1_shift                         (12)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_1_mask                          (0x00001000)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_1(data)                         (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_1_src(data)                     ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_1(data)                     ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_0_shift                         (10)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_0_mask                          (0x00000400)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_0(data)                         (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nxxx_dmy_0_src(data)                     ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nxxx_dmy_0(data)                     ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_kt_shift                                 (8)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_kt_mask                                  (0x00000100)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_kt(data)                                 (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_kt_src(data)                             ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_kt(data)                             ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_sce_shift                                (6)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_sce_mask                                 (0x00000040)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_sce(data)                                (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_sce_src(data)                            ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_sce(data)                            ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_akl_shift                                (4)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_akl_mask                                 (0x00000010)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_akl(data)                                (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_akl_src(data)                            ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_akl(data)                            ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nd_shift                                 (2)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nd_mask                                  (0x00000004)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nd(data)                                 (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_nd_src(data)                             ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_nd(data)                             ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_dsc_shift                                (0)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_dsc_mask                                 (0x00000001)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_dsc(data)                                (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE6_SECURE_DBG_clk_en_dsc_src(data)                            ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE6_SECURE_DBG_get_clk_en_dsc(data)                            ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET8_SECURE_DBG                                                   0x788
#define SYS_SOFT_RESET8_SECURE_DBG_reg_addr                                          "0x98000788"
#define SYS_SOFT_RESET8_SECURE_DBG_reg                                               0x98000788
#define set_SYS_SOFT_RESET8_SECURE_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET8_SECURE_DBG_reg)=data)
#define get_SYS_SOFT_RESET8_SECURE_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET8_SECURE_DBG_reg))
#define SYS_SOFT_RESET8_SECURE_DBG_inst_adr                                          "0x00E2"
#define SYS_SOFT_RESET8_SECURE_DBG_inst                                              0x00E2
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_10_shift                            (30)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_10_mask                             (0x40000000)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_10(data)                            (0x40000000&((data)<<30))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_10_src(data)                        ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_10(data)                        ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_9_shift                             (28)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_9_mask                              (0x10000000)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_9(data)                             (0x10000000&((data)<<28))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_9_src(data)                         ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_9(data)                         ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_8_shift                             (26)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_8_mask                              (0x04000000)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_8(data)                             (0x04000000&((data)<<26))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_8_src(data)                         ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_8(data)                         ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_7_shift                             (24)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_7_mask                              (0x01000000)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_7(data)                             (0x01000000&((data)<<24))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_7_src(data)                         ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_7(data)                         ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_6_shift                             (22)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_6_mask                              (0x00400000)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_6(data)                             (0x00400000&((data)<<22))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_6_src(data)                         ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_6(data)                         ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_5_shift                             (20)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_5_mask                              (0x00100000)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_5(data)                             (0x00100000&((data)<<20))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_5_src(data)                         ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_5(data)                         ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_4_shift                             (18)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_4_mask                              (0x00040000)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_4(data)                             (0x00040000&((data)<<18))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_4_src(data)                         ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_4(data)                         ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_3_shift                             (16)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_3_mask                              (0x00010000)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_3(data)                             (0x00010000&((data)<<16))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_3_src(data)                         ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_3(data)                         ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_2_shift                             (14)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_2_mask                              (0x00004000)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_2(data)                             (0x00004000&((data)<<14))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_2_src(data)                         ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_2(data)                         ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_1_shift                             (12)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_1_mask                              (0x00001000)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_1(data)                             (0x00001000&((data)<<12))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_1_src(data)                         ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_1(data)                         ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_0_shift                             (10)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_0_mask                              (0x00000400)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_0(data)                             (0x00000400&((data)<<10))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nxxx_dmy_0_src(data)                         ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nxxx_dmy_0(data)                         ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_kt_shift                                     (8)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_kt_mask                                      (0x00000100)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_kt(data)                                     (0x00000100&((data)<<8))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_kt_src(data)                                 ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_kt(data)                                 ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_sce_shift                                    (6)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_sce_mask                                     (0x00000040)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_sce(data)                                    (0x00000040&((data)<<6))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_sce_src(data)                                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_sce(data)                                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_akl_shift                                    (4)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_akl_mask                                     (0x00000010)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_akl(data)                                    (0x00000010&((data)<<4))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_akl_src(data)                                ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_akl(data)                                ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nd_shift                                     (2)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nd_mask                                      (0x00000004)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nd(data)                                     (0x00000004&((data)<<2))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_nd_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_nd(data)                                 ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_dsc_shift                                    (0)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_dsc_mask                                     (0x00000001)
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_dsc(data)                                    (0x00000001&((data)<<0))
#define SYS_SOFT_RESET8_SECURE_DBG_rstn_dsc_src(data)                                ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET8_SECURE_DBG_get_rstn_dsc(data)                                ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE7_DBG                                                        0x78C
#define SYS_CLOCK_ENABLE7_DBG_reg_addr                                               "0x9800078C"
#define SYS_CLOCK_ENABLE7_DBG_reg                                                    0x9800078C
#define set_SYS_CLOCK_ENABLE7_DBG_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE7_DBG_reg)=data)
#define get_SYS_CLOCK_ENABLE7_DBG_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE7_DBG_reg))
#define SYS_CLOCK_ENABLE7_DBG_inst_adr                                               "0x00E3"
#define SYS_CLOCK_ENABLE7_DBG_inst                                                   0x00E3
#define SYS_CLOCK_ENABLE7_DBG_clk_en_earc_shift                                      (4)
#define SYS_CLOCK_ENABLE7_DBG_clk_en_earc_mask                                       (0x00000010)
#define SYS_CLOCK_ENABLE7_DBG_clk_en_earc(data)                                      (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE7_DBG_clk_en_earc_src(data)                                  ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE7_DBG_get_clk_en_earc(data)                                  ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE7_DBG_clk_en_iso_gspi_shift                                  (2)
#define SYS_CLOCK_ENABLE7_DBG_clk_en_iso_gspi_mask                                   (0x00000004)
#define SYS_CLOCK_ENABLE7_DBG_clk_en_iso_gspi(data)                                  (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE7_DBG_clk_en_iso_gspi_src(data)                              ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE7_DBG_get_clk_en_iso_gspi(data)                              ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE7_DBG_clk_en_pcie2_shift                                     (0)
#define SYS_CLOCK_ENABLE7_DBG_clk_en_pcie2_mask                                      (0x00000001)
#define SYS_CLOCK_ENABLE7_DBG_clk_en_pcie2(data)                                     (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE7_DBG_clk_en_pcie2_src(data)                                 ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE7_DBG_get_clk_en_pcie2(data)                                 ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET9_DBG                                                          0x790
#define SYS_SOFT_RESET9_DBG_reg_addr                                                 "0x98000790"
#define SYS_SOFT_RESET9_DBG_reg                                                      0x98000790
#define set_SYS_SOFT_RESET9_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET9_DBG_reg)=data)
#define get_SYS_SOFT_RESET9_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET9_DBG_reg))
#define SYS_SOFT_RESET9_DBG_inst_adr                                                 "0x00E4"
#define SYS_SOFT_RESET9_DBG_inst                                                     0x00E4
#define SYS_SOFT_RESET9_DBG_rstn_dcphy_umctl2_shift                                  (14)
#define SYS_SOFT_RESET9_DBG_rstn_dcphy_umctl2_mask                                   (0x00004000)
#define SYS_SOFT_RESET9_DBG_rstn_dcphy_umctl2(data)                                  (0x00004000&((data)<<14))
#define SYS_SOFT_RESET9_DBG_rstn_dcphy_umctl2_src(data)                              ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET9_DBG_get_rstn_dcphy_umctl2(data)                              ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_phy_mdio_shift                                (12)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_phy_mdio_mask                                 (0x00001000)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_phy_mdio(data)                                (0x00001000&((data)<<12))
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_phy_mdio_src(data)                            ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET9_DBG_get_rstn_pcie2_phy_mdio(data)                            ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_nonstich_shift                                (10)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_nonstich_mask                                 (0x00000400)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_nonstich(data)                                (0x00000400&((data)<<10))
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_nonstich_src(data)                            ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET9_DBG_get_rstn_pcie2_nonstich(data)                            ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_power_shift                                   (8)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_power_mask                                    (0x00000100)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_power(data)                                   (0x00000100&((data)<<8))
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_power_src(data)                               ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET9_DBG_get_rstn_pcie2_power(data)                               ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_core_shift                                    (6)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_core_mask                                     (0x00000040)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_core(data)                                    (0x00000040&((data)<<6))
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_core_src(data)                                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET9_DBG_get_rstn_pcie2_core(data)                                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_shift                                         (4)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_mask                                          (0x00000010)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2(data)                                         (0x00000010&((data)<<4))
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_src(data)                                     ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET9_DBG_get_rstn_pcie2(data)                                     ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_phy_shift                                     (2)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_phy_mask                                      (0x00000004)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_phy(data)                                     (0x00000004&((data)<<2))
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_phy_src(data)                                 ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET9_DBG_get_rstn_pcie2_phy(data)                                 ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_stitch_shift                                  (0)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_stitch_mask                                   (0x00000001)
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_stitch(data)                                  (0x00000001&((data)<<0))
#define SYS_SOFT_RESET9_DBG_rstn_pcie2_stitch_src(data)                              ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET9_DBG_get_rstn_pcie2_stitch(data)                              ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET10_SECURE_DBG                                                  0x794
#define SYS_SOFT_RESET10_SECURE_DBG_reg_addr                                         "0x98000794"
#define SYS_SOFT_RESET10_SECURE_DBG_reg                                              0x98000794
#define set_SYS_SOFT_RESET10_SECURE_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET10_SECURE_DBG_reg)=data)
#define get_SYS_SOFT_RESET10_SECURE_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET10_SECURE_DBG_reg))
#define SYS_SOFT_RESET10_SECURE_DBG_inst_adr                                         "0x00E5"
#define SYS_SOFT_RESET10_SECURE_DBG_inst                                             0x00E5
#define SYS_SOFT_RESET10_SECURE_DBG_rstn_nf_shift                                    (0)
#define SYS_SOFT_RESET10_SECURE_DBG_rstn_nf_mask                                     (0x00000001)
#define SYS_SOFT_RESET10_SECURE_DBG_rstn_nf(data)                                    (0x00000001&((data)<<0))
#define SYS_SOFT_RESET10_SECURE_DBG_rstn_nf_src(data)                                ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET10_SECURE_DBG_get_rstn_nf(data)                                ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET_SECURE_DMY_0_DBG                                              0x798
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_reg_addr                                     "0x98000798"
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_reg                                          0x98000798
#define set_SYS_SOFT_RESET_SECURE_DMY_0_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET_SECURE_DMY_0_DBG_reg)=data)
#define get_SYS_SOFT_RESET_SECURE_DMY_0_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET_SECURE_DMY_0_DBG_reg))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_inst_adr                                     "0x00E6"
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_inst                                         0x00E6
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_15_shift                   (30)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_15_mask                    (0x40000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_15(data)                   (0x40000000&((data)<<30))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_15_src(data)               ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_15(data)               ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_14_shift                   (28)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_14_mask                    (0x10000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_14(data)                   (0x10000000&((data)<<28))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_14_src(data)               ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_14(data)               ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_13_shift                   (26)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_13_mask                    (0x04000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_13(data)                   (0x04000000&((data)<<26))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_13_src(data)               ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_13(data)               ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_12_shift                   (24)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_12_mask                    (0x01000000)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_12(data)                   (0x01000000&((data)<<24))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_12_src(data)               ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_12(data)               ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_11_shift                   (22)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_11_mask                    (0x00400000)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_11(data)                   (0x00400000&((data)<<22))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_11_src(data)               ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_11(data)               ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_10_shift                   (20)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_10_mask                    (0x00100000)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_10(data)                   (0x00100000&((data)<<20))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_10_src(data)               ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_10(data)               ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_9_shift                    (18)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_9_mask                     (0x00040000)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_9(data)                    (0x00040000&((data)<<18))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_9_src(data)                ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_9(data)                ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_8_shift                    (16)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_8_mask                     (0x00010000)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_8(data)                    (0x00010000&((data)<<16))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_8_src(data)                ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_8(data)                ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_7_shift                    (14)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_7_mask                     (0x00004000)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_7(data)                    (0x00004000&((data)<<14))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_7_src(data)                ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_7(data)                ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_6_shift                    (12)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_6_mask                     (0x00001000)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_6(data)                    (0x00001000&((data)<<12))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_6_src(data)                ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_6(data)                ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_5_shift                    (10)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_5_mask                     (0x00000400)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_5(data)                    (0x00000400&((data)<<10))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_5_src(data)                ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_5(data)                ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_4_shift                    (8)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_4_mask                     (0x00000100)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_4(data)                    (0x00000100&((data)<<8))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_4_src(data)                ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_4(data)                ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_3_shift                    (6)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_3_mask                     (0x00000040)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_3(data)                    (0x00000040&((data)<<6))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_3_src(data)                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_3(data)                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_2_shift                    (4)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_2_mask                     (0x00000010)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_2(data)                    (0x00000010&((data)<<4))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_2_src(data)                ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_2(data)                ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_1_shift                    (2)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_1_mask                     (0x00000004)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_1(data)                    (0x00000004&((data)<<2))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_1_src(data)                ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_1(data)                ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_0_shift                    (0)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_0_mask                     (0x00000001)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_0(data)                    (0x00000001&((data)<<0))
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_rstn_secure_dmy_0_0_src(data)                ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET_SECURE_DMY_0_DBG_get_rstn_secure_dmy_0_0(data)                ((0x00000001&(data))>>0)


#define SYS_SOFT_RESET_SECURE_DMY_1_DBG                                              0x79C
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_reg_addr                                     "0x9800079C"
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_reg                                          0x9800079C
#define set_SYS_SOFT_RESET_SECURE_DMY_1_DBG_reg(data)   (*((volatile unsigned int*) SYS_SOFT_RESET_SECURE_DMY_1_DBG_reg)=data)
#define get_SYS_SOFT_RESET_SECURE_DMY_1_DBG_reg   (*((volatile unsigned int*) SYS_SOFT_RESET_SECURE_DMY_1_DBG_reg))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_inst_adr                                     "0x00E7"
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_inst                                         0x00E7
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_15_shift                   (30)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_15_mask                    (0x40000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_15(data)                   (0x40000000&((data)<<30))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_15_src(data)               ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_15(data)               ((0x40000000&(data))>>30)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_14_shift                   (28)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_14_mask                    (0x10000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_14(data)                   (0x10000000&((data)<<28))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_14_src(data)               ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_14(data)               ((0x10000000&(data))>>28)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_13_shift                   (26)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_13_mask                    (0x04000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_13(data)                   (0x04000000&((data)<<26))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_13_src(data)               ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_13(data)               ((0x04000000&(data))>>26)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_12_shift                   (24)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_12_mask                    (0x01000000)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_12(data)                   (0x01000000&((data)<<24))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_12_src(data)               ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_12(data)               ((0x01000000&(data))>>24)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_11_shift                   (22)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_11_mask                    (0x00400000)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_11(data)                   (0x00400000&((data)<<22))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_11_src(data)               ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_11(data)               ((0x00400000&(data))>>22)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_10_shift                   (20)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_10_mask                    (0x00100000)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_10(data)                   (0x00100000&((data)<<20))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_10_src(data)               ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_10(data)               ((0x00100000&(data))>>20)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_9_shift                    (18)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_9_mask                     (0x00040000)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_9(data)                    (0x00040000&((data)<<18))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_9_src(data)                ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_9(data)                ((0x00040000&(data))>>18)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_8_shift                    (16)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_8_mask                     (0x00010000)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_8(data)                    (0x00010000&((data)<<16))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_8_src(data)                ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_8(data)                ((0x00010000&(data))>>16)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_7_shift                    (14)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_7_mask                     (0x00004000)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_7(data)                    (0x00004000&((data)<<14))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_7_src(data)                ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_7(data)                ((0x00004000&(data))>>14)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_6_shift                    (12)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_6_mask                     (0x00001000)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_6(data)                    (0x00001000&((data)<<12))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_6_src(data)                ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_6(data)                ((0x00001000&(data))>>12)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_5_shift                    (10)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_5_mask                     (0x00000400)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_5(data)                    (0x00000400&((data)<<10))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_5_src(data)                ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_5(data)                ((0x00000400&(data))>>10)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_4_shift                    (8)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_4_mask                     (0x00000100)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_4(data)                    (0x00000100&((data)<<8))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_4_src(data)                ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_4(data)                ((0x00000100&(data))>>8)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_3_shift                    (6)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_3_mask                     (0x00000040)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_3(data)                    (0x00000040&((data)<<6))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_3_src(data)                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_3(data)                ((0x00000040&(data))>>6)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_2_shift                    (4)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_2_mask                     (0x00000010)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_2(data)                    (0x00000010&((data)<<4))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_2_src(data)                ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_2(data)                ((0x00000010&(data))>>4)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_1_shift                    (2)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_1_mask                     (0x00000004)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_1(data)                    (0x00000004&((data)<<2))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_1_src(data)                ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_1(data)                ((0x00000004&(data))>>2)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_0_shift                    (0)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_0_mask                     (0x00000001)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_0(data)                    (0x00000001&((data)<<0))
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_rstn_secure_dmy_1_0_src(data)                ((0x00000001&(data))>>0)
#define SYS_SOFT_RESET_SECURE_DMY_1_DBG_get_rstn_secure_dmy_1_0(data)                ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG                                            0x7A0
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_reg_addr                                   "0x980007A0"
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_reg                                        0x980007A0
#define set_SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_reg)=data)
#define get_SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_reg))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_inst_adr                                   "0x00E8"
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_inst                                       0x00E8
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_15_shift               (30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_15_mask                (0x40000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_15(data)               (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_15_src(data)           ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_15(data)           ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_14_shift               (28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_14_mask                (0x10000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_14(data)               (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_14_src(data)           ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_14(data)           ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_13_shift               (26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_13_mask                (0x04000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_13(data)               (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_13_src(data)           ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_13(data)           ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_12_shift               (24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_12_mask                (0x01000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_12(data)               (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_12_src(data)           ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_12(data)           ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_11_shift               (22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_11_mask                (0x00400000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_11(data)               (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_11_src(data)           ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_11(data)           ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_10_shift               (20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_10_mask                (0x00100000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_10(data)               (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_10_src(data)           ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_10(data)           ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_9_shift                (18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_9_mask                 (0x00040000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_9(data)                (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_9_src(data)            ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_9(data)            ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_8_shift                (16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_8_mask                 (0x00010000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_8(data)                (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_8_src(data)            ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_8(data)            ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_7_shift                (14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_7_mask                 (0x00004000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_7(data)                (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_7_src(data)            ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_7(data)            ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_6_shift                (12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_6_mask                 (0x00001000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_6(data)                (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_6_src(data)            ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_6(data)            ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_5_shift                (10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_5_mask                 (0x00000400)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_5(data)                (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_5_src(data)            ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_5(data)            ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_4_shift                (8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_4_mask                 (0x00000100)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_4(data)                (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_4_src(data)            ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_4(data)            ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_3_shift                (6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_3_mask                 (0x00000040)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_3(data)                (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_3_src(data)            ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_3(data)            ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_2_shift                (4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_2_mask                 (0x00000010)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_2(data)                (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_2_src(data)            ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_2(data)            ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_1_shift                (2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_1_mask                 (0x00000004)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_1(data)                (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_1_src(data)            ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_1(data)            ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_0_shift                (0)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_0_mask                 (0x00000001)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_0(data)                (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_clk_en_secure_dmy_0_0_src(data)            ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE_SECURE_DMY_0_DBG_get_clk_en_secure_dmy_0_0(data)            ((0x00000001&(data))>>0)


#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG                                            0x7A4
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_reg_addr                                   "0x980007A4"
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_reg                                        0x980007A4
#define set_SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_reg(data)   (*((volatile unsigned int*) SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_reg)=data)
#define get_SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_reg   (*((volatile unsigned int*) SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_reg))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_inst_adr                                   "0x00E9"
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_inst                                       0x00E9
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_15_shift               (30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_15_mask                (0x40000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_15(data)               (0x40000000&((data)<<30))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_15_src(data)           ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_15(data)           ((0x40000000&(data))>>30)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_14_shift               (28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_14_mask                (0x10000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_14(data)               (0x10000000&((data)<<28))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_14_src(data)           ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_14(data)           ((0x10000000&(data))>>28)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_13_shift               (26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_13_mask                (0x04000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_13(data)               (0x04000000&((data)<<26))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_13_src(data)           ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_13(data)           ((0x04000000&(data))>>26)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_12_shift               (24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_12_mask                (0x01000000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_12(data)               (0x01000000&((data)<<24))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_12_src(data)           ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_12(data)           ((0x01000000&(data))>>24)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_11_shift               (22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_11_mask                (0x00400000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_11(data)               (0x00400000&((data)<<22))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_11_src(data)           ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_11(data)           ((0x00400000&(data))>>22)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_10_shift               (20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_10_mask                (0x00100000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_10(data)               (0x00100000&((data)<<20))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_10_src(data)           ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_10(data)           ((0x00100000&(data))>>20)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_9_shift                (18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_9_mask                 (0x00040000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_9(data)                (0x00040000&((data)<<18))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_9_src(data)            ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_9(data)            ((0x00040000&(data))>>18)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_8_shift                (16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_8_mask                 (0x00010000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_8(data)                (0x00010000&((data)<<16))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_8_src(data)            ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_8(data)            ((0x00010000&(data))>>16)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_7_shift                (14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_7_mask                 (0x00004000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_7(data)                (0x00004000&((data)<<14))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_7_src(data)            ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_7(data)            ((0x00004000&(data))>>14)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_6_shift                (12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_6_mask                 (0x00001000)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_6(data)                (0x00001000&((data)<<12))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_6_src(data)            ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_6(data)            ((0x00001000&(data))>>12)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_5_shift                (10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_5_mask                 (0x00000400)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_5(data)                (0x00000400&((data)<<10))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_5_src(data)            ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_5(data)            ((0x00000400&(data))>>10)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_4_shift                (8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_4_mask                 (0x00000100)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_4(data)                (0x00000100&((data)<<8))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_4_src(data)            ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_4(data)            ((0x00000100&(data))>>8)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_3_shift                (6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_3_mask                 (0x00000040)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_3(data)                (0x00000040&((data)<<6))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_3_src(data)            ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_3(data)            ((0x00000040&(data))>>6)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_2_shift                (4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_2_mask                 (0x00000010)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_2(data)                (0x00000010&((data)<<4))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_2_src(data)            ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_2(data)            ((0x00000010&(data))>>4)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_1_shift                (2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_1_mask                 (0x00000004)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_1(data)                (0x00000004&((data)<<2))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_1_src(data)            ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_1(data)            ((0x00000004&(data))>>2)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_0_shift                (0)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_0_mask                 (0x00000001)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_0(data)                (0x00000001&((data)<<0))
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_clk_en_secure_dmy_1_0_src(data)            ((0x00000001&(data))>>0)
#define SYS_CLOCK_ENABLE_SECURE_DMY_1_DBG_get_clk_en_secure_dmy_1_0(data)            ((0x00000001&(data))>>0)


#endif
