Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto fb2551c540b74d7885e32d5d1e6c4541 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2s_receive_test_behav xil_defaultlib.i2s_receive_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2s_receive(DATA_WIDTH=16)
Compiling module xil_defaultlib.common_test_util(check_width=16)
Compiling module xil_defaultlib.axi4_streaming_slave_bfm(ID_BUS_...
Compiling module xil_defaultlib.queue(width=16,depth=10)
Compiling module xil_defaultlib.i2s_receive_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2s_receive_test_behav
