// Seed: 3632842141
`timescale 1ps / 1 ps
module module_0 (
    inout id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4
    , id_22,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    input id_12,
    input id_13
    , id_23,
    input id_14,
    input id_15,
    input logic id_16,
    output id_17,
    output id_18,
    output logic id_19,
    output logic id_20,
    input id_21
);
  assign id_0 = !id_16(1, id_7) & id_13;
  logic id_24;
  assign id_18[1] = id_22;
  always @(id_11 or posedge 1 | id_23 | 1 | id_21) begin
    id_0 <= id_22;
  end
endmodule
