// Seed: 2501197655
module module_0 (
    input  wire id_0
    , id_3,
    output tri  id_1
);
endmodule
module module_1 #(
    parameter id_1 = 32'd58
) (
    output uwire id_0,
    input wire _id_1,
    input supply0 id_2,
    output supply0 id_3
);
  wire [1 : id_1] id_5;
  wire id_6;
  supply1 id_7;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  assign id_7 = id_1;
  logic id_8;
  assign id_7 = 1;
endmodule
module module_2 (
    input tri id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5
);
  supply1 id_7;
  logic [-1 : 1] id_8 = -1'b0;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
