# Verilog created file#
*~
*.csd
*.sdf
*.bak
