vendor_name = ModelSim
source_file = 1, D:/intelFPGA_lite/Project/test/test.v
source_file = 1, D:/intelFPGA_lite/Project/test/test.vwf
source_file = 1, D:/intelFPGA_lite/Project/test/Waveform.vwf
source_file = 1, D:/intelFPGA_lite/Project/test/Verilog1.v
source_file = 1, D:/intelFPGA_lite/Project/test/db/test.cbx.xml
design_name = test
instance = comp, \B[0]~output , B[0]~output, test, 1
instance = comp, \B[1]~output , B[1]~output, test, 1
instance = comp, \B[2]~output , B[2]~output, test, 1
instance = comp, \B[3]~output , B[3]~output, test, 1
instance = comp, \G[2]~input , G[2]~input, test, 1
instance = comp, \G[3]~input , G[3]~input, test, 1
instance = comp, \G[1]~input , G[1]~input, test, 1
instance = comp, \G[0]~input , G[0]~input, test, 1
instance = comp, \B~0 , B~0, test, 1
instance = comp, \B~1 , B~1, test, 1
instance = comp, \B~2 , B~2, test, 1
