set clock_constraint { \
    name clk \
    module pps_synchronizer_control \
    port ap_clk \
    period 3.906 \
    uncertainty 1.05462 \
}

set all_path {}

set false_path {}

