# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Downloads/FF_jd.vhd" \
"../../../../projet.srcs/sources_1/new/memoire_cache.vhd" \
"../../../../projet.srcs/sim_1/new/cache_memory.vhd" \

# Do not sort compile order
nosort
