INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Binit/FullAdder/FullAdder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Binit/FullAdder/FullAdder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Xilinx/Binit/FullAdder/FullAdder.srcs/sources_1/new/half_adder.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Binit/FullAdder/FullAdder.srcs/sources_1/new/twos_comp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_comp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Binit/FullAdder/FullAdder.srcs/sim_1/new/twos_comp_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_comp_adder_tb
