{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757133309266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757133309266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  6 07:35:09 2025 " "Processing started: Sat Sep  6 07:35:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757133309266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133309266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PE2526 -c PE2526 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PE2526 -c PE2526" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133309266 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1757133309631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757133309657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757133309657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/pe_2526/rtl/seg_disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/seg_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_disp " "Found entity 1: seg_disp" {  } { { "../RTL/seg_disp.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/seg_disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757133319422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/pe_2526/rtl/control/control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/control/control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_top " "Found entity 1: control_top" {  } { { "../RTL/control/control_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control/control_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757133319424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/pe_2526/rtl/control/uart_tst.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/control/uart_tst.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tst " "Found entity 1: uart_tst" {  } { { "../RTL/control/uart_tst.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control/uart_tst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757133319426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/pe_2526/rtl/sig_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/sig_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sig_control " "Found entity 1: sig_control" {  } { { "../RTL/sig_control.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/sig_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757133319429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/pe_2526/rtl/new uart/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/new uart/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../RTL/New UART/tx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757133319431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/pe_2526/rtl/new uart/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/new uart/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../RTL/New UART/rx.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757133319433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_FREQ clk_freq uart_top.v(14) " "Verilog HDL Declaration information at uart_top.v(14): object \"CLK_FREQ\" differs only in case from object \"clk_freq\" in the same scope" {  } { { "../RTL/New UART/uart_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1757133319435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_RATE baud_rate uart_top.v(15) " "Verilog HDL Declaration information at uart_top.v(15): object \"BAUD_RATE\" differs only in case from object \"baud_rate\" in the same scope" {  } { { "../RTL/New UART/uart_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1757133319435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/pe_2526/rtl/new uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/new uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../RTL/New UART/uart_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757133319435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/pe_2526/rtl/ram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/ram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_test " "Found entity 1: ram_test" {  } { { "../RTL/ram_test.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/ram_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757133319437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319437 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memories.v(139) " "Verilog HDL information at memories.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/memories.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/memories.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1757133319438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/pe_2526/rtl/memories.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/memories.v" { { "Info" "ISGN_ENTITY_NAME" "1 memories " "Found entity 1: memories" {  } { { "../RTL/memories.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/memories.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757133319439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dnld/documents/projects/de10_projects/pe_2526/rtl/pe_fpga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dnld/documents/projects/de10_projects/pe_2526/rtl/pe_fpga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 PE_FPGA_top " "Found entity 1: PE_FPGA_top" {  } { { "../RTL/PE_FPGA_top.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757133319441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319441 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PE_FPGA_top " "Elaborating entity \"PE_FPGA_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757133319476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memories memories:memories " "Elaborating entity \"memories\" for hierarchy \"memories:memories\"" {  } { { "../RTL/PE_FPGA_top.v" "memories" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757133319487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_test memories:memories\|ram_test:u1 " "Elaborating entity \"ram_test\" for hierarchy \"memories:memories\|ram_test:u1\"" {  } { { "../RTL/memories.v" "u1" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/memories.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757133319509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top\"" {  } { { "../RTL/PE_FPGA_top.v" "uart_top" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757133319547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart_top:uart_top\|rx:rx " "Elaborating entity \"rx\" for hierarchy \"uart_top:uart_top\|rx:rx\"" {  } { { "../RTL/New UART/uart_top.v" "rx" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757133319559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart_top:uart_top\|tx:tx " "Elaborating entity \"tx\" for hierarchy \"uart_top:uart_top\|tx:tx\"" {  } { { "../RTL/New UART/uart_top.v" "tx" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/New UART/uart_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757133319578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_top control_top:control_top " "Elaborating entity \"control_top\" for hierarchy \"control_top:control_top\"" {  } { { "../RTL/PE_FPGA_top.v" "control_top" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/PE_FPGA_top.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757133319601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tst control_top:control_top\|uart_tst:uart_tst " "Elaborating entity \"uart_tst\" for hierarchy \"control_top:control_top\|uart_tst:uart_tst\"" {  } { { "../RTL/control/control_top.v" "uart_tst" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control/control_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757133319610 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "10 9 0 states_leds uart_tst.v(117) " "Verilog HDL error at uart_tst.v(117): index 10 cannot fall outside the declared range \[9:0\] for vector \"states_leds\"" {  } { { "../RTL/control/uart_tst.v" "" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control/uart_tst.v" 117 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757133319612 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "control_top:control_top\|uart_tst:uart_tst " "Can't elaborate user hierarchy \"control_top:control_top\|uart_tst:uart_tst\"" {  } { { "../RTL/control/control_top.v" "uart_tst" { Text "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/RTL/control/control_top.v" 14 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757133319613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/Synthesis/output_files/PE2526.map.smsg " "Generated suppressed messages file C:/Users/DNLD/Documents/Projects/DE10_projects/PE_2526/Synthesis/output_files/PE2526.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319647 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757133319711 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep  6 07:35:19 2025 " "Processing ended: Sat Sep  6 07:35:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757133319711 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757133319711 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757133319711 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133319711 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757133320351 ""}
