#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f945ac19200 .scope module, "alu" "alu" 2 4;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 5 "SELECT";
o0x7f945ad32038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f945ac2a500/d .functor BUFZ 32, o0x7f945ad32038, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f945ac2a500 .delay 32 (10,10,10) L_0x7f945ac2a500/d;
o0x7f945ad32008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x7f945ac2b660/d .functor AND 32, o0x7f945ad32008, o0x7f945ad32038, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f945ac2b660 .delay 32 (30,30,30) L_0x7f945ac2b660/d;
L_0x7f945ac2b7a0/d .functor OR 32, o0x7f945ad32008, o0x7f945ad32038, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f945ac2b7a0 .delay 32 (30,30,30) L_0x7f945ac2b7a0/d;
L_0x7f945ac2b960/d .functor XOR 32, o0x7f945ad32008, o0x7f945ad32038, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f945ac2b960 .delay 32 (30,30,30) L_0x7f945ac2b960/d;
v0x7f945ac19c40_0 .net "DATA1", 31 0, o0x7f945ad32008;  0 drivers
v0x7f945ac29f70_0 .net "DATA2", 31 0, o0x7f945ad32038;  0 drivers
v0x7f945ac2a010_0 .net "INTER_ADD", 31 0, L_0x7f945ac2b340;  1 drivers
v0x7f945ac2a0c0_0 .net "INTER_AND", 31 0, L_0x7f945ac2b660;  1 drivers
v0x7f945ac2a170_0 .net "INTER_DIV", 31 0, L_0x7f945ac2c900;  1 drivers
v0x7f945ac2a260_0 .net "INTER_FWD", 31 0, L_0x7f945ac2a500;  1 drivers
v0x7f945ac2a310_0 .net "INTER_MUL", 31 0, L_0x7f945ac2c5c0;  1 drivers
v0x7f945ac2a3c0_0 .net "INTER_MULHSU", 31 0, L_0x7f945ac2c660;  1 drivers
v0x7f945ac2a470_0 .net "INTER_MULHU", 31 0, L_0x7f945ac2c800;  1 drivers
v0x7f945ac2a580_0 .net "INTER_OR", 31 0, L_0x7f945ac2b7a0;  1 drivers
v0x7f945ac2a630_0 .net "INTER_REM", 31 0, L_0x7f945ac2cc80;  1 drivers
v0x7f945ac2a6e0_0 .net "INTER_REMU", 31 0, L_0x7f945ac2cd20;  1 drivers
v0x7f945ac2a790_0 .net "INTER_SLL", 31 0, L_0x7f945ac2ba50;  1 drivers
v0x7f945ac2a840_0 .net "INTER_SLT", 31 0, L_0x7f945ac2c160;  1 drivers
v0x7f945ac2a8f0_0 .net "INTER_SLTU", 31 0, L_0x7f945ac2c3a0;  1 drivers
v0x7f945ac2a9a0_0 .net "INTER_SRA", 31 0, L_0x7f945ac2be20;  1 drivers
v0x7f945ac2aa50_0 .net "INTER_SRL", 31 0, L_0x7f945ac2bbc0;  1 drivers
v0x7f945ac2abe0_0 .net "INTER_SUB", 31 0, L_0x7f945ac2b4e0;  1 drivers
v0x7f945ac2ac70_0 .net "INTER_XOR", 31 0, L_0x7f945ac2b960;  1 drivers
v0x7f945ac2ad20_0 .var "RESULT", 31 0;
o0x7f945ad323c8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7f945ac2add0_0 .net "SELECT", 4 0, o0x7f945ad323c8;  0 drivers
v0x7f945ac2ae80_0 .net *"_ivl_18", 0 0, L_0x7f945ac2c060;  1 drivers
L_0x7f945ad63008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f945ac2af20_0 .net/2u *"_ivl_20", 31 0, L_0x7f945ad63008;  1 drivers
L_0x7f945ad63050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f945ac2afd0_0 .net/2u *"_ivl_22", 31 0, L_0x7f945ad63050;  1 drivers
v0x7f945ac2b080_0 .net *"_ivl_26", 0 0, L_0x7f945ac2c300;  1 drivers
L_0x7f945ad63098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f945ac2b120_0 .net/2u *"_ivl_28", 31 0, L_0x7f945ad63098;  1 drivers
L_0x7f945ad630e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f945ac2b1d0_0 .net/2u *"_ivl_30", 31 0, L_0x7f945ad630e0;  1 drivers
E_0x7f945ac14ad0/0 .event edge, v0x7f945ac2add0_0, v0x7f945ac2a010_0, v0x7f945ac2a790_0, v0x7f945ac2a840_0;
E_0x7f945ac14ad0/1 .event edge, v0x7f945ac2a8f0_0, v0x7f945ac2ac70_0, v0x7f945ac2aa50_0, v0x7f945ac2a580_0;
E_0x7f945ac14ad0/2 .event edge, v0x7f945ac2a0c0_0, v0x7f945ac2a310_0, v0x7f945ac2a3c0_0, v0x7f945ac2a470_0;
E_0x7f945ac14ad0/3 .event edge, v0x7f945ac2a170_0, v0x7f945ac2a630_0, v0x7f945ac2a6e0_0, v0x7f945ac2a9a0_0;
E_0x7f945ac14ad0/4 .event edge, v0x7f945ac2abe0_0, v0x7f945ac2a260_0;
E_0x7f945ac14ad0 .event/or E_0x7f945ac14ad0/0, E_0x7f945ac14ad0/1, E_0x7f945ac14ad0/2, E_0x7f945ac14ad0/3, E_0x7f945ac14ad0/4;
L_0x7f945ac2b340 .delay 32 (30,30,30) L_0x7f945ac2b340/d;
L_0x7f945ac2b340/d .arith/sum 32, o0x7f945ad32008, o0x7f945ad32038;
L_0x7f945ac2b4e0 .delay 32 (30,30,30) L_0x7f945ac2b4e0/d;
L_0x7f945ac2b4e0/d .arith/sub 32, o0x7f945ad32008, o0x7f945ad32038;
L_0x7f945ac2ba50 .delay 32 (40,40,40) L_0x7f945ac2ba50/d;
L_0x7f945ac2ba50/d .shift/l 32, o0x7f945ad32008, o0x7f945ad32038;
L_0x7f945ac2bbc0 .delay 32 (40,40,40) L_0x7f945ac2bbc0/d;
L_0x7f945ac2bbc0/d .shift/r 32, o0x7f945ad32008, o0x7f945ad32038;
L_0x7f945ac2be20 .delay 32 (40,40,40) L_0x7f945ac2be20/d;
L_0x7f945ac2be20/d .shift/r 32, o0x7f945ad32008, o0x7f945ad32038;
L_0x7f945ac2c060 .cmp/gt.s 32, o0x7f945ad32038, o0x7f945ad32008;
L_0x7f945ac2c160 .delay 32 (30,30,30) L_0x7f945ac2c160/d;
L_0x7f945ac2c160/d .functor MUXZ 32, L_0x7f945ad63050, L_0x7f945ad63008, L_0x7f945ac2c060, C4<>;
L_0x7f945ac2c300 .cmp/gt 32, o0x7f945ad32038, o0x7f945ad32008;
L_0x7f945ac2c3a0 .delay 32 (30,30,30) L_0x7f945ac2c3a0/d;
L_0x7f945ac2c3a0/d .functor MUXZ 32, L_0x7f945ad630e0, L_0x7f945ad63098, L_0x7f945ac2c300, C4<>;
L_0x7f945ac2c5c0 .delay 32 (80,80,80) L_0x7f945ac2c5c0/d;
L_0x7f945ac2c5c0/d .arith/mult 32, o0x7f945ad32008, o0x7f945ad32038;
L_0x7f945ac2c660 .delay 32 (80,80,80) L_0x7f945ac2c660/d;
L_0x7f945ac2c660/d .arith/mult 32, o0x7f945ad32008, o0x7f945ad32008;
L_0x7f945ac2c800 .delay 32 (80,80,80) L_0x7f945ac2c800/d;
L_0x7f945ac2c800/d .arith/mult 32, o0x7f945ad32008, o0x7f945ad32008;
L_0x7f945ac2c900 .delay 32 (80,80,80) L_0x7f945ac2c900/d;
L_0x7f945ac2c900/d .arith/div.s 32, o0x7f945ad32008, o0x7f945ad32008;
L_0x7f945ac2cc80 .delay 32 (80,80,80) L_0x7f945ac2cc80/d;
L_0x7f945ac2cc80/d .arith/mod.s 32, o0x7f945ad32008, o0x7f945ad32008;
L_0x7f945ac2cd20 .delay 32 (80,80,80) L_0x7f945ac2cd20/d;
L_0x7f945ac2cd20/d .arith/mod 32, o0x7f945ad32008, o0x7f945ad32008;
    .scope S_0x7f945ac19200;
T_0 ;
    %wait E_0x7f945ac14ad0;
    %load/vec4 v0x7f945ac2add0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 31, 7, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.0 ;
    %load/vec4 v0x7f945ac2a010_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.1 ;
    %load/vec4 v0x7f945ac2a790_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.2 ;
    %load/vec4 v0x7f945ac2a840_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.3 ;
    %load/vec4 v0x7f945ac2a8f0_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.4 ;
    %load/vec4 v0x7f945ac2ac70_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.5 ;
    %load/vec4 v0x7f945ac2aa50_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.6 ;
    %load/vec4 v0x7f945ac2a580_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.7 ;
    %load/vec4 v0x7f945ac2a0c0_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.8 ;
    %load/vec4 v0x7f945ac2a310_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.9 ;
    %load/vec4 v0x7f945ac2a310_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.10 ;
    %load/vec4 v0x7f945ac2a3c0_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.11 ;
    %load/vec4 v0x7f945ac2a470_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.12 ;
    %load/vec4 v0x7f945ac2a170_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.13 ;
    %load/vec4 v0x7f945ac2a630_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.14 ;
    %load/vec4 v0x7f945ac2a6e0_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.15 ;
    %load/vec4 v0x7f945ac2a9a0_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.16 ;
    %load/vec4 v0x7f945ac2abe0_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x7f945ac2a260_0;
    %store/vec4 v0x7f945ac2ad20_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
