# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL" \
"PipelineCPUTest_time_synth.v" \

# Do not sort compile order
nosort
