#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9938602320 .scope module, "alu1_test" "alu1_test" 2 1;
 .timescale 0 0;
v0x7f99386162b0_0 .var "a", 0 0;
v0x7f9938616340_0 .var "b", 0 0;
v0x7f9938616420_0 .var "cin", 0 0;
v0x7f99386164f0_0 .net "cout", 0 0, L_0x7f9938616c70;  1 drivers
v0x7f99386165c0_0 .var "ctl", 2 0;
v0x7f9938616690_0 .net "out", 0 0, L_0x7f9938618130;  1 drivers
S_0x7f9938602480 .scope module, "al" "alu1" 2 11, 3 21 0, S_0x7f9938602320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "A"
    .port_info 3 /INPUT 1 "B"
    .port_info 4 /INPUT 1 "carryin"
    .port_info 5 /INPUT 3 "control"
L_0x7f9938616760 .functor XOR 1, v0x7f9938616340_0, L_0x7f9938616810, C4<0>, C4<0>;
v0x7f9938615b00_0 .net "A", 0 0, v0x7f99386162b0_0;  1 drivers
v0x7f9938615be0_0 .net "B", 0 0, v0x7f9938616340_0;  1 drivers
v0x7f9938615c70_0 .net "XOR1", 0 0, L_0x7f9938616760;  1 drivers
v0x7f9938615d40_0 .net *"_s1", 0 0, L_0x7f9938616810;  1 drivers
v0x7f9938615dd0_0 .net "carryin", 0 0, v0x7f9938616420_0;  1 drivers
v0x7f9938615ea0_0 .net "carryout", 0 0, L_0x7f9938616c70;  alias, 1 drivers
v0x7f9938615f30_0 .net "control", 2 0, v0x7f99386165c0_0;  1 drivers
v0x7f9938615fc0_0 .net "faout", 0 0, L_0x7f9938616a20;  1 drivers
v0x7f9938616090_0 .net "lgout", 0 0, L_0x7f9938617c10;  1 drivers
v0x7f9938616220_0 .net "out", 0 0, L_0x7f9938618130;  alias, 1 drivers
L_0x7f9938616810 .part v0x7f99386165c0_0, 0, 1;
L_0x7f9938617e40 .part v0x7f99386165c0_0, 0, 2;
L_0x7f9938618220 .part v0x7f99386165c0_0, 2, 1;
S_0x7f99386026c0 .scope module, "fa" "full_adder" 3 27, 3 1 0, S_0x7f9938602480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "cin"
L_0x7f9938616930 .functor XOR 1, v0x7f99386162b0_0, L_0x7f9938616760, C4<0>, C4<0>;
L_0x7f9938616a20 .functor XOR 1, L_0x7f9938616930, v0x7f9938616420_0, C4<0>, C4<0>;
L_0x7f9938616a90 .functor AND 1, v0x7f99386162b0_0, L_0x7f9938616760, C4<1>, C4<1>;
L_0x7f9938616b80 .functor AND 1, L_0x7f9938616930, v0x7f9938616420_0, C4<1>, C4<1>;
L_0x7f9938616c70 .functor OR 1, L_0x7f9938616a90, L_0x7f9938616b80, C4<0>, C4<0>;
v0x7f99386028f0_0 .net "a", 0 0, v0x7f99386162b0_0;  alias, 1 drivers
v0x7f9938612960_0 .net "b", 0 0, L_0x7f9938616760;  alias, 1 drivers
v0x7f9938612a00_0 .net "cin", 0 0, v0x7f9938616420_0;  alias, 1 drivers
v0x7f9938612a90_0 .net "cout", 0 0, L_0x7f9938616c70;  alias, 1 drivers
v0x7f9938612b30_0 .net "partial_c1", 0 0, L_0x7f9938616a90;  1 drivers
v0x7f9938612c10_0 .net "partial_c2", 0 0, L_0x7f9938616b80;  1 drivers
v0x7f9938612cb0_0 .net "partial_s", 0 0, L_0x7f9938616930;  1 drivers
v0x7f9938612d50_0 .net "sum", 0 0, L_0x7f9938616a20;  alias, 1 drivers
S_0x7f9938612e70 .scope module, "lg" "logicunit" 3 28, 4 2 0, S_0x7f9938602480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 2 "control"
L_0x7f9938616d70 .functor AND 1, v0x7f99386162b0_0, v0x7f9938616340_0, C4<1>, C4<1>;
L_0x7f9938616e60 .functor OR 1, v0x7f99386162b0_0, v0x7f9938616340_0, C4<0>, C4<0>;
L_0x7f9938616ed0 .functor NOR 1, v0x7f99386162b0_0, v0x7f9938616340_0, C4<0>, C4<0>;
L_0x7f99386169a0 .functor XOR 1, v0x7f99386162b0_0, v0x7f9938616340_0, C4<0>, C4<0>;
v0x7f9938614e40_0 .net "A", 0 0, v0x7f99386162b0_0;  alias, 1 drivers
v0x7f9938614ef0_0 .net "B", 0 0, v0x7f9938616340_0;  alias, 1 drivers
v0x7f9938614f80_0 .net "control", 1 0, L_0x7f9938617e40;  1 drivers
v0x7f9938615030_0 .net "out", 0 0, L_0x7f9938617c10;  alias, 1 drivers
v0x7f9938615100_0 .net "w1", 0 0, L_0x7f9938616d70;  1 drivers
v0x7f9938615210_0 .net "w2", 0 0, L_0x7f9938616e60;  1 drivers
v0x7f99386152e0_0 .net "w3", 0 0, L_0x7f9938616ed0;  1 drivers
v0x7f99386153b0_0 .net "w4", 0 0, L_0x7f99386169a0;  1 drivers
S_0x7f9938613080 .scope module, "m1" "mux4" 4 12, 5 16 0, S_0x7f9938612e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 2 "control"
v0x7f9938614840_0 .net "A", 0 0, L_0x7f9938616d70;  alias, 1 drivers
v0x7f99386148e0_0 .net "B", 0 0, L_0x7f9938616e60;  alias, 1 drivers
v0x7f9938614990_0 .net "C", 0 0, L_0x7f9938616ed0;  alias, 1 drivers
v0x7f9938614a60_0 .net "D", 0 0, L_0x7f99386169a0;  alias, 1 drivers
v0x7f9938614b10_0 .net "control", 1 0, L_0x7f9938617e40;  alias, 1 drivers
v0x7f9938614be0_0 .net "out", 0 0, L_0x7f9938617c10;  alias, 1 drivers
v0x7f9938614c70_0 .net "w1", 0 0, L_0x7f9938617330;  1 drivers
v0x7f9938614d40_0 .net "w2", 0 0, L_0x7f99386177b0;  1 drivers
L_0x7f9938617440 .part L_0x7f9938617e40, 1, 1;
L_0x7f99386178c0 .part L_0x7f9938617e40, 1, 1;
L_0x7f9938617d20 .part L_0x7f9938617e40, 0, 1;
S_0x7f99386132f0 .scope module, "m1" "mux2" 5 21, 5 2 0, S_0x7f9938613080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7f9938617040 .functor NOT 1, L_0x7f9938617440, C4<0>, C4<0>, C4<0>;
L_0x7f99386170f0 .functor AND 1, L_0x7f9938616d70, L_0x7f9938617040, C4<1>, C4<1>;
L_0x7f9938617220 .functor AND 1, L_0x7f9938616ed0, L_0x7f9938617440, C4<1>, C4<1>;
L_0x7f9938617330 .functor OR 1, L_0x7f99386170f0, L_0x7f9938617220, C4<0>, C4<0>;
v0x7f9938613520_0 .net "A", 0 0, L_0x7f9938616d70;  alias, 1 drivers
v0x7f99386135c0_0 .net "B", 0 0, L_0x7f9938616ed0;  alias, 1 drivers
v0x7f9938613660_0 .net "control", 0 0, L_0x7f9938617440;  1 drivers
v0x7f9938613710_0 .net "not_control", 0 0, L_0x7f9938617040;  1 drivers
v0x7f99386137b0_0 .net "out", 0 0, L_0x7f9938617330;  alias, 1 drivers
v0x7f9938613890_0 .net "wA", 0 0, L_0x7f99386170f0;  1 drivers
v0x7f9938613930_0 .net "wB", 0 0, L_0x7f9938617220;  1 drivers
S_0x7f9938613a10 .scope module, "m2" "mux2" 5 22, 5 2 0, S_0x7f9938613080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7f9938617520 .functor NOT 1, L_0x7f99386178c0, C4<0>, C4<0>, C4<0>;
L_0x7f9938617590 .functor AND 1, L_0x7f9938616e60, L_0x7f9938617520, C4<1>, C4<1>;
L_0x7f99386176a0 .functor AND 1, L_0x7f99386169a0, L_0x7f99386178c0, C4<1>, C4<1>;
L_0x7f99386177b0 .functor OR 1, L_0x7f9938617590, L_0x7f99386176a0, C4<0>, C4<0>;
v0x7f9938613c30_0 .net "A", 0 0, L_0x7f9938616e60;  alias, 1 drivers
v0x7f9938613cd0_0 .net "B", 0 0, L_0x7f99386169a0;  alias, 1 drivers
v0x7f9938613d70_0 .net "control", 0 0, L_0x7f99386178c0;  1 drivers
v0x7f9938613e20_0 .net "not_control", 0 0, L_0x7f9938617520;  1 drivers
v0x7f9938613ec0_0 .net "out", 0 0, L_0x7f99386177b0;  alias, 1 drivers
v0x7f9938613fa0_0 .net "wA", 0 0, L_0x7f9938617590;  1 drivers
v0x7f9938614040_0 .net "wB", 0 0, L_0x7f99386176a0;  1 drivers
S_0x7f9938614120 .scope module, "m3" "mux2" 5 23, 5 2 0, S_0x7f9938613080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7f9938617960 .functor NOT 1, L_0x7f9938617d20, C4<0>, C4<0>, C4<0>;
L_0x7f99386179d0 .functor AND 1, L_0x7f9938617330, L_0x7f9938617960, C4<1>, C4<1>;
L_0x7f9938617b00 .functor AND 1, L_0x7f99386177b0, L_0x7f9938617d20, C4<1>, C4<1>;
L_0x7f9938617c10 .functor OR 1, L_0x7f99386179d0, L_0x7f9938617b00, C4<0>, C4<0>;
v0x7f9938614350_0 .net "A", 0 0, L_0x7f9938617330;  alias, 1 drivers
v0x7f9938614400_0 .net "B", 0 0, L_0x7f99386177b0;  alias, 1 drivers
v0x7f99386144b0_0 .net "control", 0 0, L_0x7f9938617d20;  1 drivers
v0x7f9938614560_0 .net "not_control", 0 0, L_0x7f9938617960;  1 drivers
v0x7f99386145f0_0 .net "out", 0 0, L_0x7f9938617c10;  alias, 1 drivers
v0x7f99386146c0_0 .net "wA", 0 0, L_0x7f99386179d0;  1 drivers
v0x7f9938614760_0 .net "wB", 0 0, L_0x7f9938617b00;  1 drivers
S_0x7f9938615480 .scope module, "m1" "mux2" 3 29, 5 2 0, S_0x7f9938602480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "control"
L_0x7f9938617ee0 .functor NOT 1, L_0x7f9938618220, C4<0>, C4<0>, C4<0>;
L_0x7f9938617f50 .functor AND 1, L_0x7f9938616a20, L_0x7f9938617ee0, C4<1>, C4<1>;
L_0x7f9938618060 .functor AND 1, L_0x7f9938617c10, L_0x7f9938618220, C4<1>, C4<1>;
L_0x7f9938618130 .functor OR 1, L_0x7f9938617f50, L_0x7f9938618060, C4<0>, C4<0>;
v0x7f9938615690_0 .net "A", 0 0, L_0x7f9938616a20;  alias, 1 drivers
v0x7f9938615720_0 .net "B", 0 0, L_0x7f9938617c10;  alias, 1 drivers
v0x7f99386157b0_0 .net "control", 0 0, L_0x7f9938618220;  1 drivers
v0x7f9938615840_0 .net "not_control", 0 0, L_0x7f9938617ee0;  1 drivers
v0x7f99386158d0_0 .net "out", 0 0, L_0x7f9938618130;  alias, 1 drivers
v0x7f99386159a0_0 .net "wA", 0 0, L_0x7f9938617f50;  1 drivers
v0x7f9938615a30_0 .net "wB", 0 0, L_0x7f9938618060;  1 drivers
    .scope S_0x7f9938602320;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f99386162b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f9938602320;
T_1 ;
    %delay 1, 0;
    %load/vec4 v0x7f99386162b0_0;
    %nor/r;
    %store/vec4 v0x7f99386162b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9938602320;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9938616340_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f9938602320;
T_3 ;
    %delay 2, 0;
    %load/vec4 v0x7f9938616340_0;
    %nor/r;
    %store/vec4 v0x7f9938616340_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f9938602320;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9938616420_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7f9938602320;
T_5 ;
    %delay 4, 0;
    %load/vec4 v0x7f9938616420_0;
    %nor/r;
    %store/vec4 v0x7f9938616420_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f9938602320;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f99386165c0_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x7f9938602320;
T_7 ;
    %vpi_call 2 13 "$dumpfile", "alu1.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9938602320 {0 0 0};
    %delay 8, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f99386165c0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f99386165c0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f99386165c0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f99386165c0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f99386165c0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f99386165c0_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f99386165c0_0, 0, 3;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7f9938602320;
T_8 ;
    %vpi_call 2 27 "$monitor", "out:%d cout:%d a:%d b%d cin%d \012", v0x7f9938616690_0, v0x7f99386164f0_0, v0x7f99386162b0_0, v0x7f9938616340_0, v0x7f9938616420_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "alu1_tb.v";
    "alu1.v";
    "logicunit.v";
    "mux.v";
