/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [8:0] _02_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire [18:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = _00_ ? in_data[150] : celloutsig_1_4z[2];
  assign celloutsig_0_12z = !(in_data[55] ? in_data[75] : celloutsig_0_10z[2]);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[27]);
  assign celloutsig_0_3z = ~(in_data[80] | celloutsig_0_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_15z | celloutsig_1_13z);
  assign celloutsig_0_14z = ~(celloutsig_0_13z | celloutsig_0_0z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_4z[4]) & celloutsig_0_3z);
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_3z);
  assign celloutsig_0_0z = ~((in_data[17] | in_data[51]) & (in_data[67] | in_data[69]));
  assign celloutsig_0_2z = in_data[7] | celloutsig_0_1z;
  assign celloutsig_0_27z = celloutsig_0_22z ^ in_data[83];
  assign celloutsig_1_13z = ~(celloutsig_1_0z ^ in_data[140]);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { in_data[51:44], celloutsig_0_5z };
  reg [2:0] _16_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _16_ <= 3'h0;
    else _16_ <= { in_data[133], celloutsig_1_2z, celloutsig_1_1z };
  assign { _01_[2:1], _00_ } = _16_;
  assign celloutsig_0_16z = { _02_[7:1], celloutsig_0_13z, _02_, celloutsig_0_13z } / { 1'h1, in_data[43:27] };
  assign celloutsig_0_13z = celloutsig_0_7z[10:7] && _02_[6:3];
  assign celloutsig_0_75z = celloutsig_0_4z[2] & ~(celloutsig_0_28z);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(in_data[138]);
  assign celloutsig_0_21z = celloutsig_0_11z[0] & ~(celloutsig_0_1z);
  assign celloutsig_0_22z = celloutsig_0_16z[15] & ~(celloutsig_0_10z[2]);
  assign celloutsig_0_10z = _02_[2:0] * { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_11z = celloutsig_0_0z ? _02_[8:4] : in_data[9:5];
  assign celloutsig_0_20z = & { celloutsig_0_14z, in_data[36:35] };
  assign celloutsig_0_28z = & { celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_12z, in_data[10:1] };
  assign celloutsig_0_37z = | celloutsig_0_25z[4:2];
  assign celloutsig_1_18z = celloutsig_1_13z & celloutsig_1_0z;
  assign celloutsig_1_0z = ~^ in_data[168:164];
  assign celloutsig_0_23z = ~^ { celloutsig_0_16z[10:3], celloutsig_0_9z };
  assign celloutsig_0_29z = ~^ { in_data[15:4], celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_35z = ^ { in_data[74:66], celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_27z };
  assign celloutsig_1_4z = { in_data[101:98], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } << { in_data[127:124], _01_[2:1], _00_, celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[61:44], celloutsig_0_1z } << { in_data[19:2], celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_16z[6], celloutsig_0_11z, celloutsig_0_2z } >>> in_data[68:62];
  assign celloutsig_0_4z = { in_data[79], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } ^ in_data[19:14];
  assign celloutsig_0_74z = celloutsig_0_16z[17:9] ^ { _02_[7:5], celloutsig_0_20z, celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_39z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_39z = ~((celloutsig_0_35z & in_data[27]) | celloutsig_0_20z);
  assign celloutsig_1_2z = ~((in_data[115] & celloutsig_1_0z) | (celloutsig_1_1z & celloutsig_1_0z));
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_74z, celloutsig_0_75z };
endmodule
