{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700653991253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700653991253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 20:53:11 2023 " "Processing started: Wed Nov 22 20:53:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700653991253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653991253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termproject -c termproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off termproject -c termproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653991253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700653991552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700653991552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keypad_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_converter " "Found entity 1: keypad_converter" {  } { { "keypad_converter.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_binary.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_binary.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_binary " "Found entity 1: decimal_to_binary" {  } { { "decimal_to_binary.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/decimal_to_binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/register4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_equal4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_equal4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_equal4 " "Found entity 1: is_equal4" {  } { { "is_equal4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/is_equal4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/counter2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alphabet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alphabet_encoder " "Found entity 1: alphabet_encoder" {  } { { "alphabet_encoder.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "temp.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/temp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register5 " "Found entity 1: register5" {  } { { "register5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/register5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file word_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 word_register " "Found entity 1: word_register" {  } { { "word_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/word_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "word_register " "Elaborating entity \"word_register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700653998348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5 register5:inst " "Elaborating entity \"register5\" for hierarchy \"register5:inst\"" {  } { { "word_register.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/termproject/word_register.bdf" { { -592 736 896 -464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653998375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX register5:inst\|BUSMUX:inst8 " "Elaborating entity \"BUSMUX\" for hierarchy \"register5:inst\|BUSMUX:inst8\"" {  } { { "register5.bdf" "inst8" { Schematic "C:/intelFPGA_lite/20.1/termproject/register5.bdf" { { 616 968 1080 704 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653998382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register5:inst\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"register5:inst\|BUSMUX:inst8\"" {  } { { "register5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/register5.bdf" { { 616 968 1080 704 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653998382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register5:inst\|BUSMUX:inst8 " "Instantiated megafunction \"register5:inst\|BUSMUX:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700653998382 ""}  } { { "register5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/register5.bdf" { { 616 968 1080 704 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700653998382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux register5:inst\|BUSMUX:inst8\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"register5:inst\|BUSMUX:inst8\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653998395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "register5:inst\|BUSMUX:inst8\|lpm_mux:\$00000 register5:inst\|BUSMUX:inst8 " "Elaborated megafunction instantiation \"register5:inst\|BUSMUX:inst8\|lpm_mux:\$00000\", which is child of megafunction instantiation \"register5:inst\|BUSMUX:inst8\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/register5.bdf" { { 616 968 1080 704 "inst8" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653998395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "C:/intelFPGA_lite/20.1/termproject/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700653998426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653998426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc register5:inst\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"register5:inst\|BUSMUX:inst8\|lpm_mux:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653998426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger trigger:inst13 " "Elaborating entity \"trigger\" for hierarchy \"trigger:inst13\"" {  } { { "word_register.bdf" "inst13" { Schematic "C:/intelFPGA_lite/20.1/termproject/word_register.bdf" { { 544 96 208 640 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653998442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700653998868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700653999434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700653999434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700653999470 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700653999470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700653999470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700653999470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700653999483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 20:53:19 2023 " "Processing ended: Wed Nov 22 20:53:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700653999483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700653999483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700653999483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700653999483 ""}
