

================================================================
== Vitis HLS Report for 'gesture_model'
================================================================
* Date:           Sat Aug 31 19:36:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.272 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    23078|    23078|  0.231 ms|  0.231 ms|  15110|  15110|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |            Instance            |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |Loop_VITIS_LOOP_147_1_proc9_U0  |Loop_VITIS_LOOP_147_1_proc9  |      122|      122|   1.220 us|   1.220 us|    122|    122|       no|
        |conv1d_0_U0                     |conv1d_0                     |     3782|     3782|  37.820 us|  37.820 us|   3782|   3782|       no|
        |batch_normalization_0_U0        |batch_normalization_0        |     1942|     1942|  19.420 us|  19.420 us|   1942|   1942|       no|
        |max_pooling1d_0_U0              |max_pooling1d_0              |      946|      946|   9.460 us|   9.460 us|    946|    946|       no|
        |Loop_VITIS_LOOP_77_1_proc_U0    |Loop_VITIS_LOOP_77_1_proc    |      946|      946|   9.460 us|   9.460 us|    946|    946|       no|
        |dense_0_U0                      |dense_0                      |    15109|    15109|   0.151 ms|   0.151 ms|  15109|  15109|       no|
        |batch_normalization_1_U0        |batch_normalization_1        |       70|       70|   0.700 us|   0.700 us|     70|     70|       no|
        |dense_1_U0                      |dense_1                      |      154|      154|   1.540 us|   1.540 us|    154|    154|       no|
        |Loop_VITIS_LOOP_167_3_proc_U0   |Loop_VITIS_LOOP_167_3_proc   |       25|       25|   0.250 us|   0.250 us|     25|     25|       no|
        |Block_for_end111_proc_U0        |Block_for_end111_proc        |        2|        2|  20.000 ns|  20.000 ns|      2|      2|       no|
        +--------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|     198|    134|    -|
|Instance         |        8|   48|    8721|  14678|    0|
|Memory           |       14|    -|     143|     26|    0|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       22|   48|    9064|  14870|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|   13|       6|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+------+------+-----+
    |            Instance            |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+-----------------------------+---------+----+------+------+-----+
    |Block_for_end111_proc_U0        |Block_for_end111_proc        |        0|   0|     4|   112|    0|
    |Loop_VITIS_LOOP_147_1_proc9_U0  |Loop_VITIS_LOOP_147_1_proc9  |        0|   0|     9|    64|    0|
    |Loop_VITIS_LOOP_167_3_proc_U0   |Loop_VITIS_LOOP_167_3_proc   |        0|   0|    84|   208|    0|
    |Loop_VITIS_LOOP_77_1_proc_U0    |Loop_VITIS_LOOP_77_1_proc    |        0|   0|    46|   261|    0|
    |batch_normalization_0_U0        |batch_normalization_0        |        0|   1|  2152|  2936|    0|
    |batch_normalization_1_U0        |batch_normalization_1        |        0|   1|  1772|  2605|    0|
    |control_s_axi_U                 |control_s_axi                |        0|   0|    36|    40|    0|
    |conv1d_0_U0                     |conv1d_0                     |        0|   3|   188|   392|    0|
    |dense_0_U0                      |dense_0                      |        8|   1|   268|   408|    0|
    |dense_1_U0                      |dense_1                      |        0|  42|  4128|  7429|    0|
    |max_pooling1d_0_U0              |max_pooling1d_0              |        0|   0|    34|   223|    0|
    +--------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                           |                             |        8|  48|  8721| 14678|    0|
    +--------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |batch_norm_out_0_V_U  |batch_norm_out_0_V_RAM_AUTO_1R1W  |        4|   0|   0|    0|  1888|   16|     1|        30208|
    |batch_norm_out_1_V_U  |batch_norm_out_1_V_RAM_AUTO_1R1W  |        0|  64|   8|    0|    16|   16|     1|          256|
    |conv1d_out_0_V_U      |conv1d_out_0_V_RAM_AUTO_1R1W      |        4|   0|   0|    0|  1888|   15|     1|        28320|
    |dense_out_0_V_U       |dense_out_0_V_RAM_AUTO_1R1W       |        0|  15|   8|    0|    16|   15|     1|          240|
    |input_V_0_U           |input_V_0_RAM_AUTO_1R1W           |        2|   0|   0|    0|   120|   16|     1|         1920|
    |max_pool_out_0_V_U    |max_pool_out_0_V_RAM_AUTO_1R1W    |        2|   0|   0|    0|   944|   16|     1|        15104|
    |flatten_out_0_V_U     |max_pool_out_0_V_RAM_AUTO_1R1W    |        2|   0|   0|    0|   944|   16|     1|        15104|
    |output_V_U            |output_V_RAM_AUTO_1R1W            |        0|  64|  10|    0|    20|   16|     1|          320|
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                  |       14| 143|  26|    0|  5836|  126|     8|        91472|
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |max_idx_2_loc_channel_U    |        0|  99|   0|    -|     2|   32|       64|
    |max_val_V_3_loc_channel_U  |        0|  99|   0|    -|     2|   16|       32|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        0| 198|   0|    0|     4|   48|       96|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Block_for_end111_proc_U0_ap_start              |       and|   0|  0|   2|           1|           1|
    |Loop_VITIS_LOOP_167_3_proc_U0_ap_continue      |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_max_idx_2_loc_channel          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_max_val_V_3_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_max_idx_2_loc_channel    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_max_val_V_3_loc_channel  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  14|           7|           7|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_max_idx_2_loc_channel    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_max_val_V_3_loc_channel  |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  18|          4|    2|          4|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_max_idx_2_loc_channel    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_max_val_V_3_loc_channel  |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  2|   0|    2|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|                 control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           gesture_model|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           gesture_model|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           gesture_model|  return value|
|input_stream_TDATA     |   in|   32|        axis|   input_stream_V_data_V|       pointer|
|input_stream_TKEEP     |   in|    4|        axis|   input_stream_V_keep_V|       pointer|
|input_stream_TSTRB     |   in|    4|        axis|   input_stream_V_strb_V|       pointer|
|input_stream_TUSER     |   in|    1|        axis|   input_stream_V_user_V|       pointer|
|input_stream_TLAST     |   in|    1|        axis|   input_stream_V_last_V|       pointer|
|input_stream_TID       |   in|    1|        axis|     input_stream_V_id_V|       pointer|
|input_stream_TDEST     |   in|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TVALID    |   in|    1|        axis|   input_stream_V_dest_V|       pointer|
|input_stream_TREADY    |  out|    1|        axis|   input_stream_V_dest_V|       pointer|
|output_stream_TDATA    |  out|   32|        axis|  output_stream_V_data_V|       pointer|
|output_stream_TKEEP    |  out|    4|        axis|  output_stream_V_keep_V|       pointer|
|output_stream_TSTRB    |  out|    4|        axis|  output_stream_V_strb_V|       pointer|
|output_stream_TUSER    |  out|    1|        axis|  output_stream_V_user_V|       pointer|
|output_stream_TLAST    |  out|    1|        axis|  output_stream_V_last_V|       pointer|
|output_stream_TID      |  out|    1|        axis|    output_stream_V_id_V|       pointer|
|output_stream_TDEST    |  out|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TVALID   |  out|    1|        axis|  output_stream_V_dest_V|       pointer|
|output_stream_TREADY   |   in|    1|        axis|  output_stream_V_dest_V|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%input_V_0 = alloca i64 1" [vitis_test/nnet/core.cpp:136]   --->   Operation 22 'alloca' 'input_V_0' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%output_V = alloca i64 1" [vitis_test/nnet/core.cpp:137]   --->   Operation 23 'alloca' 'output_V' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%conv1d_out_0_V = alloca i64 1" [vitis_test/nnet/core.cpp:139]   --->   Operation 24 'alloca' 'conv1d_out_0_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%batch_norm_out_0_V = alloca i64 1" [vitis_test/nnet/core.cpp:140]   --->   Operation 25 'alloca' 'batch_norm_out_0_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%max_pool_out_0_V = alloca i64 1" [vitis_test/nnet/core.cpp:141]   --->   Operation 26 'alloca' 'max_pool_out_0_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%flatten_out_0_V = alloca i64 1" [vitis_test/nnet/core.cpp:142]   --->   Operation 27 'alloca' 'flatten_out_0_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%dense_out_0_V = alloca i64 1" [vitis_test/nnet/core.cpp:143]   --->   Operation 28 'alloca' 'dense_out_0_V' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%batch_norm_out_1_V = alloca i64 1" [vitis_test/nnet/core.cpp:144]   --->   Operation 29 'alloca' 'batch_norm_out_1_V' <Predicate = true> <Delay = 0.67>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_147_1_proc9, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, i16 %input_V_0"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_147_1_proc9, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, i16 %input_V_0"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln157 = call void @conv1d_0, i16 %input_V_0, i15 %conv1d_out_0_V, i8 %conv1d_0_weights_V_0_0, i8 %conv1d_0_weights_V_1_0, i8 %conv1d_0_weights_V_2_0, i7 %conv1d_0_biases_V" [vitis_test/nnet/core.cpp:157]   --->   Operation 32 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln157 = call void @conv1d_0, i16 %input_V_0, i15 %conv1d_out_0_V, i8 %conv1d_0_weights_V_0_0, i8 %conv1d_0_weights_V_1_0, i8 %conv1d_0_weights_V_2_0, i7 %conv1d_0_biases_V" [vitis_test/nnet/core.cpp:157]   --->   Operation 33 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln158 = call void @batch_normalization_0, i15 %conv1d_out_0_V, i16 %batch_norm_out_0_V, i5 %batch_norm_0_mean_V, i1 %batch_norm_0_variance_V, i9 %batch_norm_0_gamma_V, i7 %batch_norm_0_beta_V" [vitis_test/nnet/core.cpp:158]   --->   Operation 34 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln158 = call void @batch_normalization_0, i15 %conv1d_out_0_V, i16 %batch_norm_out_0_V, i5 %batch_norm_0_mean_V, i1 %batch_norm_0_variance_V, i9 %batch_norm_0_gamma_V, i7 %batch_norm_0_beta_V" [vitis_test/nnet/core.cpp:158]   --->   Operation 35 'call' 'call_ln158' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln159 = call void @max_pooling1d_0, i16 %batch_norm_out_0_V, i16 %max_pool_out_0_V" [vitis_test/nnet/core.cpp:159]   --->   Operation 36 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln159 = call void @max_pooling1d_0, i16 %batch_norm_out_0_V, i16 %max_pool_out_0_V" [vitis_test/nnet/core.cpp:159]   --->   Operation 37 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_77_1_proc, i16 %max_pool_out_0_V, i16 %flatten_out_0_V"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_77_1_proc, i16 %max_pool_out_0_V, i16 %flatten_out_0_V"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln161 = call void @dense_0, i16 %flatten_out_0_V, i15 %dense_out_0_V, i7 %dense_0_biases_V, i8 %dense_0_weights_V" [vitis_test/nnet/core.cpp:161]   --->   Operation 40 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln161 = call void @dense_0, i16 %flatten_out_0_V, i15 %dense_out_0_V, i7 %dense_0_biases_V, i8 %dense_0_weights_V" [vitis_test/nnet/core.cpp:161]   --->   Operation 41 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln162 = call void @batch_normalization_1, i15 %dense_out_0_V, i16 %batch_norm_out_1_V, i9 %batch_norm_1_mean_V, i8 %batch_norm_1_variance_V, i10 %batch_norm_1_gamma_V, i8 %batch_norm_1_beta_V" [vitis_test/nnet/core.cpp:162]   --->   Operation 42 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln162 = call void @batch_normalization_1, i15 %dense_out_0_V, i16 %batch_norm_out_1_V, i9 %batch_norm_1_mean_V, i8 %batch_norm_1_variance_V, i10 %batch_norm_1_gamma_V, i8 %batch_norm_1_beta_V" [vitis_test/nnet/core.cpp:162]   --->   Operation 43 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln163 = call void @dense_1, i16 %batch_norm_out_1_V, i16 %output_V, i9 %dense_1_weights_V_0, i9 %dense_1_weights_V_1, i9 %dense_1_weights_V_2, i9 %dense_1_weights_V_3, i9 %dense_1_weights_V_4, i9 %dense_1_weights_V_5, i9 %dense_1_weights_V_6, i9 %dense_1_weights_V_7, i9 %dense_1_weights_V_8, i9 %dense_1_weights_V_9, i9 %dense_1_weights_V_10, i9 %dense_1_weights_V_11, i9 %dense_1_weights_V_12, i9 %dense_1_weights_V_13, i9 %dense_1_weights_V_14, i9 %dense_1_weights_V_15, i8 %dense_1_biases_V" [vitis_test/nnet/core.cpp:163]   --->   Operation 44 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln163 = call void @dense_1, i16 %batch_norm_out_1_V, i16 %output_V, i9 %dense_1_weights_V_0, i9 %dense_1_weights_V_1, i9 %dense_1_weights_V_2, i9 %dense_1_weights_V_3, i9 %dense_1_weights_V_4, i9 %dense_1_weights_V_5, i9 %dense_1_weights_V_6, i9 %dense_1_weights_V_7, i9 %dense_1_weights_V_8, i9 %dense_1_weights_V_9, i9 %dense_1_weights_V_10, i9 %dense_1_weights_V_11, i9 %dense_1_weights_V_12, i9 %dense_1_weights_V_13, i9 %dense_1_weights_V_14, i9 %dense_1_weights_V_15, i8 %dense_1_biases_V" [vitis_test/nnet/core.cpp:163]   --->   Operation 45 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 46 [2/2] (0.00ns)   --->   "%call_ret = call i48 @Loop_VITIS_LOOP_167_3_proc, i16 %output_V"   --->   Operation 46 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.08>
ST_19 : Operation 47 [1/2] (0.00ns)   --->   "%call_ret = call i48 @Loop_VITIS_LOOP_167_3_proc, i16 %output_V"   --->   Operation 47 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 48 [1/1] (0.00ns)   --->   "%max_val_V_3_loc_channel = extractvalue i48 %call_ret"   --->   Operation 48 'extractvalue' 'max_val_V_3_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_19 : Operation 49 [1/1] (0.00ns)   --->   "%max_idx_2_loc_channel = extractvalue i48 %call_ret"   --->   Operation 49 'extractvalue' 'max_idx_2_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_19 : Operation 50 [2/2] (3.08ns)   --->   "%call_ln0 = call void @Block_for.end111_proc, i32 %max_idx_2_loc_channel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i16 %max_val_V_3_loc_channel"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 3.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Block_for.end111_proc, i32 %max_idx_2_loc_channel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i16 %max_val_V_3_loc_channel"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 52 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln156 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [vitis_test/nnet/core.cpp:156]   --->   Operation 52 'specdataflowpipeline' 'specdataflowpipeline_ln156' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 53 [1/1] (0.00ns)   --->   "%spectopmodule_ln130 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [vitis_test/nnet/core.cpp:130]   --->   Operation 53 'spectopmodule' 'spectopmodule_ln130' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, void @empty_13, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_user_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_id_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_dest_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty_13, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_user_V"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_id_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_dest_V"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 71 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln147 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty_3" [vitis_test/nnet/core.cpp:147]   --->   Operation 71 'specaxissidechannel' 'specaxissidechannel_ln147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 72 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln147 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, void @empty_4" [vitis_test/nnet/core.cpp:147]   --->   Operation 72 'specaxissidechannel' 'specaxissidechannel_ln147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 73 [1/1] (0.00ns)   --->   "%ret_ln185 = ret" [vitis_test/nnet/core.cpp:185]   --->   Operation 73 'ret' 'ret_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ conv1d_0_weights_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_biases_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ batch_norm_0_mean_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ batch_norm_0_variance_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ batch_norm_0_gamma_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ batch_norm_0_beta_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_0_biases_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_0_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ batch_norm_1_mean_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ batch_norm_1_variance_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ batch_norm_1_gamma_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ batch_norm_1_beta_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_biases_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_0                  (alloca              ) [ 0011110000000000000000]
output_V                   (alloca              ) [ 0011111111111111111100]
conv1d_out_0_V             (alloca              ) [ 0011111100000000000000]
batch_norm_out_0_V         (alloca              ) [ 0011111111000000000000]
max_pool_out_0_V           (alloca              ) [ 0011111111110000000000]
flatten_out_0_V            (alloca              ) [ 0011111111111100000000]
dense_out_0_V              (alloca              ) [ 0011111111111111000000]
batch_norm_out_1_V         (alloca              ) [ 0011111111111111110000]
call_ln0                   (call                ) [ 0000000000000000000000]
call_ln157                 (call                ) [ 0000000000000000000000]
call_ln158                 (call                ) [ 0000000000000000000000]
call_ln159                 (call                ) [ 0000000000000000000000]
call_ln0                   (call                ) [ 0000000000000000000000]
call_ln161                 (call                ) [ 0000000000000000000000]
call_ln162                 (call                ) [ 0000000000000000000000]
call_ln163                 (call                ) [ 0000000000000000000000]
call_ret                   (call                ) [ 0000000000000000000000]
max_val_V_3_loc_channel    (extractvalue        ) [ 0000000000000000000010]
max_idx_2_loc_channel      (extractvalue        ) [ 0000000000000000000010]
call_ln0                   (call                ) [ 0000000000000000000000]
specdataflowpipeline_ln156 (specdataflowpipeline) [ 0000000000000000000000]
spectopmodule_ln130        (spectopmodule       ) [ 0000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specbitsmap_ln0            (specbitsmap         ) [ 0000000000000000000000]
specinterface_ln0          (specinterface       ) [ 0000000000000000000000]
specaxissidechannel_ln147  (specaxissidechannel ) [ 0000000000000000000000]
specaxissidechannel_ln147  (specaxissidechannel ) [ 0000000000000000000000]
ret_ln185                  (ret                 ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1d_0_weights_V_0_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1d_0_weights_V_1_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1d_0_weights_V_2_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1d_0_biases_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_biases_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="batch_norm_0_mean_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm_0_mean_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="batch_norm_0_variance_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm_0_variance_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="batch_norm_0_gamma_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm_0_gamma_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="batch_norm_0_beta_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm_0_beta_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_0_biases_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_0_biases_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_0_weights_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_0_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="batch_norm_1_mean_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm_1_mean_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="batch_norm_1_variance_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm_1_variance_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="batch_norm_1_gamma_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm_1_gamma_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="batch_norm_1_beta_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm_1_beta_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dense_1_weights_V_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dense_1_weights_V_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dense_1_weights_V_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dense_1_weights_V_3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dense_1_weights_V_4">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dense_1_weights_V_5">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dense_1_weights_V_6">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dense_1_weights_V_7">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dense_1_weights_V_8">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dense_1_weights_V_9">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dense_1_weights_V_10">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dense_1_weights_V_11">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dense_1_weights_V_12">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="dense_1_weights_V_13">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="dense_1_weights_V_14">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dense_1_weights_V_15">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="dense_1_biases_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_biases_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_147_1_proc9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_normalization_0"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pooling1d_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_77_1_proc"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_0"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_normalization_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_167_3_proc"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_for.end111_proc"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="input_V_0_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_V_0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="output_V_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv1d_out_0_V_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1d_out_0_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="batch_norm_out_0_V_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch_norm_out_0_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="max_pool_out_0_V_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_out_0_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="flatten_out_0_V_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flatten_out_0_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="dense_out_0_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_out_0_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="batch_norm_out_1_V_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch_norm_out_1_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_Loop_VITIS_LOOP_147_1_proc9_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="4" slack="0"/>
<pin id="181" dir="0" index="4" bw="1" slack="0"/>
<pin id="182" dir="0" index="5" bw="1" slack="0"/>
<pin id="183" dir="0" index="6" bw="1" slack="0"/>
<pin id="184" dir="0" index="7" bw="1" slack="0"/>
<pin id="185" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="186" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_conv1d_0_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="199" dir="0" index="3" bw="8" slack="0"/>
<pin id="200" dir="0" index="4" bw="8" slack="0"/>
<pin id="201" dir="0" index="5" bw="8" slack="0"/>
<pin id="202" dir="0" index="6" bw="7" slack="0"/>
<pin id="203" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln157/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_batch_normalization_0_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="3" bw="5" slack="0"/>
<pin id="214" dir="0" index="4" bw="1" slack="0"/>
<pin id="215" dir="0" index="5" bw="9" slack="0"/>
<pin id="216" dir="0" index="6" bw="7" slack="0"/>
<pin id="217" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln158/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_max_pooling1d_0_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln159/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_Loop_VITIS_LOOP_77_1_proc_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_dense_0_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="0" index="4" bw="8" slack="0"/>
<pin id="241" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln161/12 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_batch_normalization_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="249" dir="0" index="3" bw="9" slack="0"/>
<pin id="250" dir="0" index="4" bw="8" slack="0"/>
<pin id="251" dir="0" index="5" bw="10" slack="0"/>
<pin id="252" dir="0" index="6" bw="8" slack="0"/>
<pin id="253" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln162/14 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_dense_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="263" dir="0" index="3" bw="9" slack="0"/>
<pin id="264" dir="0" index="4" bw="9" slack="0"/>
<pin id="265" dir="0" index="5" bw="9" slack="0"/>
<pin id="266" dir="0" index="6" bw="9" slack="0"/>
<pin id="267" dir="0" index="7" bw="9" slack="0"/>
<pin id="268" dir="0" index="8" bw="9" slack="0"/>
<pin id="269" dir="0" index="9" bw="9" slack="0"/>
<pin id="270" dir="0" index="10" bw="9" slack="0"/>
<pin id="271" dir="0" index="11" bw="9" slack="0"/>
<pin id="272" dir="0" index="12" bw="9" slack="0"/>
<pin id="273" dir="0" index="13" bw="9" slack="0"/>
<pin id="274" dir="0" index="14" bw="9" slack="0"/>
<pin id="275" dir="0" index="15" bw="9" slack="0"/>
<pin id="276" dir="0" index="16" bw="9" slack="0"/>
<pin id="277" dir="0" index="17" bw="9" slack="0"/>
<pin id="278" dir="0" index="18" bw="9" slack="0"/>
<pin id="279" dir="0" index="19" bw="8" slack="0"/>
<pin id="280" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/16 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_Loop_VITIS_LOOP_167_3_proc_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="48" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="302" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/18 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_Block_for_end111_proc_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="0" index="3" bw="4" slack="0"/>
<pin id="309" dir="0" index="4" bw="4" slack="0"/>
<pin id="310" dir="0" index="5" bw="1" slack="0"/>
<pin id="311" dir="0" index="6" bw="1" slack="0"/>
<pin id="312" dir="0" index="7" bw="1" slack="0"/>
<pin id="313" dir="0" index="8" bw="1" slack="0"/>
<pin id="314" dir="0" index="9" bw="16" slack="0"/>
<pin id="315" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/19 "/>
</bind>
</comp>

<comp id="324" class="1004" name="max_val_V_3_loc_channel_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="48" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="max_val_V_3_loc_channel/19 "/>
</bind>
</comp>

<comp id="329" class="1004" name="max_idx_2_loc_channel_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="48" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="max_idx_2_loc_channel/19 "/>
</bind>
</comp>

<comp id="334" class="1005" name="max_val_V_3_loc_channel_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="1"/>
<pin id="336" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_val_V_3_loc_channel "/>
</bind>
</comp>

<comp id="339" class="1005" name="max_idx_2_loc_channel_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_idx_2_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="90" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="90" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="90" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="90" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="90" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="90" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="90" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="92" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="204"><net_src comp="94" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="195" pin=5"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="195" pin=6"/></net>

<net id="218"><net_src comp="96" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="220"><net_src comp="38" pin="0"/><net_sink comp="209" pin=4"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="209" pin=5"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="209" pin=6"/></net>

<net id="228"><net_src comp="98" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="100" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="242"><net_src comp="102" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="254"><net_src comp="104" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="245" pin=4"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="245" pin=5"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="245" pin=6"/></net>

<net id="281"><net_src comp="106" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="259" pin=4"/></net>

<net id="284"><net_src comp="60" pin="0"/><net_sink comp="259" pin=5"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="259" pin=6"/></net>

<net id="286"><net_src comp="64" pin="0"/><net_sink comp="259" pin=7"/></net>

<net id="287"><net_src comp="66" pin="0"/><net_sink comp="259" pin=8"/></net>

<net id="288"><net_src comp="68" pin="0"/><net_sink comp="259" pin=9"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="259" pin=10"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="259" pin=11"/></net>

<net id="291"><net_src comp="74" pin="0"/><net_sink comp="259" pin=12"/></net>

<net id="292"><net_src comp="76" pin="0"/><net_sink comp="259" pin=13"/></net>

<net id="293"><net_src comp="78" pin="0"/><net_sink comp="259" pin=14"/></net>

<net id="294"><net_src comp="80" pin="0"/><net_sink comp="259" pin=15"/></net>

<net id="295"><net_src comp="82" pin="0"/><net_sink comp="259" pin=16"/></net>

<net id="296"><net_src comp="84" pin="0"/><net_sink comp="259" pin=17"/></net>

<net id="297"><net_src comp="86" pin="0"/><net_sink comp="259" pin=18"/></net>

<net id="298"><net_src comp="88" pin="0"/><net_sink comp="259" pin=19"/></net>

<net id="303"><net_src comp="108" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="316"><net_src comp="110" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="304" pin=4"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="304" pin=5"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="304" pin=6"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="304" pin=7"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="304" pin=8"/></net>

<net id="327"><net_src comp="299" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="304" pin=9"/></net>

<net id="332"><net_src comp="299" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="337"><net_src comp="324" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="304" pin=9"/></net>

<net id="342"><net_src comp="329" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="304" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {19 20 }
	Port: output_stream_V_keep_V | {19 20 }
	Port: output_stream_V_strb_V | {19 20 }
	Port: output_stream_V_user_V | {19 20 }
	Port: output_stream_V_last_V | {19 20 }
	Port: output_stream_V_id_V | {19 20 }
	Port: output_stream_V_dest_V | {19 20 }
 - Input state : 
	Port: gesture_model : input_stream_V_data_V | {2 3 }
	Port: gesture_model : input_stream_V_keep_V | {2 3 }
	Port: gesture_model : input_stream_V_strb_V | {2 3 }
	Port: gesture_model : input_stream_V_user_V | {2 3 }
	Port: gesture_model : input_stream_V_last_V | {2 3 }
	Port: gesture_model : input_stream_V_id_V | {2 3 }
	Port: gesture_model : input_stream_V_dest_V | {2 3 }
	Port: gesture_model : conv1d_0_weights_V_0_0 | {4 5 }
	Port: gesture_model : conv1d_0_weights_V_1_0 | {4 5 }
	Port: gesture_model : conv1d_0_weights_V_2_0 | {4 5 }
	Port: gesture_model : conv1d_0_biases_V | {4 5 }
	Port: gesture_model : batch_norm_0_mean_V | {6 7 }
	Port: gesture_model : batch_norm_0_variance_V | {6 7 }
	Port: gesture_model : batch_norm_0_gamma_V | {6 7 }
	Port: gesture_model : batch_norm_0_beta_V | {6 7 }
	Port: gesture_model : dense_0_biases_V | {12 13 }
	Port: gesture_model : dense_0_weights_V | {12 13 }
	Port: gesture_model : batch_norm_1_mean_V | {14 15 }
	Port: gesture_model : batch_norm_1_variance_V | {14 15 }
	Port: gesture_model : batch_norm_1_gamma_V | {14 15 }
	Port: gesture_model : batch_norm_1_beta_V | {14 15 }
	Port: gesture_model : dense_1_weights_V_0 | {16 17 }
	Port: gesture_model : dense_1_weights_V_1 | {16 17 }
	Port: gesture_model : dense_1_weights_V_2 | {16 17 }
	Port: gesture_model : dense_1_weights_V_3 | {16 17 }
	Port: gesture_model : dense_1_weights_V_4 | {16 17 }
	Port: gesture_model : dense_1_weights_V_5 | {16 17 }
	Port: gesture_model : dense_1_weights_V_6 | {16 17 }
	Port: gesture_model : dense_1_weights_V_7 | {16 17 }
	Port: gesture_model : dense_1_weights_V_8 | {16 17 }
	Port: gesture_model : dense_1_weights_V_9 | {16 17 }
	Port: gesture_model : dense_1_weights_V_10 | {16 17 }
	Port: gesture_model : dense_1_weights_V_11 | {16 17 }
	Port: gesture_model : dense_1_weights_V_12 | {16 17 }
	Port: gesture_model : dense_1_weights_V_13 | {16 17 }
	Port: gesture_model : dense_1_weights_V_14 | {16 17 }
	Port: gesture_model : dense_1_weights_V_15 | {16 17 }
	Port: gesture_model : dense_1_biases_V | {16 17 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		max_val_V_3_loc_channel : 1
		max_idx_2_loc_channel : 1
		call_ln0 : 2
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          | grp_Loop_VITIS_LOOP_147_1_proc9_fu_176 |    0    |    0    |    7    |    24   |
|          |           grp_conv1d_0_fu_195          |    3    |   5.32  |   366   |   338   |
|          |    grp_batch_normalization_0_fu_209    |    1    |  3.892  |   1849  |   2564  |
|          |       grp_max_pooling1d_0_fu_223       |    0    |  0.854  |    53   |   155   |
|   call   |  grp_Loop_VITIS_LOOP_77_1_proc_fu_229  |    0    |  0.427  |    52   |   153   |
|          |           grp_dense_0_fu_235           |    1    |  2.184  |   217   |   259   |
|          |    grp_batch_normalization_1_fu_245    |    1    |  4.319  |   1861  |   2439  |
|          |           grp_dense_1_fu_259           |    94   |  17.939 |   6846  |  12387  |
|          |  grp_Loop_VITIS_LOOP_167_3_proc_fu_299 |    0    |  0.854  |   132   |   100   |
|          |    grp_Block_for_end111_proc_fu_304    |    0    |  0.952  |    64   |    62   |
|----------|----------------------------------------|---------|---------|---------|---------|
|extractvalue|     max_val_V_3_loc_channel_fu_324     |    0    |    0    |    0    |    0    |
|          |      max_idx_2_loc_channel_fu_329      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |   100   |  36.741 |  11447  |  18481  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------+--------+--------+--------+--------+
|  batch_norm_0_beta_V  |    0   |    7   |    2   |    -   |
|  batch_norm_0_gamma_V |    0   |    9   |    3   |    -   |
|  batch_norm_0_mean_V  |    0   |    5   |    2   |    -   |
|batch_norm_0_variance_V|    0   |    1   |    1   |    -   |
|  batch_norm_1_beta_V  |    0   |    8   |    2   |    -   |
|  batch_norm_1_gamma_V |    0   |   10   |    3   |    -   |
|  batch_norm_1_mean_V  |    0   |    9   |    3   |    -   |
|batch_norm_1_variance_V|    0   |    8   |    2   |    -   |
|   batch_norm_out_0_V  |    4   |    0   |    0   |    0   |
|   batch_norm_out_1_V  |    0   |   64   |    8   |    0   |
|   conv1d_0_biases_V   |    0   |    7   |    2   |    -   |
| conv1d_0_weights_V_0_0|    0   |    8   |    2   |    -   |
| conv1d_0_weights_V_1_0|    0   |    8   |    2   |    -   |
| conv1d_0_weights_V_2_0|    0   |    8   |    2   |    -   |
|     conv1d_out_0_V    |    4   |    0   |    0   |    0   |
|    dense_0_biases_V   |    0   |    7   |    2   |    -   |
|   dense_0_weights_V   |    8   |    0   |    0   |    -   |
|    dense_1_biases_V   |    0   |    8   |    3   |    -   |
|  dense_1_weights_V_0  |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_1  |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_10 |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_11 |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_12 |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_13 |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_14 |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_15 |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_2  |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_3  |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_4  |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_5  |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_6  |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_7  |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_8  |    0   |    9   |    3   |    -   |
|  dense_1_weights_V_9  |    0   |    9   |    3   |    -   |
|     dense_out_0_V     |    0   |   15   |    8   |    0   |
|    flatten_out_0_V    |    2   |    0   |    0   |    0   |
|       input_V_0       |    2   |    0   |    0   |    0   |
|    max_pool_out_0_V   |    2   |    0   |    0   |    0   |
|        output_V       |    0   |   64   |   10   |    0   |
+-----------------------+--------+--------+--------+--------+
|         Total         |   22   |   390  |   105  |    0   |
+-----------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
| max_idx_2_loc_channel_reg_339 |   32   |
|max_val_V_3_loc_channel_reg_334|   16   |
+-------------------------------+--------+
|             Total             |   48   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_Block_for_end111_proc_fu_304 |  p1  |   2  |  32  |   64   ||    9    |
| grp_Block_for_end111_proc_fu_304 |  p9  |   2  |  16  |   32   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   96   ||  0.854  ||    18   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   100  |   36   |  11447 |  18481 |    -   |
|   Memory  |   22   |    -   |    -   |   390  |   105  |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   48   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   22   |   100  |   37   |  11885 |  18604 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
