

================================================================
== Vitis HLS Report for 'BRAM_filter_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Sun Jun  9 02:29:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        zz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      398|      398|  3.980 us|  3.980 us|  398|  398|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |      396|      396|         2|          1|          1|   396|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      29|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      21|      65|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |i_fu_83_p2          |         +|   0|  0|  16|           9|           1|
    |icmp_ln20_fu_77_p2  |      icmp|   0|  0|  11|           9|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  29|          19|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_2   |   9|          2|    9|         18|
    |i_V_fu_38                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_V_fu_38                |  9|   0|    9|          0|
    |zext_ln587_reg_109       |  9|   0|   64|         55|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 21|   0|   76|         55|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  BRAM_filter_Pipeline_VITIS_LOOP_20_1|  return value|
|inn_V_address0     |  out|    9|   ap_memory|                                 inn_V|         array|
|inn_V_ce0          |  out|    1|   ap_memory|                                 inn_V|         array|
|inn_V_q0           |   in|    8|   ap_memory|                                 inn_V|         array|
|x_mems_V_address0  |  out|    9|   ap_memory|                              x_mems_V|         array|
|x_mems_V_ce0       |  out|    1|   ap_memory|                              x_mems_V|         array|
|x_mems_V_we0       |  out|    1|   ap_memory|                              x_mems_V|         array|
|x_mems_V_d0        |  out|    8|   ap_memory|                              x_mems_V|         array|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

