Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jan 11 13:25:15 2019
| Host         : LAPTOP-74GFBETT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            5 |
|     10 |            1 |
|     14 |            1 |
|    16+ |           25 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             180 |           40 |
| No           | No                    | Yes                    |             320 |           57 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |              58 |           15 |
| Yes          | No                    | Yes                    |             356 |           64 |
| Yes          | Yes                   | No                     |             356 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------+-------------------------------+------------------+----------------+
|           Clock Signal          |            Enable Signal           |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------------+-------------------------------+------------------+----------------+
|  clk_dv_2/Q_BUFG[0]             |                                    | rst_IBUF                      |                2 |              4 |
|  clk_IBUF_BUFG                  | mt1/motor1/StepDrive[3]_i_1_n_0    | rst_IBUF                      |                1 |              8 |
|  clk_dv_3/CLK                   |                                    |                               |                2 |              8 |
|  clk_IBUF_BUFG                  | IR1/next_coin[11]                  | rst_IBUF                      |                4 |              8 |
|  clk_IBUF_BUFG                  | IR1/next_coin[3]                   | rst_IBUF                      |                1 |              8 |
|  clk_IBUF_BUFG                  | IR1/next_coin[7]                   | rst_IBUF                      |                3 |              8 |
|  sp1/Usc/Q[1]                   |                                    | rst_IBUF                      |                5 |             10 |
|  IR1/dis_clk                    |                                    |                               |                2 |             14 |
|  mt1/disclk/CLK                 |                                    |                               |                4 |             16 |
|  sp1/playerCtrl_00/c_clk_reg[0] |                                    |                               |                3 |             18 |
|  clk_IBUF_BUFG                  | sp1/playerCtrl_00/ibeat[8]_i_1_n_0 | rst_IBUF                      |                8 |             18 |
|  clk_dv_2/Q_BUFG[0]             |                                    | vga_inst/pixel_cnt[9]_i_1_n_0 |                5 |             20 |
|  clk_dv_2/Q_BUFG[0]             | vga_inst/line_cnt                  | vga_inst/line_cnt[9]_i_1_n_0  |                4 |             20 |
|  clk_IBUF_BUFG                  | position1[9]_i_1_n_0               | rst_IBUF                      |                2 |             20 |
|  clk_IBUF_BUFG                  | position2[9]_i_1_n_0               | rst_IBUF                      |                3 |             20 |
|  clk_IBUF_BUFG                  | sel                                | rst_IBUF                      |                4 |             20 |
|  clk_IBUF_BUFG                  | mt1/motor1/angle                   | rst_IBUF                      |                4 |             22 |
|  clk_dv_2/Q_BUFG[0]             |                                    |                               |                9 |             22 |
|  clk_IBUF_BUFG                  | sp1/playerCtrl_00/E[0]             |                               |                7 |             24 |
|  clk_IBUF_BUFG                  | vga_inst/E[0]                      |                               |                8 |             34 |
|  clk_IBUF_BUFG                  | counter1[21]_i_2_n_0               | counter1[21]_i_1_n_0          |                5 |             42 |
|  clk_IBUF_BUFG                  | counter2[21]_i_2_n_0               | counter2[21]_i_1_n_0          |                3 |             42 |
|  clk_IBUF_BUFG                  | counter3[21]_i_2_n_0               | counter3[21]_i_1_n_0          |                4 |             42 |
|  clk_IBUF_BUFG                  | sp1/playerCtrl_00/E[0]             | rst_IBUF                      |                6 |             48 |
|  clk_IBUF_BUFG                  | counter_1                          | counter_1[25]_i_1_n_0         |                8 |             52 |
|  clk_IBUF_BUFG                  | counter_2                          | counter_2[25]_i_1_n_0         |                8 |             52 |
|  clk_IBUF_BUFG                  | counter_3                          | counter_3[25]_i_1_n_0         |                8 |             52 |
|  clk_IBUF_BUFG                  | IR1/FSM_sequential_state_reg__0    | rst_IBUF                      |                7 |             54 |
|  clk_IBUF_BUFG                  | counter[27]_i_2_n_0                | counter[27]_i_1_n_0           |                8 |             54 |
|  clk_IBUF_BUFG                  | mt1/count                          | rst_IBUF                      |                8 |             58 |
|  clk_IBUF_BUFG                  | sp1/led1/right                     | rst_IBUF                      |               13 |             64 |
|  clk_IBUF_BUFG                  |                                    |                               |               20 |            102 |
|  clk_IBUF_BUFG                  |                                    | rst_IBUF                      |               52 |            310 |
+---------------------------------+------------------------------------+-------------------------------+------------------+----------------+


