Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  8 06:15:40 2025
| Host         : DESKTOP-OHA0S7T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                29          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  269         
TIMING-18  Warning           Missing input or output delay                              33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (29)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (9)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (29)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.149        0.000                      0                 7814        0.126        0.000                      0                 7814        3.750        0.000                       0                  2790  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.149        0.000                      0                 7814        0.126        0.000                      0                 7814        3.750        0.000                       0                  2790  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 random_fruit_y/rand_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruit_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 1.912ns (19.632%)  route 7.827ns (80.368%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.567     5.119    random_fruit_y/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  random_fruit_y/rand_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  random_fruit_y/rand_num_reg[3]/Q
                         net (fo=44, routed)          1.198     6.773    random_fruit_y/rand_num[3]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.153     6.926 r  random_fruit_y/fruit_y[4]_i_83/O
                         net (fo=171, routed)         1.733     8.659    random_fruit_x/fruit_y[4]_i_414_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.327     8.986 r  random_fruit_x/fruit_y[4]_i_750/O
                         net (fo=1, routed)           0.728     9.714    random_fruit_x/fruit_y[4]_i_750_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.838 f  random_fruit_x/fruit_y[4]_i_429/O
                         net (fo=2, routed)           0.780    10.618    random_fruit_x/fruit_y[4]_i_429_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.153    10.771 r  random_fruit_x/fruit_y[4]_i_179/O
                         net (fo=1, routed)           0.954    11.725    random_fruit_x/fruit_y[4]_i_179_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.327    12.052 f  random_fruit_x/fruit_y[4]_i_62/O
                         net (fo=1, routed)           0.583    12.634    random_fruit_x/fruit_y[4]_i_62_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.758 f  random_fruit_x/fruit_y[4]_i_22/O
                         net (fo=1, routed)           0.658    13.417    random_fruit_x/fruit_y[4]_i_22_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.541 f  random_fruit_x/fruit_y[4]_i_6/O
                         net (fo=12, routed)          0.664    14.205    random_fruit_x/snake_length_reg[5]
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.329 r  random_fruit_x/fruit_x[2]_i_1/O
                         net (fo=2, routed)           0.529    14.858    random_fruit_x_n_4
    SLICE_X42Y17         FDRE                                         r  fruit_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  fruit_x_reg[2]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.030    15.007    fruit_x_reg[2]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 random_fruit_y/rand_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruit_x_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 1.912ns (19.828%)  route 7.731ns (80.172%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.567     5.119    random_fruit_y/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  random_fruit_y/rand_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  random_fruit_y/rand_num_reg[3]/Q
                         net (fo=44, routed)          1.198     6.773    random_fruit_y/rand_num[3]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.153     6.926 r  random_fruit_y/fruit_y[4]_i_83/O
                         net (fo=171, routed)         1.733     8.659    random_fruit_x/fruit_y[4]_i_414_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.327     8.986 r  random_fruit_x/fruit_y[4]_i_750/O
                         net (fo=1, routed)           0.728     9.714    random_fruit_x/fruit_y[4]_i_750_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.838 f  random_fruit_x/fruit_y[4]_i_429/O
                         net (fo=2, routed)           0.780    10.618    random_fruit_x/fruit_y[4]_i_429_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.153    10.771 r  random_fruit_x/fruit_y[4]_i_179/O
                         net (fo=1, routed)           0.954    11.725    random_fruit_x/fruit_y[4]_i_179_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.327    12.052 f  random_fruit_x/fruit_y[4]_i_62/O
                         net (fo=1, routed)           0.583    12.634    random_fruit_x/fruit_y[4]_i_62_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.758 f  random_fruit_x/fruit_y[4]_i_22/O
                         net (fo=1, routed)           0.658    13.417    random_fruit_x/fruit_y[4]_i_22_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.541 f  random_fruit_x/fruit_y[4]_i_6/O
                         net (fo=12, routed)          0.624    14.165    random_fruit_x/snake_length_reg[5]
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.289 r  random_fruit_x/fruit_x[3]_i_1/O
                         net (fo=2, routed)           0.472    14.762    random_fruit_x_n_3
    SLICE_X44Y16         FDRE                                         r  fruit_x_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  fruit_x_reg[3]_lopt_replica/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)       -0.089    14.950    fruit_x_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -14.762    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 random_fruit_y/rand_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruit_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 1.912ns (19.828%)  route 7.731ns (80.172%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.567     5.119    random_fruit_y/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  random_fruit_y/rand_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  random_fruit_y/rand_num_reg[3]/Q
                         net (fo=44, routed)          1.198     6.773    random_fruit_y/rand_num[3]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.153     6.926 r  random_fruit_y/fruit_y[4]_i_83/O
                         net (fo=171, routed)         1.733     8.659    random_fruit_x/fruit_y[4]_i_414_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.327     8.986 r  random_fruit_x/fruit_y[4]_i_750/O
                         net (fo=1, routed)           0.728     9.714    random_fruit_x/fruit_y[4]_i_750_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.838 f  random_fruit_x/fruit_y[4]_i_429/O
                         net (fo=2, routed)           0.780    10.618    random_fruit_x/fruit_y[4]_i_429_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.153    10.771 r  random_fruit_x/fruit_y[4]_i_179/O
                         net (fo=1, routed)           0.954    11.725    random_fruit_x/fruit_y[4]_i_179_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.327    12.052 f  random_fruit_x/fruit_y[4]_i_62/O
                         net (fo=1, routed)           0.583    12.634    random_fruit_x/fruit_y[4]_i_62_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.758 f  random_fruit_x/fruit_y[4]_i_22/O
                         net (fo=1, routed)           0.658    13.417    random_fruit_x/fruit_y[4]_i_22_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.541 f  random_fruit_x/fruit_y[4]_i_6/O
                         net (fo=12, routed)          0.624    14.165    random_fruit_x/snake_length_reg[5]
    SLICE_X41Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.289 r  random_fruit_x/fruit_x[3]_i_1/O
                         net (fo=2, routed)           0.472    14.762    random_fruit_x_n_3
    SLICE_X44Y16         FDRE                                         r  fruit_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  fruit_x_reg[3]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)       -0.077    14.962    fruit_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -14.762    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 random_fruit_y/rand_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruit_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.672ns  (logic 1.912ns (19.768%)  route 7.760ns (80.232%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.567     5.119    random_fruit_y/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  random_fruit_y/rand_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  random_fruit_y/rand_num_reg[3]/Q
                         net (fo=44, routed)          1.198     6.773    random_fruit_y/rand_num[3]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.153     6.926 r  random_fruit_y/fruit_y[4]_i_83/O
                         net (fo=171, routed)         1.733     8.659    random_fruit_x/fruit_y[4]_i_414_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.327     8.986 r  random_fruit_x/fruit_y[4]_i_750/O
                         net (fo=1, routed)           0.728     9.714    random_fruit_x/fruit_y[4]_i_750_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.838 f  random_fruit_x/fruit_y[4]_i_429/O
                         net (fo=2, routed)           0.780    10.618    random_fruit_x/fruit_y[4]_i_429_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.153    10.771 r  random_fruit_x/fruit_y[4]_i_179/O
                         net (fo=1, routed)           0.954    11.725    random_fruit_x/fruit_y[4]_i_179_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.327    12.052 f  random_fruit_x/fruit_y[4]_i_62/O
                         net (fo=1, routed)           0.583    12.634    random_fruit_x/fruit_y[4]_i_62_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.758 f  random_fruit_x/fruit_y[4]_i_22/O
                         net (fo=1, routed)           0.658    13.417    random_fruit_x/fruit_y[4]_i_22_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.541 f  random_fruit_x/fruit_y[4]_i_6/O
                         net (fo=12, routed)          0.647    14.188    random_fruit_x/snake_length_reg[5]
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.312 r  random_fruit_x/fruit_x[1]_i_1/O
                         net (fo=2, routed)           0.479    14.791    random_fruit_x_n_5
    SLICE_X44Y16         FDRE                                         r  fruit_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  fruit_x_reg[1]/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)       -0.043    14.996    fruit_x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -14.791    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 random_fruit_y/rand_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruit_x_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 1.912ns (19.797%)  route 7.746ns (80.203%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.567     5.119    random_fruit_y/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  random_fruit_y/rand_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  random_fruit_y/rand_num_reg[3]/Q
                         net (fo=44, routed)          1.198     6.773    random_fruit_y/rand_num[3]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.153     6.926 r  random_fruit_y/fruit_y[4]_i_83/O
                         net (fo=171, routed)         1.733     8.659    random_fruit_x/fruit_y[4]_i_414_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.327     8.986 r  random_fruit_x/fruit_y[4]_i_750/O
                         net (fo=1, routed)           0.728     9.714    random_fruit_x/fruit_y[4]_i_750_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.838 f  random_fruit_x/fruit_y[4]_i_429/O
                         net (fo=2, routed)           0.780    10.618    random_fruit_x/fruit_y[4]_i_429_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.153    10.771 r  random_fruit_x/fruit_y[4]_i_179/O
                         net (fo=1, routed)           0.954    11.725    random_fruit_x/fruit_y[4]_i_179_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.327    12.052 f  random_fruit_x/fruit_y[4]_i_62/O
                         net (fo=1, routed)           0.583    12.634    random_fruit_x/fruit_y[4]_i_62_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.758 f  random_fruit_x/fruit_y[4]_i_22/O
                         net (fo=1, routed)           0.658    13.417    random_fruit_x/fruit_y[4]_i_22_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.541 f  random_fruit_x/fruit_y[4]_i_6/O
                         net (fo=12, routed)          0.624    14.165    random_fruit_x/snake_length_reg[5]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.289 r  random_fruit_x/fruit_x[0]_i_1/O
                         net (fo=2, routed)           0.488    14.777    random_fruit_x_n_6
    SLICE_X44Y16         FDRE                                         r  fruit_x_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  fruit_x_reg[0]_lopt_replica/C
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)       -0.040    14.999    fruit_x_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -14.777    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 random_fruit_y/rand_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruit_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 1.912ns (19.793%)  route 7.748ns (80.207%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.567     5.119    random_fruit_y/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  random_fruit_y/rand_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  random_fruit_y/rand_num_reg[3]/Q
                         net (fo=44, routed)          1.198     6.773    random_fruit_y/rand_num[3]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.153     6.926 r  random_fruit_y/fruit_y[4]_i_83/O
                         net (fo=171, routed)         1.733     8.659    random_fruit_x/fruit_y[4]_i_414_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.327     8.986 r  random_fruit_x/fruit_y[4]_i_750/O
                         net (fo=1, routed)           0.728     9.714    random_fruit_x/fruit_y[4]_i_750_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.838 f  random_fruit_x/fruit_y[4]_i_429/O
                         net (fo=2, routed)           0.780    10.618    random_fruit_x/fruit_y[4]_i_429_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.153    10.771 r  random_fruit_x/fruit_y[4]_i_179/O
                         net (fo=1, routed)           0.954    11.725    random_fruit_x/fruit_y[4]_i_179_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.327    12.052 f  random_fruit_x/fruit_y[4]_i_62/O
                         net (fo=1, routed)           0.583    12.634    random_fruit_x/fruit_y[4]_i_62_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.758 f  random_fruit_x/fruit_y[4]_i_22/O
                         net (fo=1, routed)           0.658    13.417    random_fruit_x/fruit_y[4]_i_22_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.541 f  random_fruit_x/fruit_y[4]_i_6/O
                         net (fo=12, routed)          0.624    14.165    random_fruit_x/snake_length_reg[5]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124    14.289 r  random_fruit_x/fruit_x[0]_i_1/O
                         net (fo=2, routed)           0.490    14.779    random_fruit_x_n_6
    SLICE_X42Y17         FDRE                                         r  fruit_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  fruit_x_reg[0]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.013    15.024    fruit_x_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.779    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 random_fruit_y/rand_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruit_x_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.535ns  (logic 1.912ns (20.052%)  route 7.623ns (79.948%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.567     5.119    random_fruit_y/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  random_fruit_y/rand_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  random_fruit_y/rand_num_reg[3]/Q
                         net (fo=44, routed)          1.198     6.773    random_fruit_y/rand_num[3]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.153     6.926 r  random_fruit_y/fruit_y[4]_i_83/O
                         net (fo=171, routed)         1.733     8.659    random_fruit_x/fruit_y[4]_i_414_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.327     8.986 r  random_fruit_x/fruit_y[4]_i_750/O
                         net (fo=1, routed)           0.728     9.714    random_fruit_x/fruit_y[4]_i_750_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.838 f  random_fruit_x/fruit_y[4]_i_429/O
                         net (fo=2, routed)           0.780    10.618    random_fruit_x/fruit_y[4]_i_429_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.153    10.771 r  random_fruit_x/fruit_y[4]_i_179/O
                         net (fo=1, routed)           0.954    11.725    random_fruit_x/fruit_y[4]_i_179_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.327    12.052 f  random_fruit_x/fruit_y[4]_i_62/O
                         net (fo=1, routed)           0.583    12.634    random_fruit_x/fruit_y[4]_i_62_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.758 f  random_fruit_x/fruit_y[4]_i_22/O
                         net (fo=1, routed)           0.658    13.417    random_fruit_x/fruit_y[4]_i_22_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.541 f  random_fruit_x/fruit_y[4]_i_6/O
                         net (fo=12, routed)          0.647    14.188    random_fruit_x/snake_length_reg[5]
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.312 r  random_fruit_x/fruit_x[1]_i_1/O
                         net (fo=2, routed)           0.342    14.654    random_fruit_x_n_5
    SLICE_X42Y17         FDRE                                         r  fruit_x_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  fruit_x_reg[1]_lopt_replica/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.031    15.006    fruit_x_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 random_fruit_y/rand_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruit_x_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 1.912ns (20.021%)  route 7.638ns (79.979%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.567     5.119    random_fruit_y/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  random_fruit_y/rand_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  random_fruit_y/rand_num_reg[3]/Q
                         net (fo=44, routed)          1.198     6.773    random_fruit_y/rand_num[3]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.153     6.926 r  random_fruit_y/fruit_y[4]_i_83/O
                         net (fo=171, routed)         1.733     8.659    random_fruit_x/fruit_y[4]_i_414_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.327     8.986 r  random_fruit_x/fruit_y[4]_i_750/O
                         net (fo=1, routed)           0.728     9.714    random_fruit_x/fruit_y[4]_i_750_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.838 f  random_fruit_x/fruit_y[4]_i_429/O
                         net (fo=2, routed)           0.780    10.618    random_fruit_x/fruit_y[4]_i_429_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.153    10.771 r  random_fruit_x/fruit_y[4]_i_179/O
                         net (fo=1, routed)           0.954    11.725    random_fruit_x/fruit_y[4]_i_179_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.327    12.052 f  random_fruit_x/fruit_y[4]_i_62/O
                         net (fo=1, routed)           0.583    12.634    random_fruit_x/fruit_y[4]_i_62_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.758 f  random_fruit_x/fruit_y[4]_i_22/O
                         net (fo=1, routed)           0.658    13.417    random_fruit_x/fruit_y[4]_i_22_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.541 f  random_fruit_x/fruit_y[4]_i_6/O
                         net (fo=12, routed)          0.664    14.205    random_fruit_x/snake_length_reg[5]
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.329 r  random_fruit_x/fruit_x[2]_i_1/O
                         net (fo=2, routed)           0.340    14.669    random_fruit_x_n_4
    SLICE_X42Y17         FDRE                                         r  fruit_x_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X42Y17         FDRE                                         r  fruit_x_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X42Y17         FDRE (Setup_fdre_C_D)       -0.013    15.024    fruit_x_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 random_fruit_y/rand_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruit_on_field_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 1.912ns (20.432%)  route 7.446ns (79.568%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.567     5.119    random_fruit_y/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  random_fruit_y/rand_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  random_fruit_y/rand_num_reg[3]/Q
                         net (fo=44, routed)          1.198     6.773    random_fruit_y/rand_num[3]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.153     6.926 r  random_fruit_y/fruit_y[4]_i_83/O
                         net (fo=171, routed)         1.733     8.659    random_fruit_x/fruit_y[4]_i_414_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.327     8.986 r  random_fruit_x/fruit_y[4]_i_750/O
                         net (fo=1, routed)           0.728     9.714    random_fruit_x/fruit_y[4]_i_750_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.838 f  random_fruit_x/fruit_y[4]_i_429/O
                         net (fo=2, routed)           0.780    10.618    random_fruit_x/fruit_y[4]_i_429_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.153    10.771 r  random_fruit_x/fruit_y[4]_i_179/O
                         net (fo=1, routed)           0.954    11.725    random_fruit_x/fruit_y[4]_i_179_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.327    12.052 f  random_fruit_x/fruit_y[4]_i_62/O
                         net (fo=1, routed)           0.583    12.634    random_fruit_x/fruit_y[4]_i_62_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.758 f  random_fruit_x/fruit_y[4]_i_22/O
                         net (fo=1, routed)           0.658    13.417    random_fruit_x/fruit_y[4]_i_22_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.541 f  random_fruit_x/fruit_y[4]_i_6/O
                         net (fo=12, routed)          0.460    14.001    random_fruit_x/snake_length_reg[5]
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.125 r  random_fruit_x/fruit_y[4]_i_1/O
                         net (fo=15, routed)          0.352    14.477    fruit_x
    SLICE_X43Y17         FDRE                                         r  fruit_on_field_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  fruit_on_field_reg/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X43Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.832    fruit_on_field_reg
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 random_fruit_y/rand_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fruit_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.358ns  (logic 1.912ns (20.432%)  route 7.446ns (79.568%))
  Logic Levels:           8  (LUT4=2 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.567     5.119    random_fruit_y/clk_IBUF_BUFG
    SLICE_X49Y14         FDRE                                         r  random_fruit_y/rand_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  random_fruit_y/rand_num_reg[3]/Q
                         net (fo=44, routed)          1.198     6.773    random_fruit_y/rand_num[3]
    SLICE_X41Y11         LUT4 (Prop_lut4_I0_O)        0.153     6.926 r  random_fruit_y/fruit_y[4]_i_83/O
                         net (fo=171, routed)         1.733     8.659    random_fruit_x/fruit_y[4]_i_414_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.327     8.986 r  random_fruit_x/fruit_y[4]_i_750/O
                         net (fo=1, routed)           0.728     9.714    random_fruit_x/fruit_y[4]_i_750_n_0
    SLICE_X44Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.838 f  random_fruit_x/fruit_y[4]_i_429/O
                         net (fo=2, routed)           0.780    10.618    random_fruit_x/fruit_y[4]_i_429_n_0
    SLICE_X44Y12         LUT4 (Prop_lut4_I3_O)        0.153    10.771 r  random_fruit_x/fruit_y[4]_i_179/O
                         net (fo=1, routed)           0.954    11.725    random_fruit_x/fruit_y[4]_i_179_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I2_O)        0.327    12.052 f  random_fruit_x/fruit_y[4]_i_62/O
                         net (fo=1, routed)           0.583    12.634    random_fruit_x/fruit_y[4]_i_62_n_0
    SLICE_X41Y15         LUT6 (Prop_lut6_I4_O)        0.124    12.758 f  random_fruit_x/fruit_y[4]_i_22/O
                         net (fo=1, routed)           0.658    13.417    random_fruit_x/fruit_y[4]_i_22_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    13.541 f  random_fruit_x/fruit_y[4]_i_6/O
                         net (fo=12, routed)          0.460    14.001    random_fruit_x/snake_length_reg[5]
    SLICE_X43Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.125 r  random_fruit_x/fruit_y[4]_i_1/O
                         net (fo=15, routed)          0.352    14.477    fruit_x
    SLICE_X43Y17         FDRE                                         r  fruit_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  fruit_y_reg[0]/C
                         clock pessimism              0.259    15.073    
                         clock uncertainty           -0.035    15.037    
    SLICE_X43Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.832    fruit_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -14.477    
  -------------------------------------------------------------------
                         slack                                  0.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 snake_y_reg[20][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[21][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.552%)  route 0.271ns (56.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X38Y2          FDRE                                         r  snake_y_reg[20][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  snake_y_reg[20][4]/Q
                         net (fo=7, routed)           0.271     1.914    snake_y_reg[20][4]
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.045     1.959 r  snake_y[21][4]_i_1/O
                         net (fo=1, routed)           0.000     1.959    snake_y[21][4]_i_1_n_0
    SLICE_X35Y3          FDRE                                         r  snake_y_reg[21][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.833     1.991    clk_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  snake_y_reg[21][4]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.092     1.833    snake_y_reg[21][4]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 random_fruit_x/lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            random_fruit_x/lfsr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.562     1.475    random_fruit_x/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  random_fruit_x/lfsr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  random_fruit_x/lfsr_reg[3]/Q
                         net (fo=8, routed)           0.078     1.695    random_fruit_x/lfsr_reg_n_0_[3]
    SLICE_X42Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.740 r  random_fruit_x/lfsr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.740    random_fruit_x/lfsr[0]_i_1__0_n_0
    SLICE_X42Y12         FDRE                                         r  random_fruit_x/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.831     1.989    random_fruit_x/clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  random_fruit_x/lfsr_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.121     1.609    random_fruit_x/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 snake_y_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.041%)  route 0.303ns (61.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X35Y13         FDRE                                         r  snake_y_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  snake_y_reg[2][0]/Q
                         net (fo=7, routed)           0.303     1.917    snake_y_reg[2][0]
    SLICE_X36Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.962 r  snake_y[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.962    snake_y[3][0]_i_1_n_0
    SLICE_X36Y14         FDRE                                         r  snake_y_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.829     1.987    clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  snake_y_reg[3][0]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.091     1.828    snake_y_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 snake_x_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_x_reg[11][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.658%)  route 0.321ns (63.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.565     1.478    clk_IBUF_BUFG
    SLICE_X33Y4          FDRE                                         r  snake_x_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  snake_x_reg[10][2]/Q
                         net (fo=7, routed)           0.321     1.941    snake_x_reg_n_0_[10][2]
    SLICE_X37Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.986 r  snake_x[11][2]_i_1/O
                         net (fo=1, routed)           0.000     1.986    snake_x[11][2]_i_1_n_0
    SLICE_X37Y1          FDRE                                         r  snake_x_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.835     1.993    clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  snake_x_reg[11][2]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.091     1.834    snake_x_reg[11][2]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.591     1.504    lcd0/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  lcd0/icode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  lcd0/icode_reg[2]/Q
                         net (fo=1, routed)           0.118     1.764    lcd0/icode_reg_n_0_[2]
    SLICE_X3Y34          FDRE                                         r  lcd0/init_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.862     2.020    lcd0/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  lcd0/init_d_reg[2]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.066     1.607    lcd0/init_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart_inst/rx_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/recv_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.441%)  route 0.339ns (64.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.559     1.472    uart_inst/clk_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  uart_inst/rx_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_inst/rx_ff_reg/Q
                         net (fo=10, routed)          0.339     1.952    uart_inst/rx_ff
    SLICE_X36Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.997 r  uart_inst/recv_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.997    uart_inst/recv_state[2]
    SLICE_X36Y49         FDRE                                         r  uart_inst/recv_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.835     1.993    uart_inst/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  uart_inst/recv_state_reg[2]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.092     1.840    uart_inst/recv_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 snake_y_reg[80][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[81][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.099%)  route 0.329ns (63.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  snake_y_reg[80][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  snake_y_reg[80][0]/Q
                         net (fo=6, routed)           0.329     1.940    snake_y_reg[80][0]
    SLICE_X33Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.985 r  snake_y[81][0]_i_1/O
                         net (fo=1, routed)           0.000     1.985    snake_y[81][0]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  snake_y_reg[81][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.824     1.982    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  snake_y_reg[81][0]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.092     1.824    snake_y_reg[81][0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_inst/rx_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.435%)  route 0.373ns (72.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.559     1.472    uart_inst/clk_IBUF_BUFG
    SLICE_X28Y55         FDRE                                         r  uart_inst/rx_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_inst/rx_ff_reg/Q
                         net (fo=10, routed)          0.373     1.986    uart_inst/rx_ff
    SLICE_X36Y48         FDRE                                         r  uart_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.835     1.993    uart_inst/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  uart_inst/rx_data_reg[7]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.072     1.820    uart_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 snake_y_reg[80][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_y_reg[81][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.223ns (41.552%)  route 0.314ns (58.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  snake_y_reg[80][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  snake_y_reg[80][5]/Q
                         net (fo=5, routed)           0.314     1.910    snake_y_reg[80][5]
    SLICE_X35Y30         LUT3 (Prop_lut3_I0_O)        0.095     2.005 r  snake_y[81][5]_i_2/O
                         net (fo=1, routed)           0.000     2.005    snake_y[81][5]_i_2_n_0
    SLICE_X35Y30         FDRE                                         r  snake_y_reg[81][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.823     1.981    clk_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  snake_y_reg[81][5]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.107     1.838    snake_y_reg[81][5]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.223%)  route 0.119ns (45.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.553     1.466    clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  rgb_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  rgb_next_reg[7]/Q
                         net (fo=1, routed)           0.119     1.726    rgb_next_reg_n_0_[7]
    SLICE_X38Y22         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=2789, routed)        0.821     1.979    clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.479     1.500    
    SLICE_X38Y22         FDRE (Hold_fdre_C_D)         0.052     1.552    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y8      score0/CLK
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X43Y21    FSM_onehot_game_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y21    FSM_onehot_game_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y22    FSM_onehot_game_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y50    curr_skin_index_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y50    curr_skin_index_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y41    direction_changed_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y18    fruit_eat_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y17    fruit_on_field_reg/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__10/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__10/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__10/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__10/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y30    ram_fruit/RAM_reg_0_127_0_0__4/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y30    ram_fruit/RAM_reg_0_127_0_0__4/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__10/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__10/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__10/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30    ram_fruit/RAM_reg_0_127_0_0__10/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y30    ram_fruit/RAM_reg_0_127_0_0__4/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y30    ram_fruit/RAM_reg_0_127_0_0__4/HIGH/CLK



