0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.sim/sim_1/behav/xsim/glbl.v,1700484851,verilog,,,,glbl,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ALU32Bit.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Adder.v,,ALU32Bit,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Adder.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/BranchALU.v,,Adder,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/BranchALU.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ClkDiv.v,,BranchALU,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ClkDiv.v,1700488064,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ControlSignalMux.v,,ClkDiv,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ControlSignalMux.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Controller.v,,ControlSignalMux,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Controller.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/DataMemory.v,,Controller,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/DataMemory.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/EX_MEM_Register.v,,DataMemory,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/EX_MEM_Register.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/HazardDetectorUnit.v,,EX_MEM_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/HazardDetectorUnit.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ID_EX_Register.v,,HazardDetectorUnit,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ID_EX_Register.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/IF_ID_Register.v,,ID_EX_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/IF_ID_Register.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/InstructionMemory.v,,IF_ID_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/InstructionMemory.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/MEM_WB_Register.v,,InstructionMemory,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/MEM_WB_Register.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Mux32Bit2To1.v,,MEM_WB_Register,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Mux32Bit2To1.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/PCAdder.v,,Mux32Bit2To1;Mux32Bit3To1;Mux5Bit2To1,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/PCAdder.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ProgramCounter.v,,PCAdder,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/ProgramCounter.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/RegisterFile.v,,ProgramCounter,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/RegisterFile.v,1700487771,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SL2.v,,RegisterFile,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SL2.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SevenSegment.v,,SL2_26to28bit;SL2_32bit,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SevenSegment.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SignExtension.v,,SevenSegment,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/SignExtension.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Two4DigitDisplay.v,,SignExtension;SignExtension5bitTo32bit,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/Two4DigitDisplay.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/and.v,,Two4DigitDisplay,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/and.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/fpga_top.v,,andgate,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/fpga_top.v,1700484852,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/head.v,,lab7top,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/head.v,1700487946,verilog,,C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/lab7_board__tb.v,,head,,,,,,,,
C:/Users/alexr/Documents/Projects/ECE-369/Lab7/Lab7/Lab7.srcs/sources_1/imports/11-20-2023-03-23-15/lab7_board__tb.v,1700489310,verilog,,,,lab7_board__tb,,,,,,,,
