<div id="pfc9" class="pf w0 h0" data-page-no="c9"><div class="pc pcc9 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgc9.png"/><div class="t m0 x86 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">SIM_SOPT7 field descriptions</div><div class="t m0 x94 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws267">Field Description</div><div class="t m0 x94 h7 y1a7 ff2 fs4 fc0 sc0 ls0">31–8</div><div class="t m0 x117 h7 y1a8 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 xe2 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 xe2 h7 y1a8 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x37 h7 y2b4 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x9a h7 y1aa ff2 fs4 fc0 sc0 ls0">ADC0ALTTRGEN</div><div class="t m0 xe2 h7 y2b4 ff2 fs4 fc0 sc0 ls0 ws0">ADC0 alternate trigger enable</div><div class="t m0 xe2 h7 y1194 ff2 fs4 fc0 sc0 ls0 ws0">Enable alternative conversion triggers for ADC0.</div><div class="t m0 xe2 h7 y1195 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _189"> </span>TPM1 channel 0 (A) and channel 1 (B) triggers selected for ADC0.</div><div class="t m0 xe2 h7 yeb7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _189"> </span>Alternate trigger selected for ADC0.</div><div class="t m0 x97 h7 y103d ff2 fs4 fc0 sc0 ls0">6–5</div><div class="t m0 x117 h7 y847 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 xe2 h7 y103d ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 xe2 h7 y847 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x37 h7 y265 ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x89 h7 y266 ff2 fs4 fc0 sc0 ls0">ADC0PRETRGSEL</div><div class="t m0 xe2 h7 y265 ff2 fs4 fc0 sc0 ls0 ws0">ADC0 pretrigger select</div><div class="t m0 xe2 h7 y1196 ff2 fs4 fc0 sc0 ls0 ws0">Selects the ADC0 pre-trigger source when alternative triggers are enabled through ADC0ALTTRGEN.</div><div class="t m0 xe2 h7 y1b4 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _189"> </span>Pre-trigger A</div><div class="t m0 xe2 h7 y1197 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _189"> </span>Pre-trigger B</div><div class="t m0 x97 h7 y26b ff2 fs4 fc0 sc0 ls0">3–0</div><div class="t m0 x33 h7 y1198 ff2 fs4 fc0 sc0 ls0">ADC0TRGSEL</div><div class="t m0 xe2 h7 y26b ff2 fs4 fc0 sc0 ls0 ws0">ADC0 trigger select</div><div class="t m0 xe2 h7 y1199 ff2 fs4 fc0 sc0 ls0 ws0">Selects the ADC0 trigger source when alternative triggers are functional in stop and VLPS modes. .</div><div class="t m0 xe2 h7 y119a ff2 fs4 fc0 sc0 ls0 ws0">0000<span class="_ _8f"> </span>External trigger pin input (EXTRG_IN)</div><div class="t m0 xe2 h7 y119b ff2 fs4 fc0 sc0 ls0 ws0">0001<span class="_ _8f"> </span>CMP0 output</div><div class="t m0 xe2 h7 y119c ff2 fs4 fc0 sc0 ls0 ws268">0010 Reserved</div><div class="t m0 xe2 h7 y119d ff2 fs4 fc0 sc0 ls0 ws268">0011 Reserved</div><div class="t m0 xe2 h7 y119e ff2 fs4 fc0 sc0 ls0 ws0">0100<span class="_ _8f"> </span>PIT trigger 0</div><div class="t m0 xe2 h7 yee5 ff2 fs4 fc0 sc0 ls0 ws0">0101<span class="_ _8f"> </span>PIT trigger 1</div><div class="t m0 xe2 h7 y119f ff2 fs4 fc0 sc0 ls0 ws269">0110 Reserved</div><div class="t m0 xe2 h7 y2ca ff2 fs4 fc0 sc0 ls0 ws268">0111 Reserved</div><div class="t m0 xe2 h7 y11a0 ff2 fs4 fc0 sc0 ls0 ws0">1000<span class="_ _8f"> </span>TPM0 overflow</div><div class="t m0 xe2 h7 y11a1 ff2 fs4 fc0 sc0 ls0 ws0">1001<span class="_ _8f"> </span>TPM1 overflow</div><div class="t m0 xe2 h7 y904 ff2 fs4 fc0 sc0 ls0 ws0">1010<span class="_ _8f"> </span>TPM2 overflow</div><div class="t m0 xe2 h7 y11a2 ff2 fs4 fc0 sc0 ls0 ws268">1011 Reserved</div><div class="t m0 xe2 h7 y116a ff2 fs4 fc0 sc0 ls0 ws0">1100<span class="_ _8f"> </span>RTC alarm</div><div class="t m0 xe2 h7 y11a3 ff2 fs4 fc0 sc0 ls0 ws0">1101<span class="_ _8f"> </span>RTC seconds</div><div class="t m0 xe2 h7 y856 ff2 fs4 fc0 sc0 ls0 ws0">1110<span class="_ _8f"> </span>LPTMR0 trigger</div><div class="t m0 xe2 h7 y325 ff2 fs4 fc0 sc0 ls0 ws268">1111 Reserved</div><div class="t m0 x6f h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 12 System integration module (SIM)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>201</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
