
I2C_Master_Modbus_RTU_Slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007570  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08007708  08007708  00008708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007728  08007728  00009010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007728  08007728  00008728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007730  08007730  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007730  08007730  00008730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007734  08007734  00008734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08007738  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004ac  20000010  08007748  00009010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004bc  08007748  000094bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ba5  00000000  00000000  00009040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000231d  00000000  00000000  00019be5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  0001bf08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c72  00000000  00000000  0001ceb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017207  00000000  00000000  0001db2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012de1  00000000  00000000  00034d31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000923db  00000000  00000000  00047b12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d9eed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004310  00000000  00000000  000d9f30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  000de240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000010 	.word	0x20000010
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080076f0 	.word	0x080076f0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000014 	.word	0x20000014
 80001d4:	080076f0 	.word	0x080076f0

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <ReadData>:
    // Retorna o status da transmissão para quem chamou
    return HAL_I2C_Master_Transmit(&hi2c1, devAddress, txDataMaster, len, 100);
}

HAL_StatusTypeDef ReadData(uint8_t *pdata, uint8_t len)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b084      	sub	sp, #16
 8000508:	af02      	add	r7, sp, #8
 800050a:	6078      	str	r0, [r7, #4]
 800050c:	460b      	mov	r3, r1
 800050e:	70fb      	strb	r3, [r7, #3]
    // A matriz rxDataMaster foi removida para poupar RAM
    // Retorna o status da leitura
    return HAL_I2C_Master_Receive(&hi2c1, devAddress, pdata, len, 100);
 8000510:	4b07      	ldr	r3, [pc, #28]	@ (8000530 <ReadData+0x2c>)
 8000512:	8819      	ldrh	r1, [r3, #0]
 8000514:	78fb      	ldrb	r3, [r7, #3]
 8000516:	b29b      	uxth	r3, r3
 8000518:	2264      	movs	r2, #100	@ 0x64
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	687a      	ldr	r2, [r7, #4]
 800051e:	4805      	ldr	r0, [pc, #20]	@ (8000534 <ReadData+0x30>)
 8000520:	f002 fc16 	bl	8002d50 <HAL_I2C_Master_Receive>
 8000524:	4603      	mov	r3, r0
}
 8000526:	4618      	mov	r0, r3
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	20000000 	.word	0x20000000
 8000534:	2000002c 	.word	0x2000002c

08000538 <Calculo_CRC_MODBUS>:
static void MX_TIM3_Init(void);
static void MX_IWDG_Init(void);
/* USER CODE BEGIN PFP */
//Função de Cálculo CRC Modbus;
uint16_t Calculo_CRC_MODBUS(uint8_t buf[], uint16_t len)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	460b      	mov	r3, r1
 8000542:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8000544:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000548:	81fb      	strh	r3, [r7, #14]

    for (uint16_t i = 0; i < len; i++)
 800054a:	2300      	movs	r3, #0
 800054c:	81bb      	strh	r3, [r7, #12]
 800054e:	e022      	b.n	8000596 <Calculo_CRC_MODBUS+0x5e>
    {
        crc ^= buf[i];
 8000550:	89bb      	ldrh	r3, [r7, #12]
 8000552:	687a      	ldr	r2, [r7, #4]
 8000554:	4413      	add	r3, r2
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	461a      	mov	r2, r3
 800055a:	89fb      	ldrh	r3, [r7, #14]
 800055c:	4053      	eors	r3, r2
 800055e:	81fb      	strh	r3, [r7, #14]

        for (uint16_t j = 0; j < 8; j++)
 8000560:	2300      	movs	r3, #0
 8000562:	817b      	strh	r3, [r7, #10]
 8000564:	e011      	b.n	800058a <Calculo_CRC_MODBUS+0x52>
        {
            if (crc & 0x0001) crc = (crc >> 1) ^ 0xA001;
 8000566:	89fb      	ldrh	r3, [r7, #14]
 8000568:	f003 0301 	and.w	r3, r3, #1
 800056c:	2b00      	cmp	r3, #0
 800056e:	d006      	beq.n	800057e <Calculo_CRC_MODBUS+0x46>
 8000570:	89fb      	ldrh	r3, [r7, #14]
 8000572:	085b      	lsrs	r3, r3, #1
 8000574:	b29a      	uxth	r2, r3
 8000576:	4b0d      	ldr	r3, [pc, #52]	@ (80005ac <Calculo_CRC_MODBUS+0x74>)
 8000578:	4053      	eors	r3, r2
 800057a:	81fb      	strh	r3, [r7, #14]
 800057c:	e002      	b.n	8000584 <Calculo_CRC_MODBUS+0x4c>
            else crc = (crc >> 1);
 800057e:	89fb      	ldrh	r3, [r7, #14]
 8000580:	085b      	lsrs	r3, r3, #1
 8000582:	81fb      	strh	r3, [r7, #14]
        for (uint16_t j = 0; j < 8; j++)
 8000584:	897b      	ldrh	r3, [r7, #10]
 8000586:	3301      	adds	r3, #1
 8000588:	817b      	strh	r3, [r7, #10]
 800058a:	897b      	ldrh	r3, [r7, #10]
 800058c:	2b07      	cmp	r3, #7
 800058e:	d9ea      	bls.n	8000566 <Calculo_CRC_MODBUS+0x2e>
    for (uint16_t i = 0; i < len; i++)
 8000590:	89bb      	ldrh	r3, [r7, #12]
 8000592:	3301      	adds	r3, #1
 8000594:	81bb      	strh	r3, [r7, #12]
 8000596:	89ba      	ldrh	r2, [r7, #12]
 8000598:	887b      	ldrh	r3, [r7, #2]
 800059a:	429a      	cmp	r2, r3
 800059c:	d3d8      	bcc.n	8000550 <Calculo_CRC_MODBUS+0x18>
        }
    }
    return crc;
 800059e:	89fb      	ldrh	r3, [r7, #14]
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3714      	adds	r7, #20
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr
 80005ac:	ffffa001 	.word	0xffffa001

080005b0 <MODBUS_RTU_Funcao_Erro>:

void MODBUS_RTU_Funcao_Erro(uint8_t Codigo_Erro)		// FUNÇÃO ERRO
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	71fb      	strb	r3, [r7, #7]
	if (MODBUS_RTU_Buffer_RX[0] != 0)
 80005ba:	4b26      	ldr	r3, [pc, #152]	@ (8000654 <MODBUS_RTU_Funcao_Erro+0xa4>)
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d043      	beq.n	800064a <MODBUS_RTU_Funcao_Erro+0x9a>
	{
		MODBUS_RTU_Buffer_TX[0] = MODBUS_RTU_Escravo;								//Endereço de Escravo
 80005c2:	4b25      	ldr	r3, [pc, #148]	@ (8000658 <MODBUS_RTU_Funcao_Erro+0xa8>)
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	4b24      	ldr	r3, [pc, #144]	@ (800065c <MODBUS_RTU_Funcao_Erro+0xac>)
 80005ca:	701a      	strb	r2, [r3, #0]
		MODBUS_RTU_Buffer_TX[1] = MODBUS_RTU_Buffer_RX[1] + 128;					//Código da Função com Erro
 80005cc:	4b21      	ldr	r3, [pc, #132]	@ (8000654 <MODBUS_RTU_Funcao_Erro+0xa4>)
 80005ce:	785b      	ldrb	r3, [r3, #1]
 80005d0:	3b80      	subs	r3, #128	@ 0x80
 80005d2:	b2da      	uxtb	r2, r3
 80005d4:	4b21      	ldr	r3, [pc, #132]	@ (800065c <MODBUS_RTU_Funcao_Erro+0xac>)
 80005d6:	705a      	strb	r2, [r3, #1]
		MODBUS_RTU_Buffer_TX[2] = Codigo_Erro;										//
 80005d8:	4a20      	ldr	r2, [pc, #128]	@ (800065c <MODBUS_RTU_Funcao_Erro+0xac>)
 80005da:	79fb      	ldrb	r3, [r7, #7]
 80005dc:	7093      	strb	r3, [r2, #2]

		MODBUS_CRC = Calculo_CRC_MODBUS(MODBUS_RTU_Buffer_TX, 3);
 80005de:	2103      	movs	r1, #3
 80005e0:	481e      	ldr	r0, [pc, #120]	@ (800065c <MODBUS_RTU_Funcao_Erro+0xac>)
 80005e2:	f7ff ffa9 	bl	8000538 <Calculo_CRC_MODBUS>
 80005e6:	4603      	mov	r3, r0
 80005e8:	461a      	mov	r2, r3
 80005ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000660 <MODBUS_RTU_Funcao_Erro+0xb0>)
 80005ec:	801a      	strh	r2, [r3, #0]

		MODBUS_RTU_Buffer_TX[3] = MODBUS_CRC & 0xFF;
 80005ee:	4b1c      	ldr	r3, [pc, #112]	@ (8000660 <MODBUS_RTU_Funcao_Erro+0xb0>)
 80005f0:	881b      	ldrh	r3, [r3, #0]
 80005f2:	b29b      	uxth	r3, r3
 80005f4:	b2da      	uxtb	r2, r3
 80005f6:	4b19      	ldr	r3, [pc, #100]	@ (800065c <MODBUS_RTU_Funcao_Erro+0xac>)
 80005f8:	70da      	strb	r2, [r3, #3]
		MODBUS_RTU_Buffer_TX[4] = MODBUS_CRC >> 8;
 80005fa:	4b19      	ldr	r3, [pc, #100]	@ (8000660 <MODBUS_RTU_Funcao_Erro+0xb0>)
 80005fc:	881b      	ldrh	r3, [r3, #0]
 80005fe:	b29b      	uxth	r3, r3
 8000600:	0a1b      	lsrs	r3, r3, #8
 8000602:	b29b      	uxth	r3, r3
 8000604:	b2da      	uxtb	r2, r3
 8000606:	4b15      	ldr	r3, [pc, #84]	@ (800065c <MODBUS_RTU_Funcao_Erro+0xac>)
 8000608:	711a      	strb	r2, [r3, #4]

		HAL_UART_Transmit(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_TX, 5, MODBUS_RTU_Timeout);
 800060a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800060e:	2205      	movs	r2, #5
 8000610:	4912      	ldr	r1, [pc, #72]	@ (800065c <MODBUS_RTU_Funcao_Erro+0xac>)
 8000612:	4814      	ldr	r0, [pc, #80]	@ (8000664 <MODBUS_RTU_Funcao_Erro+0xb4>)
 8000614:	f005 fe48 	bl	80062a8 <HAL_UART_Transmit>

		if (Bit.M_LED_Erro == 0)
 8000618:	4b13      	ldr	r3, [pc, #76]	@ (8000668 <MODBUS_RTU_Funcao_Erro+0xb8>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	f003 0310 	and.w	r3, r3, #16
 8000620:	b2db      	uxtb	r3, r3
 8000622:	2b00      	cmp	r3, #0
 8000624:	d10a      	bne.n	800063c <MODBUS_RTU_Funcao_Erro+0x8c>
		{
			HAL_GPIO_WritePin(GPIO_LED_Erro, LED_Erro_Pin, 1);
 8000626:	2201      	movs	r2, #1
 8000628:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800062c:	480f      	ldr	r0, [pc, #60]	@ (800066c <MODBUS_RTU_Funcao_Erro+0xbc>)
 800062e:	f002 f9ed 	bl	8002a0c <HAL_GPIO_WritePin>
			Bit.M_LED_Erro = 1;
 8000632:	4a0d      	ldr	r2, [pc, #52]	@ (8000668 <MODBUS_RTU_Funcao_Erro+0xb8>)
 8000634:	7813      	ldrb	r3, [r2, #0]
 8000636:	f043 0310 	orr.w	r3, r3, #16
 800063a:	7013      	strb	r3, [r2, #0]
		}

		ContadorErroModbus = ContadorErroModbus + 2;
 800063c:	4b0c      	ldr	r3, [pc, #48]	@ (8000670 <MODBUS_RTU_Funcao_Erro+0xc0>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	b2db      	uxtb	r3, r3
 8000642:	3302      	adds	r3, #2
 8000644:	b2da      	uxtb	r2, r3
 8000646:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <MODBUS_RTU_Funcao_Erro+0xc0>)
 8000648:	701a      	strb	r2, [r3, #0]
	}
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	20000184 	.word	0x20000184
 8000658:	20000002 	.word	0x20000002
 800065c:	20000284 	.word	0x20000284
 8000660:	20000182 	.word	0x20000182
 8000664:	200000d4 	.word	0x200000d4
 8000668:	2000017c 	.word	0x2000017c
 800066c:	40020400 	.word	0x40020400
 8000670:	2000048e 	.word	0x2000048e

08000674 <MODBUS_RTU_Funcao_Read_Coil>:

void MODBUS_RTU_Funcao_Read_Coil()						// FUNÇÃO 01
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
	if (Quantidade_Coils > 0)
	{
		MODBUS_RTU_Endereco = (MODBUS_RTU_Buffer_RX[2] << 8) | (MODBUS_RTU_Buffer_RX[3]);
 800067a:	4b61      	ldr	r3, [pc, #388]	@ (8000800 <MODBUS_RTU_Funcao_Read_Coil+0x18c>)
 800067c:	789b      	ldrb	r3, [r3, #2]
 800067e:	b21b      	sxth	r3, r3
 8000680:	021b      	lsls	r3, r3, #8
 8000682:	b21a      	sxth	r2, r3
 8000684:	4b5e      	ldr	r3, [pc, #376]	@ (8000800 <MODBUS_RTU_Funcao_Read_Coil+0x18c>)
 8000686:	78db      	ldrb	r3, [r3, #3]
 8000688:	b21b      	sxth	r3, r3
 800068a:	4313      	orrs	r3, r2
 800068c:	b21b      	sxth	r3, r3
 800068e:	b29a      	uxth	r2, r3
 8000690:	4b5c      	ldr	r3, [pc, #368]	@ (8000804 <MODBUS_RTU_Funcao_Read_Coil+0x190>)
 8000692:	801a      	strh	r2, [r3, #0]
		MODBUS_RTU_Quantidade_Bits = (MODBUS_RTU_Buffer_RX[4] << 8) | (MODBUS_RTU_Buffer_RX[5]);
 8000694:	4b5a      	ldr	r3, [pc, #360]	@ (8000800 <MODBUS_RTU_Funcao_Read_Coil+0x18c>)
 8000696:	791b      	ldrb	r3, [r3, #4]
 8000698:	b21b      	sxth	r3, r3
 800069a:	021b      	lsls	r3, r3, #8
 800069c:	b21a      	sxth	r2, r3
 800069e:	4b58      	ldr	r3, [pc, #352]	@ (8000800 <MODBUS_RTU_Funcao_Read_Coil+0x18c>)
 80006a0:	795b      	ldrb	r3, [r3, #5]
 80006a2:	b21b      	sxth	r3, r3
 80006a4:	4313      	orrs	r3, r2
 80006a6:	b21b      	sxth	r3, r3
 80006a8:	b29a      	uxth	r2, r3
 80006aa:	4b57      	ldr	r3, [pc, #348]	@ (8000808 <MODBUS_RTU_Funcao_Read_Coil+0x194>)
 80006ac:	801a      	strh	r2, [r3, #0]
		MODBUS_RTU_Quantidade_Bytes = (MODBUS_RTU_Quantidade_Bits + 7) / 8;
 80006ae:	4b56      	ldr	r3, [pc, #344]	@ (8000808 <MODBUS_RTU_Funcao_Read_Coil+0x194>)
 80006b0:	881b      	ldrh	r3, [r3, #0]
 80006b2:	b29b      	uxth	r3, r3
 80006b4:	3307      	adds	r3, #7
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	da00      	bge.n	80006bc <MODBUS_RTU_Funcao_Read_Coil+0x48>
 80006ba:	3307      	adds	r3, #7
 80006bc:	10db      	asrs	r3, r3, #3
 80006be:	b29a      	uxth	r2, r3
 80006c0:	4b52      	ldr	r3, [pc, #328]	@ (800080c <MODBUS_RTU_Funcao_Read_Coil+0x198>)
 80006c2:	801a      	strh	r2, [r3, #0]

		if ((MODBUS_RTU_Endereco + MODBUS_RTU_Quantidade_Bits) <= MIN(Quantidade_Coils, 9999))
 80006c4:	4b4f      	ldr	r3, [pc, #316]	@ (8000804 <MODBUS_RTU_Funcao_Read_Coil+0x190>)
 80006c6:	881b      	ldrh	r3, [r3, #0]
 80006c8:	b29b      	uxth	r3, r3
 80006ca:	461a      	mov	r2, r3
 80006cc:	4b4e      	ldr	r3, [pc, #312]	@ (8000808 <MODBUS_RTU_Funcao_Read_Coil+0x194>)
 80006ce:	881b      	ldrh	r3, [r3, #0]
 80006d0:	b29b      	uxth	r3, r3
 80006d2:	4413      	add	r3, r2
 80006d4:	2b10      	cmp	r3, #16
 80006d6:	f300 808c 	bgt.w	80007f2 <MODBUS_RTU_Funcao_Read_Coil+0x17e>
		{
			MODBUS_RTU_Buffer_TX[0] = MODBUS_RTU_Escravo;												//Endereço de Escravo
 80006da:	4b4d      	ldr	r3, [pc, #308]	@ (8000810 <MODBUS_RTU_Funcao_Read_Coil+0x19c>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	b2da      	uxtb	r2, r3
 80006e0:	4b4c      	ldr	r3, [pc, #304]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 80006e2:	701a      	strb	r2, [r3, #0]
			MODBUS_RTU_Buffer_TX[1] = MODBUS_RTU_Codigo_Read_Coil;										//Código da Função
 80006e4:	4b4b      	ldr	r3, [pc, #300]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 80006e6:	2201      	movs	r2, #1
 80006e8:	705a      	strb	r2, [r3, #1]
			MODBUS_RTU_Buffer_TX[2] = MODBUS_RTU_Quantidade_Bytes;										//Número de Bytes de Dados
 80006ea:	4b48      	ldr	r3, [pc, #288]	@ (800080c <MODBUS_RTU_Funcao_Read_Coil+0x198>)
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	b2da      	uxtb	r2, r3
 80006f2:	4b48      	ldr	r3, [pc, #288]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 80006f4:	709a      	strb	r2, [r3, #2]

			uint8_t Contador = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	71fb      	strb	r3, [r7, #7]
			for (int i = 0; i < MODBUS_RTU_Quantidade_Bits; i++)
 80006fa:	2300      	movs	r3, #0
 80006fc:	603b      	str	r3, [r7, #0]
 80006fe:	e042      	b.n	8000786 <MODBUS_RTU_Funcao_Read_Coil+0x112>
			{
			    if (Contador < 8)
 8000700:	79fb      	ldrb	r3, [r7, #7]
 8000702:	2b07      	cmp	r3, #7
 8000704:	d837      	bhi.n	8000776 <MODBUS_RTU_Funcao_Read_Coil+0x102>
			    {
			    	if (Coils[i + MODBUS_RTU_Endereco] == 1)
 8000706:	4b3f      	ldr	r3, [pc, #252]	@ (8000804 <MODBUS_RTU_Funcao_Read_Coil+0x190>)
 8000708:	881b      	ldrh	r3, [r3, #0]
 800070a:	b29b      	uxth	r3, r3
 800070c:	461a      	mov	r2, r3
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	4413      	add	r3, r2
 8000712:	4a41      	ldr	r2, [pc, #260]	@ (8000818 <MODBUS_RTU_Funcao_Read_Coil+0x1a4>)
 8000714:	5cd3      	ldrb	r3, [r2, r3]
 8000716:	2b01      	cmp	r3, #1
 8000718:	d114      	bne.n	8000744 <MODBUS_RTU_Funcao_Read_Coil+0xd0>
			    	{
			    		SET_Bit (MODBUS_RTU_Buffer_TX[3 + (i / 8)], Contador);
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	2b00      	cmp	r3, #0
 800071e:	da00      	bge.n	8000722 <MODBUS_RTU_Funcao_Read_Coil+0xae>
 8000720:	3307      	adds	r3, #7
 8000722:	10db      	asrs	r3, r3, #3
 8000724:	1cda      	adds	r2, r3, #3
 8000726:	493b      	ldr	r1, [pc, #236]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 8000728:	5c8a      	ldrb	r2, [r1, r2]
 800072a:	b251      	sxtb	r1, r2
 800072c:	79fa      	ldrb	r2, [r7, #7]
 800072e:	2001      	movs	r0, #1
 8000730:	fa00 f202 	lsl.w	r2, r0, r2
 8000734:	b252      	sxtb	r2, r2
 8000736:	430a      	orrs	r2, r1
 8000738:	b252      	sxtb	r2, r2
 800073a:	3303      	adds	r3, #3
 800073c:	b2d1      	uxtb	r1, r2
 800073e:	4a35      	ldr	r2, [pc, #212]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 8000740:	54d1      	strb	r1, [r2, r3]
 8000742:	e015      	b.n	8000770 <MODBUS_RTU_Funcao_Read_Coil+0xfc>
			    	}
			    	else
			    	{
			    		CLEAR_Bit (MODBUS_RTU_Buffer_TX[3 + (i / 8)], Contador);
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	da00      	bge.n	800074c <MODBUS_RTU_Funcao_Read_Coil+0xd8>
 800074a:	3307      	adds	r3, #7
 800074c:	10db      	asrs	r3, r3, #3
 800074e:	1cda      	adds	r2, r3, #3
 8000750:	4930      	ldr	r1, [pc, #192]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 8000752:	5c8a      	ldrb	r2, [r1, r2]
 8000754:	b251      	sxtb	r1, r2
 8000756:	79fa      	ldrb	r2, [r7, #7]
 8000758:	2001      	movs	r0, #1
 800075a:	fa00 f202 	lsl.w	r2, r0, r2
 800075e:	b252      	sxtb	r2, r2
 8000760:	43d2      	mvns	r2, r2
 8000762:	b252      	sxtb	r2, r2
 8000764:	400a      	ands	r2, r1
 8000766:	b252      	sxtb	r2, r2
 8000768:	3303      	adds	r3, #3
 800076a:	b2d1      	uxtb	r1, r2
 800076c:	4a29      	ldr	r2, [pc, #164]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 800076e:	54d1      	strb	r1, [r2, r3]
			    	}
			        Contador++;
 8000770:	79fb      	ldrb	r3, [r7, #7]
 8000772:	3301      	adds	r3, #1
 8000774:	71fb      	strb	r3, [r7, #7]
			    }
			    if (Contador >= 8) Contador = 0;
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	2b07      	cmp	r3, #7
 800077a:	d901      	bls.n	8000780 <MODBUS_RTU_Funcao_Read_Coil+0x10c>
 800077c:	2300      	movs	r3, #0
 800077e:	71fb      	strb	r3, [r7, #7]
			for (int i = 0; i < MODBUS_RTU_Quantidade_Bits; i++)
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	3301      	adds	r3, #1
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	4b20      	ldr	r3, [pc, #128]	@ (8000808 <MODBUS_RTU_Funcao_Read_Coil+0x194>)
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	b29b      	uxth	r3, r3
 800078c:	461a      	mov	r2, r3
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	4293      	cmp	r3, r2
 8000792:	dbb5      	blt.n	8000700 <MODBUS_RTU_Funcao_Read_Coil+0x8c>
			}

			//Executa Função do Cálculo do CRC
			MODBUS_CRC = Calculo_CRC_MODBUS(MODBUS_RTU_Buffer_TX, MODBUS_RTU_Quantidade_Bytes + 3);
 8000794:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <MODBUS_RTU_Funcao_Read_Coil+0x198>)
 8000796:	881b      	ldrh	r3, [r3, #0]
 8000798:	b29b      	uxth	r3, r3
 800079a:	3303      	adds	r3, #3
 800079c:	b29b      	uxth	r3, r3
 800079e:	4619      	mov	r1, r3
 80007a0:	481c      	ldr	r0, [pc, #112]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 80007a2:	f7ff fec9 	bl	8000538 <Calculo_CRC_MODBUS>
 80007a6:	4603      	mov	r3, r0
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b1c      	ldr	r3, [pc, #112]	@ (800081c <MODBUS_RTU_Funcao_Read_Coil+0x1a8>)
 80007ac:	801a      	strh	r2, [r3, #0]
			MODBUS_RTU_Buffer_TX[MODBUS_RTU_Quantidade_Bytes + 3] = MODBUS_CRC & 0xFF;
 80007ae:	4b1b      	ldr	r3, [pc, #108]	@ (800081c <MODBUS_RTU_Funcao_Read_Coil+0x1a8>)
 80007b0:	881b      	ldrh	r3, [r3, #0]
 80007b2:	b29a      	uxth	r2, r3
 80007b4:	4b15      	ldr	r3, [pc, #84]	@ (800080c <MODBUS_RTU_Funcao_Read_Coil+0x198>)
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	b29b      	uxth	r3, r3
 80007ba:	3303      	adds	r3, #3
 80007bc:	b2d1      	uxtb	r1, r2
 80007be:	4a15      	ldr	r2, [pc, #84]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 80007c0:	54d1      	strb	r1, [r2, r3]
			MODBUS_RTU_Buffer_TX[MODBUS_RTU_Quantidade_Bytes + 4] = MODBUS_CRC >> 8;
 80007c2:	4b16      	ldr	r3, [pc, #88]	@ (800081c <MODBUS_RTU_Funcao_Read_Coil+0x1a8>)
 80007c4:	881b      	ldrh	r3, [r3, #0]
 80007c6:	b29b      	uxth	r3, r3
 80007c8:	0a1b      	lsrs	r3, r3, #8
 80007ca:	b29a      	uxth	r2, r3
 80007cc:	4b0f      	ldr	r3, [pc, #60]	@ (800080c <MODBUS_RTU_Funcao_Read_Coil+0x198>)
 80007ce:	881b      	ldrh	r3, [r3, #0]
 80007d0:	b29b      	uxth	r3, r3
 80007d2:	3304      	adds	r3, #4
 80007d4:	b2d1      	uxtb	r1, r2
 80007d6:	4a0f      	ldr	r2, [pc, #60]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 80007d8:	54d1      	strb	r1, [r2, r3]

			HAL_UART_Transmit(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_TX, MODBUS_RTU_Quantidade_Bytes + 5, MODBUS_RTU_Timeout);
 80007da:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <MODBUS_RTU_Funcao_Read_Coil+0x198>)
 80007dc:	881b      	ldrh	r3, [r3, #0]
 80007de:	b29b      	uxth	r3, r3
 80007e0:	3305      	adds	r3, #5
 80007e2:	b29a      	uxth	r2, r3
 80007e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007e8:	490a      	ldr	r1, [pc, #40]	@ (8000814 <MODBUS_RTU_Funcao_Read_Coil+0x1a0>)
 80007ea:	480d      	ldr	r0, [pc, #52]	@ (8000820 <MODBUS_RTU_Funcao_Read_Coil+0x1ac>)
 80007ec:	f005 fd5c 	bl	80062a8 <HAL_UART_Transmit>
		}
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
	}
	else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Function);
}
 80007f0:	e002      	b.n	80007f8 <MODBUS_RTU_Funcao_Read_Coil+0x184>
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
 80007f2:	2002      	movs	r0, #2
 80007f4:	f7ff fedc 	bl	80005b0 <MODBUS_RTU_Funcao_Erro>
}
 80007f8:	bf00      	nop
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	20000184 	.word	0x20000184
 8000804:	20000484 	.word	0x20000484
 8000808:	20000486 	.word	0x20000486
 800080c:	20000488 	.word	0x20000488
 8000810:	20000002 	.word	0x20000002
 8000814:	20000284 	.word	0x20000284
 8000818:	200004a4 	.word	0x200004a4
 800081c:	20000182 	.word	0x20000182
 8000820:	200000d4 	.word	0x200000d4

08000824 <MODBUS_RTU_Funcao_Read_Discrete_Input>:

void MODBUS_RTU_Funcao_Read_Discrete_Input()			// FUNÇÃO 02
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
	if (Quantidade_Discrete_Inputs > 0)
	{
		MODBUS_RTU_Endereco = (MODBUS_RTU_Buffer_RX[2] << 8) | (MODBUS_RTU_Buffer_RX[3]);
 800082a:	4b61      	ldr	r3, [pc, #388]	@ (80009b0 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x18c>)
 800082c:	789b      	ldrb	r3, [r3, #2]
 800082e:	b21b      	sxth	r3, r3
 8000830:	021b      	lsls	r3, r3, #8
 8000832:	b21a      	sxth	r2, r3
 8000834:	4b5e      	ldr	r3, [pc, #376]	@ (80009b0 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x18c>)
 8000836:	78db      	ldrb	r3, [r3, #3]
 8000838:	b21b      	sxth	r3, r3
 800083a:	4313      	orrs	r3, r2
 800083c:	b21b      	sxth	r3, r3
 800083e:	b29a      	uxth	r2, r3
 8000840:	4b5c      	ldr	r3, [pc, #368]	@ (80009b4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x190>)
 8000842:	801a      	strh	r2, [r3, #0]
		MODBUS_RTU_Quantidade_Bits = (MODBUS_RTU_Buffer_RX[4] << 8) | (MODBUS_RTU_Buffer_RX[5]);
 8000844:	4b5a      	ldr	r3, [pc, #360]	@ (80009b0 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x18c>)
 8000846:	791b      	ldrb	r3, [r3, #4]
 8000848:	b21b      	sxth	r3, r3
 800084a:	021b      	lsls	r3, r3, #8
 800084c:	b21a      	sxth	r2, r3
 800084e:	4b58      	ldr	r3, [pc, #352]	@ (80009b0 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x18c>)
 8000850:	795b      	ldrb	r3, [r3, #5]
 8000852:	b21b      	sxth	r3, r3
 8000854:	4313      	orrs	r3, r2
 8000856:	b21b      	sxth	r3, r3
 8000858:	b29a      	uxth	r2, r3
 800085a:	4b57      	ldr	r3, [pc, #348]	@ (80009b8 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x194>)
 800085c:	801a      	strh	r2, [r3, #0]
		MODBUS_RTU_Quantidade_Bytes = (MODBUS_RTU_Quantidade_Bits + 7) / 8;
 800085e:	4b56      	ldr	r3, [pc, #344]	@ (80009b8 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x194>)
 8000860:	881b      	ldrh	r3, [r3, #0]
 8000862:	b29b      	uxth	r3, r3
 8000864:	3307      	adds	r3, #7
 8000866:	2b00      	cmp	r3, #0
 8000868:	da00      	bge.n	800086c <MODBUS_RTU_Funcao_Read_Discrete_Input+0x48>
 800086a:	3307      	adds	r3, #7
 800086c:	10db      	asrs	r3, r3, #3
 800086e:	b29a      	uxth	r2, r3
 8000870:	4b52      	ldr	r3, [pc, #328]	@ (80009bc <MODBUS_RTU_Funcao_Read_Discrete_Input+0x198>)
 8000872:	801a      	strh	r2, [r3, #0]

		if ((MODBUS_RTU_Endereco + MODBUS_RTU_Quantidade_Bits) <= MIN(Quantidade_Discrete_Inputs, 9999))
 8000874:	4b4f      	ldr	r3, [pc, #316]	@ (80009b4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x190>)
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	b29b      	uxth	r3, r3
 800087a:	461a      	mov	r2, r3
 800087c:	4b4e      	ldr	r3, [pc, #312]	@ (80009b8 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x194>)
 800087e:	881b      	ldrh	r3, [r3, #0]
 8000880:	b29b      	uxth	r3, r3
 8000882:	4413      	add	r3, r2
 8000884:	2b10      	cmp	r3, #16
 8000886:	f300 808c 	bgt.w	80009a2 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x17e>
		{
			MODBUS_RTU_Buffer_TX[0] = MODBUS_RTU_Escravo;												//Endereço de Escravo
 800088a:	4b4d      	ldr	r3, [pc, #308]	@ (80009c0 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x19c>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	b2da      	uxtb	r2, r3
 8000890:	4b4c      	ldr	r3, [pc, #304]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 8000892:	701a      	strb	r2, [r3, #0]
			MODBUS_RTU_Buffer_TX[1] = MODBUS_RTU_Codigo_Read_Discrete_Input;							//Código da Função
 8000894:	4b4b      	ldr	r3, [pc, #300]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 8000896:	2202      	movs	r2, #2
 8000898:	705a      	strb	r2, [r3, #1]
			MODBUS_RTU_Buffer_TX[2] = MODBUS_RTU_Quantidade_Bytes;										//Número de Bytes de Dados
 800089a:	4b48      	ldr	r3, [pc, #288]	@ (80009bc <MODBUS_RTU_Funcao_Read_Discrete_Input+0x198>)
 800089c:	881b      	ldrh	r3, [r3, #0]
 800089e:	b29b      	uxth	r3, r3
 80008a0:	b2da      	uxtb	r2, r3
 80008a2:	4b48      	ldr	r3, [pc, #288]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 80008a4:	709a      	strb	r2, [r3, #2]

			uint8_t Contador = 0;
 80008a6:	2300      	movs	r3, #0
 80008a8:	71fb      	strb	r3, [r7, #7]
			for (int i = 0; i < MODBUS_RTU_Quantidade_Bits; i++)
 80008aa:	2300      	movs	r3, #0
 80008ac:	603b      	str	r3, [r7, #0]
 80008ae:	e042      	b.n	8000936 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x112>
			{
			    if (Contador < 8)
 80008b0:	79fb      	ldrb	r3, [r7, #7]
 80008b2:	2b07      	cmp	r3, #7
 80008b4:	d837      	bhi.n	8000926 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x102>
			    {
			    	if (Discrete_Inputs[i + MODBUS_RTU_Endereco] == 1)
 80008b6:	4b3f      	ldr	r3, [pc, #252]	@ (80009b4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x190>)
 80008b8:	881b      	ldrh	r3, [r3, #0]
 80008ba:	b29b      	uxth	r3, r3
 80008bc:	461a      	mov	r2, r3
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	4413      	add	r3, r2
 80008c2:	4a41      	ldr	r2, [pc, #260]	@ (80009c8 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a4>)
 80008c4:	5cd3      	ldrb	r3, [r2, r3]
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d114      	bne.n	80008f4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0xd0>
			    	{
			    		SET_Bit (MODBUS_RTU_Buffer_TX[3 + (i / 8)], Contador);
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	da00      	bge.n	80008d2 <MODBUS_RTU_Funcao_Read_Discrete_Input+0xae>
 80008d0:	3307      	adds	r3, #7
 80008d2:	10db      	asrs	r3, r3, #3
 80008d4:	1cda      	adds	r2, r3, #3
 80008d6:	493b      	ldr	r1, [pc, #236]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 80008d8:	5c8a      	ldrb	r2, [r1, r2]
 80008da:	b251      	sxtb	r1, r2
 80008dc:	79fa      	ldrb	r2, [r7, #7]
 80008de:	2001      	movs	r0, #1
 80008e0:	fa00 f202 	lsl.w	r2, r0, r2
 80008e4:	b252      	sxtb	r2, r2
 80008e6:	430a      	orrs	r2, r1
 80008e8:	b252      	sxtb	r2, r2
 80008ea:	3303      	adds	r3, #3
 80008ec:	b2d1      	uxtb	r1, r2
 80008ee:	4a35      	ldr	r2, [pc, #212]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 80008f0:	54d1      	strb	r1, [r2, r3]
 80008f2:	e015      	b.n	8000920 <MODBUS_RTU_Funcao_Read_Discrete_Input+0xfc>
			    	}
			    	else
			    	{
			    		CLEAR_Bit (MODBUS_RTU_Buffer_TX[3 + (i / 8)], Contador);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	da00      	bge.n	80008fc <MODBUS_RTU_Funcao_Read_Discrete_Input+0xd8>
 80008fa:	3307      	adds	r3, #7
 80008fc:	10db      	asrs	r3, r3, #3
 80008fe:	1cda      	adds	r2, r3, #3
 8000900:	4930      	ldr	r1, [pc, #192]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 8000902:	5c8a      	ldrb	r2, [r1, r2]
 8000904:	b251      	sxtb	r1, r2
 8000906:	79fa      	ldrb	r2, [r7, #7]
 8000908:	2001      	movs	r0, #1
 800090a:	fa00 f202 	lsl.w	r2, r0, r2
 800090e:	b252      	sxtb	r2, r2
 8000910:	43d2      	mvns	r2, r2
 8000912:	b252      	sxtb	r2, r2
 8000914:	400a      	ands	r2, r1
 8000916:	b252      	sxtb	r2, r2
 8000918:	3303      	adds	r3, #3
 800091a:	b2d1      	uxtb	r1, r2
 800091c:	4a29      	ldr	r2, [pc, #164]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 800091e:	54d1      	strb	r1, [r2, r3]
			    	}
			        Contador++;
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	3301      	adds	r3, #1
 8000924:	71fb      	strb	r3, [r7, #7]
			    }
			    if (Contador >= 8) Contador = 0;
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	2b07      	cmp	r3, #7
 800092a:	d901      	bls.n	8000930 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x10c>
 800092c:	2300      	movs	r3, #0
 800092e:	71fb      	strb	r3, [r7, #7]
			for (int i = 0; i < MODBUS_RTU_Quantidade_Bits; i++)
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	3301      	adds	r3, #1
 8000934:	603b      	str	r3, [r7, #0]
 8000936:	4b20      	ldr	r3, [pc, #128]	@ (80009b8 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x194>)
 8000938:	881b      	ldrh	r3, [r3, #0]
 800093a:	b29b      	uxth	r3, r3
 800093c:	461a      	mov	r2, r3
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	4293      	cmp	r3, r2
 8000942:	dbb5      	blt.n	80008b0 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x8c>
			}

			//Executa Função do Cálculo do CRC
			MODBUS_CRC = Calculo_CRC_MODBUS(MODBUS_RTU_Buffer_TX, MODBUS_RTU_Quantidade_Bytes + 3);
 8000944:	4b1d      	ldr	r3, [pc, #116]	@ (80009bc <MODBUS_RTU_Funcao_Read_Discrete_Input+0x198>)
 8000946:	881b      	ldrh	r3, [r3, #0]
 8000948:	b29b      	uxth	r3, r3
 800094a:	3303      	adds	r3, #3
 800094c:	b29b      	uxth	r3, r3
 800094e:	4619      	mov	r1, r3
 8000950:	481c      	ldr	r0, [pc, #112]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 8000952:	f7ff fdf1 	bl	8000538 <Calculo_CRC_MODBUS>
 8000956:	4603      	mov	r3, r0
 8000958:	461a      	mov	r2, r3
 800095a:	4b1c      	ldr	r3, [pc, #112]	@ (80009cc <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a8>)
 800095c:	801a      	strh	r2, [r3, #0]
			MODBUS_RTU_Buffer_TX[MODBUS_RTU_Quantidade_Bytes + 3] = MODBUS_CRC & 0xFF;
 800095e:	4b1b      	ldr	r3, [pc, #108]	@ (80009cc <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a8>)
 8000960:	881b      	ldrh	r3, [r3, #0]
 8000962:	b29a      	uxth	r2, r3
 8000964:	4b15      	ldr	r3, [pc, #84]	@ (80009bc <MODBUS_RTU_Funcao_Read_Discrete_Input+0x198>)
 8000966:	881b      	ldrh	r3, [r3, #0]
 8000968:	b29b      	uxth	r3, r3
 800096a:	3303      	adds	r3, #3
 800096c:	b2d1      	uxtb	r1, r2
 800096e:	4a15      	ldr	r2, [pc, #84]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 8000970:	54d1      	strb	r1, [r2, r3]
			MODBUS_RTU_Buffer_TX[MODBUS_RTU_Quantidade_Bytes + 4] = MODBUS_CRC >> 8;
 8000972:	4b16      	ldr	r3, [pc, #88]	@ (80009cc <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a8>)
 8000974:	881b      	ldrh	r3, [r3, #0]
 8000976:	b29b      	uxth	r3, r3
 8000978:	0a1b      	lsrs	r3, r3, #8
 800097a:	b29a      	uxth	r2, r3
 800097c:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <MODBUS_RTU_Funcao_Read_Discrete_Input+0x198>)
 800097e:	881b      	ldrh	r3, [r3, #0]
 8000980:	b29b      	uxth	r3, r3
 8000982:	3304      	adds	r3, #4
 8000984:	b2d1      	uxtb	r1, r2
 8000986:	4a0f      	ldr	r2, [pc, #60]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 8000988:	54d1      	strb	r1, [r2, r3]

			HAL_UART_Transmit(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_TX, MODBUS_RTU_Quantidade_Bytes + 5, MODBUS_RTU_Timeout);
 800098a:	4b0c      	ldr	r3, [pc, #48]	@ (80009bc <MODBUS_RTU_Funcao_Read_Discrete_Input+0x198>)
 800098c:	881b      	ldrh	r3, [r3, #0]
 800098e:	b29b      	uxth	r3, r3
 8000990:	3305      	adds	r3, #5
 8000992:	b29a      	uxth	r2, r3
 8000994:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000998:	490a      	ldr	r1, [pc, #40]	@ (80009c4 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1a0>)
 800099a:	480d      	ldr	r0, [pc, #52]	@ (80009d0 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x1ac>)
 800099c:	f005 fc84 	bl	80062a8 <HAL_UART_Transmit>
		}
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
	}
	else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Function);
}
 80009a0:	e002      	b.n	80009a8 <MODBUS_RTU_Funcao_Read_Discrete_Input+0x184>
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
 80009a2:	2002      	movs	r0, #2
 80009a4:	f7ff fe04 	bl	80005b0 <MODBUS_RTU_Funcao_Erro>
}
 80009a8:	bf00      	nop
 80009aa:	3708      	adds	r7, #8
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20000184 	.word	0x20000184
 80009b4:	20000484 	.word	0x20000484
 80009b8:	20000486 	.word	0x20000486
 80009bc:	20000488 	.word	0x20000488
 80009c0:	20000002 	.word	0x20000002
 80009c4:	20000284 	.word	0x20000284
 80009c8:	20000494 	.word	0x20000494
 80009cc:	20000182 	.word	0x20000182
 80009d0:	200000d4 	.word	0x200000d4

080009d4 <MODBUS_RTU_Funcao_Read_Holding_Register>:

void MODBUS_RTU_Funcao_Read_Holding_Register()			// FUNÇÃO 03
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0

			HAL_UART_Transmit(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_TX, MODBUS_RTU_Quantidade_Bytes + 5, MODBUS_RTU_Timeout);
		}
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
	}
	else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Function);
 80009d8:	2001      	movs	r0, #1
 80009da:	f7ff fde9 	bl	80005b0 <MODBUS_RTU_Funcao_Erro>
}
 80009de:	bf00      	nop
 80009e0:	bd80      	pop	{r7, pc}
	...

080009e4 <MODBUS_RTU_Funcao_Read_Input_Register>:

void MODBUS_RTU_Funcao_Read_Input_Register()			// FUNÇÃO 04
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
	if (Quantidade_Input_Registers > 0)
	{
		MODBUS_RTU_Endereco = (MODBUS_RTU_Buffer_RX[2] << 8) | (MODBUS_RTU_Buffer_RX[3]);
 80009ea:	4b4e      	ldr	r3, [pc, #312]	@ (8000b24 <MODBUS_RTU_Funcao_Read_Input_Register+0x140>)
 80009ec:	789b      	ldrb	r3, [r3, #2]
 80009ee:	b21b      	sxth	r3, r3
 80009f0:	021b      	lsls	r3, r3, #8
 80009f2:	b21a      	sxth	r2, r3
 80009f4:	4b4b      	ldr	r3, [pc, #300]	@ (8000b24 <MODBUS_RTU_Funcao_Read_Input_Register+0x140>)
 80009f6:	78db      	ldrb	r3, [r3, #3]
 80009f8:	b21b      	sxth	r3, r3
 80009fa:	4313      	orrs	r3, r2
 80009fc:	b21b      	sxth	r3, r3
 80009fe:	b29a      	uxth	r2, r3
 8000a00:	4b49      	ldr	r3, [pc, #292]	@ (8000b28 <MODBUS_RTU_Funcao_Read_Input_Register+0x144>)
 8000a02:	801a      	strh	r2, [r3, #0]
		MODBUS_RTU_Quantidade_Registers = (MODBUS_RTU_Buffer_RX[4] << 8) | (MODBUS_RTU_Buffer_RX[5]);
 8000a04:	4b47      	ldr	r3, [pc, #284]	@ (8000b24 <MODBUS_RTU_Funcao_Read_Input_Register+0x140>)
 8000a06:	791b      	ldrb	r3, [r3, #4]
 8000a08:	b21b      	sxth	r3, r3
 8000a0a:	021b      	lsls	r3, r3, #8
 8000a0c:	b21a      	sxth	r2, r3
 8000a0e:	4b45      	ldr	r3, [pc, #276]	@ (8000b24 <MODBUS_RTU_Funcao_Read_Input_Register+0x140>)
 8000a10:	795b      	ldrb	r3, [r3, #5]
 8000a12:	b21b      	sxth	r3, r3
 8000a14:	4313      	orrs	r3, r2
 8000a16:	b21b      	sxth	r3, r3
 8000a18:	b29a      	uxth	r2, r3
 8000a1a:	4b44      	ldr	r3, [pc, #272]	@ (8000b2c <MODBUS_RTU_Funcao_Read_Input_Register+0x148>)
 8000a1c:	801a      	strh	r2, [r3, #0]

		if ((MODBUS_RTU_Endereco + MODBUS_RTU_Quantidade_Registers) <= MIN(Quantidade_Input_Registers, 9999))
 8000a1e:	4b42      	ldr	r3, [pc, #264]	@ (8000b28 <MODBUS_RTU_Funcao_Read_Input_Register+0x144>)
 8000a20:	881b      	ldrh	r3, [r3, #0]
 8000a22:	b29b      	uxth	r3, r3
 8000a24:	461a      	mov	r2, r3
 8000a26:	4b41      	ldr	r3, [pc, #260]	@ (8000b2c <MODBUS_RTU_Funcao_Read_Input_Register+0x148>)
 8000a28:	881b      	ldrh	r3, [r3, #0]
 8000a2a:	b29b      	uxth	r3, r3
 8000a2c:	4413      	add	r3, r2
 8000a2e:	2b02      	cmp	r3, #2
 8000a30:	dc70      	bgt.n	8000b14 <MODBUS_RTU_Funcao_Read_Input_Register+0x130>
		{
			MODBUS_RTU_Quantidade_Bytes = MODBUS_RTU_Quantidade_Registers * 2;
 8000a32:	4b3e      	ldr	r3, [pc, #248]	@ (8000b2c <MODBUS_RTU_Funcao_Read_Input_Register+0x148>)
 8000a34:	881b      	ldrh	r3, [r3, #0]
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	005b      	lsls	r3, r3, #1
 8000a3a:	b29a      	uxth	r2, r3
 8000a3c:	4b3c      	ldr	r3, [pc, #240]	@ (8000b30 <MODBUS_RTU_Funcao_Read_Input_Register+0x14c>)
 8000a3e:	801a      	strh	r2, [r3, #0]

			MODBUS_RTU_Buffer_TX[0] = MODBUS_RTU_Escravo;												//Endereço de Escravo
 8000a40:	4b3c      	ldr	r3, [pc, #240]	@ (8000b34 <MODBUS_RTU_Funcao_Read_Input_Register+0x150>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	b2da      	uxtb	r2, r3
 8000a46:	4b3c      	ldr	r3, [pc, #240]	@ (8000b38 <MODBUS_RTU_Funcao_Read_Input_Register+0x154>)
 8000a48:	701a      	strb	r2, [r3, #0]
			MODBUS_RTU_Buffer_TX[1] = MODBUS_RTU_Codigo_Read_Input_Register;							//Código da Função
 8000a4a:	4b3b      	ldr	r3, [pc, #236]	@ (8000b38 <MODBUS_RTU_Funcao_Read_Input_Register+0x154>)
 8000a4c:	2204      	movs	r2, #4
 8000a4e:	705a      	strb	r2, [r3, #1]
			MODBUS_RTU_Buffer_TX[2] = MODBUS_RTU_Quantidade_Bytes;										//Número de Bytes de Dados
 8000a50:	4b37      	ldr	r3, [pc, #220]	@ (8000b30 <MODBUS_RTU_Funcao_Read_Input_Register+0x14c>)
 8000a52:	881b      	ldrh	r3, [r3, #0]
 8000a54:	b29b      	uxth	r3, r3
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	4b37      	ldr	r3, [pc, #220]	@ (8000b38 <MODBUS_RTU_Funcao_Read_Input_Register+0x154>)
 8000a5a:	709a      	strb	r2, [r3, #2]

			for (int i = 0; i <= MODBUS_RTU_Quantidade_Registers - 1; i++)
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	607b      	str	r3, [r7, #4]
 8000a60:	e022      	b.n	8000aa8 <MODBUS_RTU_Funcao_Read_Input_Register+0xc4>
			{
				MODBUS_RTU_Buffer_TX[3 + (i * 2)] = (Input_Registers[i + MODBUS_RTU_Endereco]) >> 8;
 8000a62:	4b31      	ldr	r3, [pc, #196]	@ (8000b28 <MODBUS_RTU_Funcao_Read_Input_Register+0x144>)
 8000a64:	881b      	ldrh	r3, [r3, #0]
 8000a66:	b29b      	uxth	r3, r3
 8000a68:	461a      	mov	r2, r3
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	4413      	add	r3, r2
 8000a6e:	4a33      	ldr	r2, [pc, #204]	@ (8000b3c <MODBUS_RTU_Funcao_Read_Input_Register+0x158>)
 8000a70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a74:	0a1b      	lsrs	r3, r3, #8
 8000a76:	b29a      	uxth	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	005b      	lsls	r3, r3, #1
 8000a7c:	3303      	adds	r3, #3
 8000a7e:	b2d1      	uxtb	r1, r2
 8000a80:	4a2d      	ldr	r2, [pc, #180]	@ (8000b38 <MODBUS_RTU_Funcao_Read_Input_Register+0x154>)
 8000a82:	54d1      	strb	r1, [r2, r3]
				MODBUS_RTU_Buffer_TX[4 + (i * 2)] = (Input_Registers[i + MODBUS_RTU_Endereco]) & 0xFF;
 8000a84:	4b28      	ldr	r3, [pc, #160]	@ (8000b28 <MODBUS_RTU_Funcao_Read_Input_Register+0x144>)
 8000a86:	881b      	ldrh	r3, [r3, #0]
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4413      	add	r3, r2
 8000a90:	4a2a      	ldr	r2, [pc, #168]	@ (8000b3c <MODBUS_RTU_Funcao_Read_Input_Register+0x158>)
 8000a92:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	3302      	adds	r3, #2
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	b2d1      	uxtb	r1, r2
 8000a9e:	4a26      	ldr	r2, [pc, #152]	@ (8000b38 <MODBUS_RTU_Funcao_Read_Input_Register+0x154>)
 8000aa0:	54d1      	strb	r1, [r2, r3]
			for (int i = 0; i <= MODBUS_RTU_Quantidade_Registers - 1; i++)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	607b      	str	r3, [r7, #4]
 8000aa8:	4b20      	ldr	r3, [pc, #128]	@ (8000b2c <MODBUS_RTU_Funcao_Read_Input_Register+0x148>)
 8000aaa:	881b      	ldrh	r3, [r3, #0]
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	461a      	mov	r2, r3
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	dbd5      	blt.n	8000a62 <MODBUS_RTU_Funcao_Read_Input_Register+0x7e>
			}

			//Executa Função do Cálculo do CRC
			MODBUS_CRC = Calculo_CRC_MODBUS(MODBUS_RTU_Buffer_TX, MODBUS_RTU_Quantidade_Bytes + 3);
 8000ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8000b30 <MODBUS_RTU_Funcao_Read_Input_Register+0x14c>)
 8000ab8:	881b      	ldrh	r3, [r3, #0]
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	3303      	adds	r3, #3
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	481d      	ldr	r0, [pc, #116]	@ (8000b38 <MODBUS_RTU_Funcao_Read_Input_Register+0x154>)
 8000ac4:	f7ff fd38 	bl	8000538 <Calculo_CRC_MODBUS>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	461a      	mov	r2, r3
 8000acc:	4b1c      	ldr	r3, [pc, #112]	@ (8000b40 <MODBUS_RTU_Funcao_Read_Input_Register+0x15c>)
 8000ace:	801a      	strh	r2, [r3, #0]
			MODBUS_RTU_Buffer_TX[MODBUS_RTU_Quantidade_Bytes + 3] = MODBUS_CRC & 0xFF;
 8000ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b40 <MODBUS_RTU_Funcao_Read_Input_Register+0x15c>)
 8000ad2:	881b      	ldrh	r3, [r3, #0]
 8000ad4:	b29a      	uxth	r2, r3
 8000ad6:	4b16      	ldr	r3, [pc, #88]	@ (8000b30 <MODBUS_RTU_Funcao_Read_Input_Register+0x14c>)
 8000ad8:	881b      	ldrh	r3, [r3, #0]
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	3303      	adds	r3, #3
 8000ade:	b2d1      	uxtb	r1, r2
 8000ae0:	4a15      	ldr	r2, [pc, #84]	@ (8000b38 <MODBUS_RTU_Funcao_Read_Input_Register+0x154>)
 8000ae2:	54d1      	strb	r1, [r2, r3]
			MODBUS_RTU_Buffer_TX[MODBUS_RTU_Quantidade_Bytes + 4] = MODBUS_CRC >> 8;
 8000ae4:	4b16      	ldr	r3, [pc, #88]	@ (8000b40 <MODBUS_RTU_Funcao_Read_Input_Register+0x15c>)
 8000ae6:	881b      	ldrh	r3, [r3, #0]
 8000ae8:	b29b      	uxth	r3, r3
 8000aea:	0a1b      	lsrs	r3, r3, #8
 8000aec:	b29a      	uxth	r2, r3
 8000aee:	4b10      	ldr	r3, [pc, #64]	@ (8000b30 <MODBUS_RTU_Funcao_Read_Input_Register+0x14c>)
 8000af0:	881b      	ldrh	r3, [r3, #0]
 8000af2:	b29b      	uxth	r3, r3
 8000af4:	3304      	adds	r3, #4
 8000af6:	b2d1      	uxtb	r1, r2
 8000af8:	4a0f      	ldr	r2, [pc, #60]	@ (8000b38 <MODBUS_RTU_Funcao_Read_Input_Register+0x154>)
 8000afa:	54d1      	strb	r1, [r2, r3]

			HAL_UART_Transmit(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_TX, MODBUS_RTU_Quantidade_Bytes + 5, MODBUS_RTU_Timeout);
 8000afc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <MODBUS_RTU_Funcao_Read_Input_Register+0x14c>)
 8000afe:	881b      	ldrh	r3, [r3, #0]
 8000b00:	b29b      	uxth	r3, r3
 8000b02:	3305      	adds	r3, #5
 8000b04:	b29a      	uxth	r2, r3
 8000b06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b0a:	490b      	ldr	r1, [pc, #44]	@ (8000b38 <MODBUS_RTU_Funcao_Read_Input_Register+0x154>)
 8000b0c:	480d      	ldr	r0, [pc, #52]	@ (8000b44 <MODBUS_RTU_Funcao_Read_Input_Register+0x160>)
 8000b0e:	f005 fbcb 	bl	80062a8 <HAL_UART_Transmit>
		}
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
	}
	else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Function);
}
 8000b12:	e002      	b.n	8000b1a <MODBUS_RTU_Funcao_Read_Input_Register+0x136>
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
 8000b14:	2002      	movs	r0, #2
 8000b16:	f7ff fd4b 	bl	80005b0 <MODBUS_RTU_Funcao_Erro>
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	20000184 	.word	0x20000184
 8000b28:	20000484 	.word	0x20000484
 8000b2c:	2000048a 	.word	0x2000048a
 8000b30:	20000488 	.word	0x20000488
 8000b34:	20000002 	.word	0x20000002
 8000b38:	20000284 	.word	0x20000284
 8000b3c:	200004b4 	.word	0x200004b4
 8000b40:	20000182 	.word	0x20000182
 8000b44:	200000d4 	.word	0x200000d4

08000b48 <MODBUS_RTU_Funcao_Write_Single_Coil>:

void MODBUS_RTU_Funcao_Write_Single_Coil()				// FUNÇÃO 05
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
	if (Quantidade_Coils > 0)
	{
		MODBUS_RTU_Endereco = (MODBUS_RTU_Buffer_RX[2] << 8) | (MODBUS_RTU_Buffer_RX[3]);
 8000b4c:	4b23      	ldr	r3, [pc, #140]	@ (8000bdc <MODBUS_RTU_Funcao_Write_Single_Coil+0x94>)
 8000b4e:	789b      	ldrb	r3, [r3, #2]
 8000b50:	b21b      	sxth	r3, r3
 8000b52:	021b      	lsls	r3, r3, #8
 8000b54:	b21a      	sxth	r2, r3
 8000b56:	4b21      	ldr	r3, [pc, #132]	@ (8000bdc <MODBUS_RTU_Funcao_Write_Single_Coil+0x94>)
 8000b58:	78db      	ldrb	r3, [r3, #3]
 8000b5a:	b21b      	sxth	r3, r3
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	b21b      	sxth	r3, r3
 8000b60:	b29a      	uxth	r2, r3
 8000b62:	4b1f      	ldr	r3, [pc, #124]	@ (8000be0 <MODBUS_RTU_Funcao_Write_Single_Coil+0x98>)
 8000b64:	801a      	strh	r2, [r3, #0]

		if (MODBUS_RTU_Endereco <= MIN((Quantidade_Coils - 1), 9998))
 8000b66:	4b1e      	ldr	r3, [pc, #120]	@ (8000be0 <MODBUS_RTU_Funcao_Write_Single_Coil+0x98>)
 8000b68:	881b      	ldrh	r3, [r3, #0]
 8000b6a:	b29b      	uxth	r3, r3
 8000b6c:	2b0f      	cmp	r3, #15
 8000b6e:	d82e      	bhi.n	8000bce <MODBUS_RTU_Funcao_Write_Single_Coil+0x86>
		{
			if ((MODBUS_RTU_Buffer_RX[4] == 0 || MODBUS_RTU_Buffer_RX[4] == 255) && (MODBUS_RTU_Buffer_RX[5] == 0))
 8000b70:	4b1a      	ldr	r3, [pc, #104]	@ (8000bdc <MODBUS_RTU_Funcao_Write_Single_Coil+0x94>)
 8000b72:	791b      	ldrb	r3, [r3, #4]
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d003      	beq.n	8000b80 <MODBUS_RTU_Funcao_Write_Single_Coil+0x38>
 8000b78:	4b18      	ldr	r3, [pc, #96]	@ (8000bdc <MODBUS_RTU_Funcao_Write_Single_Coil+0x94>)
 8000b7a:	791b      	ldrb	r3, [r3, #4]
 8000b7c:	2bff      	cmp	r3, #255	@ 0xff
 8000b7e:	d122      	bne.n	8000bc6 <MODBUS_RTU_Funcao_Write_Single_Coil+0x7e>
 8000b80:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <MODBUS_RTU_Funcao_Write_Single_Coil+0x94>)
 8000b82:	795b      	ldrb	r3, [r3, #5]
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d11e      	bne.n	8000bc6 <MODBUS_RTU_Funcao_Write_Single_Coil+0x7e>
			{
				if (MODBUS_RTU_Buffer_RX[4] == 255) Coils[MODBUS_RTU_Endereco] = 1;
 8000b88:	4b14      	ldr	r3, [pc, #80]	@ (8000bdc <MODBUS_RTU_Funcao_Write_Single_Coil+0x94>)
 8000b8a:	791b      	ldrb	r3, [r3, #4]
 8000b8c:	2bff      	cmp	r3, #255	@ 0xff
 8000b8e:	d107      	bne.n	8000ba0 <MODBUS_RTU_Funcao_Write_Single_Coil+0x58>
 8000b90:	4b13      	ldr	r3, [pc, #76]	@ (8000be0 <MODBUS_RTU_Funcao_Write_Single_Coil+0x98>)
 8000b92:	881b      	ldrh	r3, [r3, #0]
 8000b94:	b29b      	uxth	r3, r3
 8000b96:	461a      	mov	r2, r3
 8000b98:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <MODBUS_RTU_Funcao_Write_Single_Coil+0x9c>)
 8000b9a:	2101      	movs	r1, #1
 8000b9c:	5499      	strb	r1, [r3, r2]
 8000b9e:	e006      	b.n	8000bae <MODBUS_RTU_Funcao_Write_Single_Coil+0x66>
				else Coils[MODBUS_RTU_Endereco] = 0;
 8000ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <MODBUS_RTU_Funcao_Write_Single_Coil+0x98>)
 8000ba2:	881b      	ldrh	r3, [r3, #0]
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	4b0e      	ldr	r3, [pc, #56]	@ (8000be4 <MODBUS_RTU_Funcao_Write_Single_Coil+0x9c>)
 8000baa:	2100      	movs	r1, #0
 8000bac:	5499      	strb	r1, [r3, r2]

				if (MODBUS_RTU_Buffer_RX[0] != 0)
 8000bae:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <MODBUS_RTU_Funcao_Write_Single_Coil+0x94>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d00f      	beq.n	8000bd6 <MODBUS_RTU_Funcao_Write_Single_Coil+0x8e>
				HAL_UART_Transmit(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_RX, 8, MODBUS_RTU_Timeout);
 8000bb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bba:	2208      	movs	r2, #8
 8000bbc:	4907      	ldr	r1, [pc, #28]	@ (8000bdc <MODBUS_RTU_Funcao_Write_Single_Coil+0x94>)
 8000bbe:	480a      	ldr	r0, [pc, #40]	@ (8000be8 <MODBUS_RTU_Funcao_Write_Single_Coil+0xa0>)
 8000bc0:	f005 fb72 	bl	80062a8 <HAL_UART_Transmit>
				if (MODBUS_RTU_Buffer_RX[0] != 0)
 8000bc4:	e007      	b.n	8000bd6 <MODBUS_RTU_Funcao_Write_Single_Coil+0x8e>
			}
			else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Value);
 8000bc6:	2003      	movs	r0, #3
 8000bc8:	f7ff fcf2 	bl	80005b0 <MODBUS_RTU_Funcao_Erro>
		}
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
	}
	else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Function);
}
 8000bcc:	e003      	b.n	8000bd6 <MODBUS_RTU_Funcao_Write_Single_Coil+0x8e>
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
 8000bce:	2002      	movs	r0, #2
 8000bd0:	f7ff fcee 	bl	80005b0 <MODBUS_RTU_Funcao_Erro>
}
 8000bd4:	e7ff      	b.n	8000bd6 <MODBUS_RTU_Funcao_Write_Single_Coil+0x8e>
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	20000184 	.word	0x20000184
 8000be0:	20000484 	.word	0x20000484
 8000be4:	200004a4 	.word	0x200004a4
 8000be8:	200000d4 	.word	0x200000d4

08000bec <MODBUS_RTU_Funcao_Write_Single_Register>:

void MODBUS_RTU_Funcao_Write_Single_Register()			// FUNÇÃO 06
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
			if (MODBUS_RTU_Buffer_RX[0] != 0)
			HAL_UART_Transmit(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_RX, 8, MODBUS_RTU_Timeout);
		}
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
	}
	else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Function);
 8000bf0:	2001      	movs	r0, #1
 8000bf2:	f7ff fcdd 	bl	80005b0 <MODBUS_RTU_Funcao_Erro>
}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
	...

08000bfc <MODBUS_RTU_Funcao_Write_Multiple_Coils>:

void MODBUS_RTU_Funcao_Write_Multiple_Coils()			// FUNÇÃO 15
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
	if (Quantidade_Coils > 0)
	{
		MODBUS_RTU_Endereco = (MODBUS_RTU_Buffer_RX[2] << 8) | (MODBUS_RTU_Buffer_RX[3]);
 8000c02:	4b46      	ldr	r3, [pc, #280]	@ (8000d1c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x120>)
 8000c04:	789b      	ldrb	r3, [r3, #2]
 8000c06:	b21b      	sxth	r3, r3
 8000c08:	021b      	lsls	r3, r3, #8
 8000c0a:	b21a      	sxth	r2, r3
 8000c0c:	4b43      	ldr	r3, [pc, #268]	@ (8000d1c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x120>)
 8000c0e:	78db      	ldrb	r3, [r3, #3]
 8000c10:	b21b      	sxth	r3, r3
 8000c12:	4313      	orrs	r3, r2
 8000c14:	b21b      	sxth	r3, r3
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	4b41      	ldr	r3, [pc, #260]	@ (8000d20 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x124>)
 8000c1a:	801a      	strh	r2, [r3, #0]
		MODBUS_RTU_Quantidade_Bits = (MODBUS_RTU_Buffer_RX[4] << 8) | (MODBUS_RTU_Buffer_RX[5]);
 8000c1c:	4b3f      	ldr	r3, [pc, #252]	@ (8000d1c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x120>)
 8000c1e:	791b      	ldrb	r3, [r3, #4]
 8000c20:	b21b      	sxth	r3, r3
 8000c22:	021b      	lsls	r3, r3, #8
 8000c24:	b21a      	sxth	r2, r3
 8000c26:	4b3d      	ldr	r3, [pc, #244]	@ (8000d1c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x120>)
 8000c28:	795b      	ldrb	r3, [r3, #5]
 8000c2a:	b21b      	sxth	r3, r3
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	b21b      	sxth	r3, r3
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	4b3c      	ldr	r3, [pc, #240]	@ (8000d24 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x128>)
 8000c34:	801a      	strh	r2, [r3, #0]

		if ((MODBUS_RTU_Endereco + MODBUS_RTU_Quantidade_Bits) <= MIN(Quantidade_Coils, 9999))
 8000c36:	4b3a      	ldr	r3, [pc, #232]	@ (8000d20 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x124>)
 8000c38:	881b      	ldrh	r3, [r3, #0]
 8000c3a:	b29b      	uxth	r3, r3
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	4b39      	ldr	r3, [pc, #228]	@ (8000d24 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x128>)
 8000c40:	881b      	ldrh	r3, [r3, #0]
 8000c42:	b29b      	uxth	r3, r3
 8000c44:	4413      	add	r3, r2
 8000c46:	2b10      	cmp	r3, #16
 8000c48:	dc60      	bgt.n	8000d0c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x110>
		{

			for (int i = 0; i <= MODBUS_RTU_Quantidade_Bits - 1; i++)
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	607b      	str	r3, [r7, #4]
 8000c4e:	e01c      	b.n	8000c8a <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x8e>
			{
			    // Obter o byte certo (i / 8) e o bit certo dentro do byte (i % 8)
			    Coils[i + MODBUS_RTU_Endereco] = (MODBUS_RTU_Buffer_RX[7 + (i / 8)] & (1 << (i % 8))) ? 1 : 0;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	da00      	bge.n	8000c58 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x5c>
 8000c56:	3307      	adds	r3, #7
 8000c58:	10db      	asrs	r3, r3, #3
 8000c5a:	3307      	adds	r3, #7
 8000c5c:	4a2f      	ldr	r2, [pc, #188]	@ (8000d1c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x120>)
 8000c5e:	5cd3      	ldrb	r3, [r2, r3]
 8000c60:	461a      	mov	r2, r3
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	f003 0307 	and.w	r3, r3, #7
 8000c68:	fa42 f303 	asr.w	r3, r2, r3
 8000c6c:	b2da      	uxtb	r2, r3
 8000c6e:	4b2c      	ldr	r3, [pc, #176]	@ (8000d20 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x124>)
 8000c70:	881b      	ldrh	r3, [r3, #0]
 8000c72:	b29b      	uxth	r3, r3
 8000c74:	4619      	mov	r1, r3
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	440b      	add	r3, r1
 8000c7a:	f002 0201 	and.w	r2, r2, #1
 8000c7e:	b2d1      	uxtb	r1, r2
 8000c80:	4a29      	ldr	r2, [pc, #164]	@ (8000d28 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x12c>)
 8000c82:	54d1      	strb	r1, [r2, r3]
			for (int i = 0; i <= MODBUS_RTU_Quantidade_Bits - 1; i++)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	3301      	adds	r3, #1
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	4b26      	ldr	r3, [pc, #152]	@ (8000d24 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x128>)
 8000c8c:	881b      	ldrh	r3, [r3, #0]
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	461a      	mov	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4293      	cmp	r3, r2
 8000c96:	dbdb      	blt.n	8000c50 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x54>
			}

			MODBUS_RTU_Buffer_TX[0] = MODBUS_RTU_Escravo;												//Endereço de Escravo
 8000c98:	4b24      	ldr	r3, [pc, #144]	@ (8000d2c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x130>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	4b24      	ldr	r3, [pc, #144]	@ (8000d30 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x134>)
 8000ca0:	701a      	strb	r2, [r3, #0]
			MODBUS_RTU_Buffer_TX[1] = MODBUS_RTU_Codigo_Write_Multiple_Coils;							//Código da Função
 8000ca2:	4b23      	ldr	r3, [pc, #140]	@ (8000d30 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x134>)
 8000ca4:	220f      	movs	r2, #15
 8000ca6:	705a      	strb	r2, [r3, #1]
			MODBUS_RTU_Buffer_TX[2] = MODBUS_RTU_Buffer_RX[2];											//
 8000ca8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d1c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x120>)
 8000caa:	789a      	ldrb	r2, [r3, #2]
 8000cac:	4b20      	ldr	r3, [pc, #128]	@ (8000d30 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x134>)
 8000cae:	709a      	strb	r2, [r3, #2]
			MODBUS_RTU_Buffer_TX[3] = MODBUS_RTU_Buffer_RX[3];											//
 8000cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d1c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x120>)
 8000cb2:	78da      	ldrb	r2, [r3, #3]
 8000cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d30 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x134>)
 8000cb6:	70da      	strb	r2, [r3, #3]
			MODBUS_RTU_Buffer_TX[4] = MODBUS_RTU_Buffer_RX[4];											//
 8000cb8:	4b18      	ldr	r3, [pc, #96]	@ (8000d1c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x120>)
 8000cba:	791a      	ldrb	r2, [r3, #4]
 8000cbc:	4b1c      	ldr	r3, [pc, #112]	@ (8000d30 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x134>)
 8000cbe:	711a      	strb	r2, [r3, #4]
			MODBUS_RTU_Buffer_TX[5] = MODBUS_RTU_Buffer_RX[5];											//
 8000cc0:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x120>)
 8000cc2:	795a      	ldrb	r2, [r3, #5]
 8000cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d30 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x134>)
 8000cc6:	715a      	strb	r2, [r3, #5]

			//Executa Função do Cálculo do CRC
			MODBUS_CRC = Calculo_CRC_MODBUS(MODBUS_RTU_Buffer_TX, 6);
 8000cc8:	2106      	movs	r1, #6
 8000cca:	4819      	ldr	r0, [pc, #100]	@ (8000d30 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x134>)
 8000ccc:	f7ff fc34 	bl	8000538 <Calculo_CRC_MODBUS>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	461a      	mov	r2, r3
 8000cd4:	4b17      	ldr	r3, [pc, #92]	@ (8000d34 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x138>)
 8000cd6:	801a      	strh	r2, [r3, #0]
			MODBUS_RTU_Buffer_TX[6] = MODBUS_CRC & 0xFF;
 8000cd8:	4b16      	ldr	r3, [pc, #88]	@ (8000d34 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x138>)
 8000cda:	881b      	ldrh	r3, [r3, #0]
 8000cdc:	b29b      	uxth	r3, r3
 8000cde:	b2da      	uxtb	r2, r3
 8000ce0:	4b13      	ldr	r3, [pc, #76]	@ (8000d30 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x134>)
 8000ce2:	719a      	strb	r2, [r3, #6]
			MODBUS_RTU_Buffer_TX[7] = MODBUS_CRC >> 8;
 8000ce4:	4b13      	ldr	r3, [pc, #76]	@ (8000d34 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x138>)
 8000ce6:	881b      	ldrh	r3, [r3, #0]
 8000ce8:	b29b      	uxth	r3, r3
 8000cea:	0a1b      	lsrs	r3, r3, #8
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	b2da      	uxtb	r2, r3
 8000cf0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d30 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x134>)
 8000cf2:	71da      	strb	r2, [r3, #7]

			if (MODBUS_RTU_Buffer_RX[0] != 0)
 8000cf4:	4b09      	ldr	r3, [pc, #36]	@ (8000d1c <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x120>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d00a      	beq.n	8000d12 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x116>
			HAL_UART_Transmit(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_TX, 8, MODBUS_RTU_Timeout);
 8000cfc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d00:	2208      	movs	r2, #8
 8000d02:	490b      	ldr	r1, [pc, #44]	@ (8000d30 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x134>)
 8000d04:	480c      	ldr	r0, [pc, #48]	@ (8000d38 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x13c>)
 8000d06:	f005 facf 	bl	80062a8 <HAL_UART_Transmit>
		}
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
	}
	else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Function);
}
 8000d0a:	e002      	b.n	8000d12 <MODBUS_RTU_Funcao_Write_Multiple_Coils+0x116>
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
 8000d0c:	2002      	movs	r0, #2
 8000d0e:	f7ff fc4f 	bl	80005b0 <MODBUS_RTU_Funcao_Erro>
}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000184 	.word	0x20000184
 8000d20:	20000484 	.word	0x20000484
 8000d24:	20000486 	.word	0x20000486
 8000d28:	200004a4 	.word	0x200004a4
 8000d2c:	20000002 	.word	0x20000002
 8000d30:	20000284 	.word	0x20000284
 8000d34:	20000182 	.word	0x20000182
 8000d38:	200000d4 	.word	0x200000d4

08000d3c <MODBUS_RTU_Funcao_Write_Multiple_Registers>:

void MODBUS_RTU_Funcao_Write_Multiple_Registers()		// FUNÇÃO 16
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
			if (MODBUS_RTU_Buffer_RX[0] != 0)
			HAL_UART_Transmit(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_TX, 8, MODBUS_RTU_Timeout);
		}
		else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Data_Address);
	}
	else MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Function);
 8000d40:	2001      	movs	r0, #1
 8000d42:	f7ff fc35 	bl	80005b0 <MODBUS_RTU_Funcao_Erro>
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <HAL_UARTEx_RxEventCallback>:
// FUNÇÕES DE INTERRUPÇÕES
//==============================================================================

//Interrupção de Recebimento Serial
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Tamanho)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b086      	sub	sp, #24
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	460b      	mov	r3, r1
 8000d56:	807b      	strh	r3, [r7, #2]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d58:	b672      	cpsid	i
}
 8000d5a:	bf00      	nop
	__disable_irq();
	memcpy(MODBUS_RTU_Buffer_RX, MODBUS_RTU_Buffer_RX_Auxiliar, Tamanho);
 8000d5c:	887b      	ldrh	r3, [r7, #2]
 8000d5e:	461a      	mov	r2, r3
 8000d60:	496f      	ldr	r1, [pc, #444]	@ (8000f20 <HAL_UARTEx_RxEventCallback+0x1d4>)
 8000d62:	4870      	ldr	r0, [pc, #448]	@ (8000f24 <HAL_UARTEx_RxEventCallback+0x1d8>)
 8000d64:	f006 fcb6 	bl	80076d4 <memcpy>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d68:	b662      	cpsie	i
}
 8000d6a:	bf00      	nop
	__enable_irq();

	if (huart == &MODBUS_RTU_USART)	//Verifica se a Usart do MODBUS Recebeu Dados Serial
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4a6e      	ldr	r2, [pc, #440]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000d70:	4293      	cmp	r3, r2
 8000d72:	f040 80d1 	bne.w	8000f18 <HAL_UARTEx_RxEventCallback+0x1cc>
	{

//		memcpy(MODBUS_RTU_Buffer_RX, MODBUS_RTU_Buffer_RX_Auxiliar, MODBUS_RTU_Tamanho_Buffer_RX);

		if (Tamanho > MODBUS_RTU_Tamanho_Buffer_RX)
 8000d76:	887b      	ldrh	r3, [r7, #2]
 8000d78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d7c:	d90e      	bls.n	8000d9c <HAL_UARTEx_RxEventCallback+0x50>
		{
		    // Descarte a mensagem, pois o tamanho excedeu o buffer
		    HAL_UARTEx_ReceiveToIdle_DMA(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_RX_Auxiliar, MODBUS_RTU_Tamanho_Buffer_RX);
 8000d7e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d82:	4967      	ldr	r1, [pc, #412]	@ (8000f20 <HAL_UARTEx_RxEventCallback+0x1d4>)
 8000d84:	4868      	ldr	r0, [pc, #416]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000d86:	f005 fb1a 	bl	80063be <HAL_UARTEx_ReceiveToIdle_DMA>
		    __HAL_DMA_DISABLE_IT(&MODBUS_RTU_HDMA_USART_RX, DMA_IT_HT);
 8000d8a:	4b68      	ldr	r3, [pc, #416]	@ (8000f2c <HAL_UARTEx_RxEventCallback+0x1e0>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	4b66      	ldr	r3, [pc, #408]	@ (8000f2c <HAL_UARTEx_RxEventCallback+0x1e0>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f022 0208 	bic.w	r2, r2, #8
 8000d98:	601a      	str	r2, [r3, #0]
		    return;
 8000d9a:	e0bd      	b.n	8000f18 <HAL_UARTEx_RxEventCallback+0x1cc>
		}

		// Verifique e limpe erros da UART
		if (__HAL_UART_GET_FLAG(&MODBUS_RTU_USART, UART_FLAG_ORE))
 8000d9c:	4b62      	ldr	r3, [pc, #392]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f003 0308 	and.w	r3, r3, #8
 8000da6:	2b08      	cmp	r3, #8
 8000da8:	d10a      	bne.n	8000dc0 <HAL_UARTEx_RxEventCallback+0x74>
		{
		    __HAL_UART_CLEAR_OREFLAG(&MODBUS_RTU_USART);
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
 8000dae:	4b5e      	ldr	r3, [pc, #376]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	617b      	str	r3, [r7, #20]
 8000db6:	4b5c      	ldr	r3, [pc, #368]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	617b      	str	r3, [r7, #20]
 8000dbe:	697b      	ldr	r3, [r7, #20]
		}
		if (__HAL_UART_GET_FLAG(&MODBUS_RTU_USART, UART_FLAG_FE))
 8000dc0:	4b59      	ldr	r3, [pc, #356]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0302 	and.w	r3, r3, #2
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d10a      	bne.n	8000de4 <HAL_UARTEx_RxEventCallback+0x98>
		{
		    __HAL_UART_CLEAR_FEFLAG(&MODBUS_RTU_USART);
 8000dce:	2300      	movs	r3, #0
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	4b55      	ldr	r3, [pc, #340]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	613b      	str	r3, [r7, #16]
 8000dda:	4b53      	ldr	r3, [pc, #332]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	613b      	str	r3, [r7, #16]
 8000de2:	693b      	ldr	r3, [r7, #16]
		}
		if (__HAL_UART_GET_FLAG(&MODBUS_RTU_USART, UART_FLAG_NE))
 8000de4:	4b50      	ldr	r3, [pc, #320]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	f003 0304 	and.w	r3, r3, #4
 8000dee:	2b04      	cmp	r3, #4
 8000df0:	d10a      	bne.n	8000e08 <HAL_UARTEx_RxEventCallback+0xbc>
		{
		    __HAL_UART_CLEAR_NEFLAG(&MODBUS_RTU_USART);
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	4b4c      	ldr	r3, [pc, #304]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	60fb      	str	r3, [r7, #12]
 8000dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	60fb      	str	r3, [r7, #12]
 8000e06:	68fb      	ldr	r3, [r7, #12]
		}

		//Verifica o Endereço de Escravo do Modbus
		if (MODBUS_RTU_Buffer_RX[0] == MODBUS_RTU_Escravo && MODBUS_RTU_Buffer_RX[0] != 0 && MODBUS_RTU_Buffer_RX[0] <= 247 && Tamanho >= 8)
 8000e08:	4b46      	ldr	r3, [pc, #280]	@ (8000f24 <HAL_UARTEx_RxEventCallback+0x1d8>)
 8000e0a:	781a      	ldrb	r2, [r3, #0]
 8000e0c:	4b48      	ldr	r3, [pc, #288]	@ (8000f30 <HAL_UARTEx_RxEventCallback+0x1e4>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d14f      	bne.n	8000eb6 <HAL_UARTEx_RxEventCallback+0x16a>
 8000e16:	4b43      	ldr	r3, [pc, #268]	@ (8000f24 <HAL_UARTEx_RxEventCallback+0x1d8>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d04b      	beq.n	8000eb6 <HAL_UARTEx_RxEventCallback+0x16a>
 8000e1e:	4b41      	ldr	r3, [pc, #260]	@ (8000f24 <HAL_UARTEx_RxEventCallback+0x1d8>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	2bf7      	cmp	r3, #247	@ 0xf7
 8000e24:	d847      	bhi.n	8000eb6 <HAL_UARTEx_RxEventCallback+0x16a>
 8000e26:	887b      	ldrh	r3, [r7, #2]
 8000e28:	2b07      	cmp	r3, #7
 8000e2a:	d944      	bls.n	8000eb6 <HAL_UARTEx_RxEventCallback+0x16a>
		{
			switch (MODBUS_RTU_Buffer_RX[1])
 8000e2c:	4b3d      	ldr	r3, [pc, #244]	@ (8000f24 <HAL_UARTEx_RxEventCallback+0x1d8>)
 8000e2e:	785b      	ldrb	r3, [r3, #1]
 8000e30:	3b01      	subs	r3, #1
 8000e32:	2b0f      	cmp	r3, #15
 8000e34:	d83a      	bhi.n	8000eac <HAL_UARTEx_RxEventCallback+0x160>
 8000e36:	a201      	add	r2, pc, #4	@ (adr r2, 8000e3c <HAL_UARTEx_RxEventCallback+0xf0>)
 8000e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e3c:	08000e7d 	.word	0x08000e7d
 8000e40:	08000e83 	.word	0x08000e83
 8000e44:	08000e89 	.word	0x08000e89
 8000e48:	08000e8f 	.word	0x08000e8f
 8000e4c:	08000e95 	.word	0x08000e95
 8000e50:	08000e9b 	.word	0x08000e9b
 8000e54:	08000ead 	.word	0x08000ead
 8000e58:	08000ead 	.word	0x08000ead
 8000e5c:	08000ead 	.word	0x08000ead
 8000e60:	08000ead 	.word	0x08000ead
 8000e64:	08000ead 	.word	0x08000ead
 8000e68:	08000ead 	.word	0x08000ead
 8000e6c:	08000ead 	.word	0x08000ead
 8000e70:	08000ead 	.word	0x08000ead
 8000e74:	08000ea1 	.word	0x08000ea1
 8000e78:	08000ea7 	.word	0x08000ea7
			{
				case MODBUS_RTU_Codigo_Read_Coil:					// Função 01
					MODBUS_RTU_Funcao_Read_Coil();
 8000e7c:	f7ff fbfa 	bl	8000674 <MODBUS_RTU_Funcao_Read_Coil>
					break;
 8000e80:	e018      	b.n	8000eb4 <HAL_UARTEx_RxEventCallback+0x168>

				case MODBUS_RTU_Codigo_Read_Discrete_Input:			// Função 02
					MODBUS_RTU_Funcao_Read_Discrete_Input();
 8000e82:	f7ff fccf 	bl	8000824 <MODBUS_RTU_Funcao_Read_Discrete_Input>
					break;
 8000e86:	e015      	b.n	8000eb4 <HAL_UARTEx_RxEventCallback+0x168>

				case MODBUS_RTU_Codigo_Read_Holding_Register:		// Função 03
					MODBUS_RTU_Funcao_Read_Holding_Register();
 8000e88:	f7ff fda4 	bl	80009d4 <MODBUS_RTU_Funcao_Read_Holding_Register>
					break;
 8000e8c:	e012      	b.n	8000eb4 <HAL_UARTEx_RxEventCallback+0x168>

				case MODBUS_RTU_Codigo_Read_Input_Register:			// Função 04
					MODBUS_RTU_Funcao_Read_Input_Register();
 8000e8e:	f7ff fda9 	bl	80009e4 <MODBUS_RTU_Funcao_Read_Input_Register>
					break;
 8000e92:	e00f      	b.n	8000eb4 <HAL_UARTEx_RxEventCallback+0x168>

				case MODBUS_RTU_Codigo_Write_Single_Coil:			// Função 05
					MODBUS_RTU_Funcao_Write_Single_Coil();
 8000e94:	f7ff fe58 	bl	8000b48 <MODBUS_RTU_Funcao_Write_Single_Coil>
					break;
 8000e98:	e00c      	b.n	8000eb4 <HAL_UARTEx_RxEventCallback+0x168>

				case MODBUS_RTU_Codigo_Write_Single_Register:		// Função 06
					MODBUS_RTU_Funcao_Write_Single_Register();
 8000e9a:	f7ff fea7 	bl	8000bec <MODBUS_RTU_Funcao_Write_Single_Register>
					break;
 8000e9e:	e009      	b.n	8000eb4 <HAL_UARTEx_RxEventCallback+0x168>

				case MODBUS_RTU_Codigo_Write_Multiple_Coils:		// Função 15
					MODBUS_RTU_Funcao_Write_Multiple_Coils();
 8000ea0:	f7ff feac 	bl	8000bfc <MODBUS_RTU_Funcao_Write_Multiple_Coils>
					break;
 8000ea4:	e006      	b.n	8000eb4 <HAL_UARTEx_RxEventCallback+0x168>

				case MODBUS_RTU_Codigo_Write_Multiple_Registers:	// Função 16
					MODBUS_RTU_Funcao_Write_Multiple_Registers();
 8000ea6:	f7ff ff49 	bl	8000d3c <MODBUS_RTU_Funcao_Write_Multiple_Registers>
					break;
 8000eaa:	e003      	b.n	8000eb4 <HAL_UARTEx_RxEventCallback+0x168>

				default:
					MODBUS_RTU_Funcao_Erro(MODBUS_RTU_Codigo_Erro_Illegal_Function);
 8000eac:	2001      	movs	r0, #1
 8000eae:	f7ff fb7f 	bl	80005b0 <MODBUS_RTU_Funcao_Erro>
					break;
 8000eb2:	bf00      	nop
			switch (MODBUS_RTU_Buffer_RX[1])
 8000eb4:	bf00      	nop
					MODBUS_RTU_Funcao_Write_Multiple_Registers();
					break;
			}
		}

		memset(MODBUS_RTU_Buffer_RX_Auxiliar, '\0', sizeof(MODBUS_RTU_Buffer_RX_Auxiliar));
 8000eb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4818      	ldr	r0, [pc, #96]	@ (8000f20 <HAL_UARTEx_RxEventCallback+0x1d4>)
 8000ebe:	f006 fbdd 	bl	800767c <memset>

        // Reinicia o DMA para o próximo recebimento
        if (HAL_UARTEx_ReceiveToIdle_DMA(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_RX_Auxiliar, MODBUS_RTU_Tamanho_Buffer_RX) != HAL_OK)
 8000ec2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ec6:	4916      	ldr	r1, [pc, #88]	@ (8000f20 <HAL_UARTEx_RxEventCallback+0x1d4>)
 8000ec8:	4817      	ldr	r0, [pc, #92]	@ (8000f28 <HAL_UARTEx_RxEventCallback+0x1dc>)
 8000eca:	f005 fa78 	bl	80063be <HAL_UARTEx_ReceiveToIdle_DMA>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <HAL_UARTEx_RxEventCallback+0x18c>
        {
            // Trate erros do DMA, se necessário
            Error_Handler();
 8000ed4:	f000 fb50 	bl	8001578 <Error_Handler>
        }

        __HAL_DMA_DISABLE_IT(&MODBUS_RTU_HDMA_USART_RX, DMA_IT_HT);
 8000ed8:	4b14      	ldr	r3, [pc, #80]	@ (8000f2c <HAL_UARTEx_RxEventCallback+0x1e0>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	681a      	ldr	r2, [r3, #0]
 8000ede:	4b13      	ldr	r3, [pc, #76]	@ (8000f2c <HAL_UARTEx_RxEventCallback+0x1e0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f022 0208 	bic.w	r2, r2, #8
 8000ee6:	601a      	str	r2, [r3, #0]

		Bit.WD_MODBUS_RTU = 0;
 8000ee8:	4a12      	ldr	r2, [pc, #72]	@ (8000f34 <HAL_UARTEx_RxEventCallback+0x1e8>)
 8000eea:	7813      	ldrb	r3, [r2, #0]
 8000eec:	f023 0301 	bic.w	r3, r3, #1
 8000ef0:	7013      	strb	r3, [r2, #0]

		if (ContadorErroModbus > 0) ContadorErroModbus--;
 8000ef2:	4b11      	ldr	r3, [pc, #68]	@ (8000f38 <HAL_UARTEx_RxEventCallback+0x1ec>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d006      	beq.n	8000f0a <HAL_UARTEx_RxEventCallback+0x1be>
 8000efc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f38 <HAL_UARTEx_RxEventCallback+0x1ec>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	3b01      	subs	r3, #1
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	4b0c      	ldr	r3, [pc, #48]	@ (8000f38 <HAL_UARTEx_RxEventCallback+0x1ec>)
 8000f08:	701a      	strb	r2, [r3, #0]

		ContadorInterrupcaoUsartModbus++;
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f3c <HAL_UARTEx_RxEventCallback+0x1f0>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	3301      	adds	r3, #1
 8000f12:	b2da      	uxtb	r2, r3
 8000f14:	4b09      	ldr	r3, [pc, #36]	@ (8000f3c <HAL_UARTEx_RxEventCallback+0x1f0>)
 8000f16:	701a      	strb	r2, [r3, #0]
	} // Verificação USART MODBUS RTU
} // Interrupção UART
 8000f18:	3718      	adds	r7, #24
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	20000384 	.word	0x20000384
 8000f24:	20000184 	.word	0x20000184
 8000f28:	200000d4 	.word	0x200000d4
 8000f2c:	2000011c 	.word	0x2000011c
 8000f30:	20000002 	.word	0x20000002
 8000f34:	2000017c 	.word	0x2000017c
 8000f38:	2000048e 	.word	0x2000048e
 8000f3c:	2000048f 	.word	0x2000048f

08000f40 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	4a23      	ldr	r2, [pc, #140]	@ (8000fd8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d13e      	bne.n	8000fce <HAL_TIM_PeriodElapsedCallback+0x8e>
	{
		if (flagI2C == 0)
 8000f50:	4b22      	ldr	r3, [pc, #136]	@ (8000fdc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d106      	bne.n	8000f66 <HAL_TIM_PeriodElapsedCallback+0x26>
		{
			contadorFlagI2C++;
 8000f58:	4b21      	ldr	r3, [pc, #132]	@ (8000fe0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	3301      	adds	r3, #1
 8000f60:	b2da      	uxtb	r2, r3
 8000f62:	4b1f      	ldr	r3, [pc, #124]	@ (8000fe0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000f64:	701a      	strb	r2, [r3, #0]
		}

		if (contadorFlagI2C >= 100)
 8000f66:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	2b63      	cmp	r3, #99	@ 0x63
 8000f6e:	d902      	bls.n	8000f76 <HAL_TIM_PeriodElapsedCallback+0x36>
		{
			flagI2C = 1;
 8000f70:	4b1a      	ldr	r3, [pc, #104]	@ (8000fdc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	701a      	strb	r2, [r3, #0]
		}

		if (Bit.M_LED_Erro == 1)
 8000f76:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	f003 0310 	and.w	r3, r3, #16
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d01a      	beq.n	8000fba <HAL_TIM_PeriodElapsedCallback+0x7a>
		{
			ContadorLedErro++;
 8000f84:	4b18      	ldr	r3, [pc, #96]	@ (8000fe8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	b29a      	uxth	r2, r3
 8000f8e:	4b16      	ldr	r3, [pc, #88]	@ (8000fe8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000f90:	801a      	strh	r2, [r3, #0]

			if (ContadorLedErro >= TEMPO_LED_ERRO)
 8000f92:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000f94:	881b      	ldrh	r3, [r3, #0]
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	2b09      	cmp	r3, #9
 8000f9a:	d911      	bls.n	8000fc0 <HAL_TIM_PeriodElapsedCallback+0x80>
			{
				HAL_GPIO_WritePin(GPIO_LED_Erro, LED_Erro_Pin, 0);
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fa2:	4812      	ldr	r0, [pc, #72]	@ (8000fec <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000fa4:	f001 fd32 	bl	8002a0c <HAL_GPIO_WritePin>
				ContadorLedErro = 0;
 8000fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	801a      	strh	r2, [r3, #0]
				Bit.M_LED_Erro = 0;
 8000fae:	4a0d      	ldr	r2, [pc, #52]	@ (8000fe4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000fb0:	7813      	ldrb	r3, [r2, #0]
 8000fb2:	f023 0310 	bic.w	r3, r3, #16
 8000fb6:	7013      	strb	r3, [r2, #0]
 8000fb8:	e002      	b.n	8000fc0 <HAL_TIM_PeriodElapsedCallback+0x80>
			}
		}
		else
		{
			ContadorLedErro = 0;
 8000fba:	4b0b      	ldr	r3, [pc, #44]	@ (8000fe8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	801a      	strh	r2, [r3, #0]
		}

		TemporizadorInterrupcaoUsartModbus++;
 8000fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ff0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000fcc:	701a      	strb	r2, [r3, #0]
	} //htim3
} //Interrupção Timers
 8000fce:	bf00      	nop
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	2000008c 	.word	0x2000008c
 8000fdc:	2000048c 	.word	0x2000048c
 8000fe0:	2000048d 	.word	0x2000048d
 8000fe4:	2000017c 	.word	0x2000017c
 8000fe8:	20000492 	.word	0x20000492
 8000fec:	40020400 	.word	0x40020400
 8000ff0:	20000490 	.word	0x20000490

08000ff4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	memset(MODBUS_RTU_Buffer_RX_Auxiliar, '\0', sizeof(MODBUS_RTU_Buffer_RX_Auxiliar));
 8000ff8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4870      	ldr	r0, [pc, #448]	@ (80011c0 <main+0x1cc>)
 8001000:	f006 fb3c 	bl	800767c <memset>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001004:	f000 fcb0 	bl	8001968 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001008:	f000 f8f4 	bl	80011f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800100c:	f000 fa3c 	bl	8001488 <MX_GPIO_Init>
  MX_DMA_Init();
 8001010:	f000 fa1a 	bl	8001448 <MX_DMA_Init>
  MX_I2C1_Init();
 8001014:	f000 f958 	bl	80012c8 <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8001018:	f000 f9ec 	bl	80013f4 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 800101c:	f000 f99c 	bl	8001358 <MX_TIM3_Init>
  MX_IWDG_Init();
 8001020:	f000 f980 	bl	8001324 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 8001024:	4867      	ldr	r0, [pc, #412]	@ (80011c4 <main+0x1d0>)
 8001026:	f004 fd0b 	bl	8005a40 <HAL_TIM_Base_Start_IT>

  HAL_GPIO_WritePin(GPIOC, LED_BP_Pin, 1);
 800102a:	2201      	movs	r2, #1
 800102c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001030:	4865      	ldr	r0, [pc, #404]	@ (80011c8 <main+0x1d4>)
 8001032:	f001 fceb 	bl	8002a0c <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8001036:	20c8      	movs	r0, #200	@ 0xc8
 8001038:	f000 fd08 	bl	8001a4c <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, LED_BP_Pin, 0); //Led Inicia Ligado (Aparentemente o LED interno é invertido na Black Pill).
 800103c:	2200      	movs	r2, #0
 800103e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001042:	4861      	ldr	r0, [pc, #388]	@ (80011c8 <main+0x1d4>)
 8001044:	f001 fce2 	bl	8002a0c <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (flagI2C == 1)
 8001048:	4b60      	ldr	r3, [pc, #384]	@ (80011cc <main+0x1d8>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b01      	cmp	r3, #1
 800104e:	f040 8091 	bne.w	8001174 <main+0x180>
	  {
	      if (ReadData(rxDataValue, sizeof(rxDataValue)) == HAL_OK)
 8001052:	2102      	movs	r1, #2
 8001054:	485e      	ldr	r0, [pc, #376]	@ (80011d0 <main+0x1dc>)
 8001056:	f7ff fa55 	bl	8000504 <ReadData>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d175      	bne.n	800114c <main+0x158>
	      {
	          // Só atualiza os registradores Modbus se a leitura I2C foi um sucesso!
	          Input_Registers[0] = ((uint16_t)rxDataValue[1] << 8) | rxDataValue[0];
 8001060:	4b5b      	ldr	r3, [pc, #364]	@ (80011d0 <main+0x1dc>)
 8001062:	785b      	ldrb	r3, [r3, #1]
 8001064:	b21b      	sxth	r3, r3
 8001066:	021b      	lsls	r3, r3, #8
 8001068:	b21a      	sxth	r2, r3
 800106a:	4b59      	ldr	r3, [pc, #356]	@ (80011d0 <main+0x1dc>)
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	b21b      	sxth	r3, r3
 8001070:	4313      	orrs	r3, r2
 8001072:	b21b      	sxth	r3, r3
 8001074:	b29a      	uxth	r2, r3
 8001076:	4b57      	ldr	r3, [pc, #348]	@ (80011d4 <main+0x1e0>)
 8001078:	801a      	strh	r2, [r3, #0]

			  Discrete_Inputs[0] = GET_Bit(rxDataValue[0], 0);
 800107a:	4b55      	ldr	r3, [pc, #340]	@ (80011d0 <main+0x1dc>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	b2da      	uxtb	r2, r3
 8001084:	4b54      	ldr	r3, [pc, #336]	@ (80011d8 <main+0x1e4>)
 8001086:	701a      	strb	r2, [r3, #0]
			  Discrete_Inputs[1] = GET_Bit(rxDataValue[0], 1);
 8001088:	4b51      	ldr	r3, [pc, #324]	@ (80011d0 <main+0x1dc>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	085b      	lsrs	r3, r3, #1
 800108e:	b2db      	uxtb	r3, r3
 8001090:	f003 0301 	and.w	r3, r3, #1
 8001094:	b2da      	uxtb	r2, r3
 8001096:	4b50      	ldr	r3, [pc, #320]	@ (80011d8 <main+0x1e4>)
 8001098:	705a      	strb	r2, [r3, #1]
			  Discrete_Inputs[2] = GET_Bit(rxDataValue[0], 2);
 800109a:	4b4d      	ldr	r3, [pc, #308]	@ (80011d0 <main+0x1dc>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	089b      	lsrs	r3, r3, #2
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	b2da      	uxtb	r2, r3
 80010a8:	4b4b      	ldr	r3, [pc, #300]	@ (80011d8 <main+0x1e4>)
 80010aa:	709a      	strb	r2, [r3, #2]
			  Discrete_Inputs[3] = GET_Bit(rxDataValue[0], 3);
 80010ac:	4b48      	ldr	r3, [pc, #288]	@ (80011d0 <main+0x1dc>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	08db      	lsrs	r3, r3, #3
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	f003 0301 	and.w	r3, r3, #1
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4b47      	ldr	r3, [pc, #284]	@ (80011d8 <main+0x1e4>)
 80010bc:	70da      	strb	r2, [r3, #3]
			  Discrete_Inputs[4] = GET_Bit(rxDataValue[0], 4);
 80010be:	4b44      	ldr	r3, [pc, #272]	@ (80011d0 <main+0x1dc>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	091b      	lsrs	r3, r3, #4
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	b2da      	uxtb	r2, r3
 80010cc:	4b42      	ldr	r3, [pc, #264]	@ (80011d8 <main+0x1e4>)
 80010ce:	711a      	strb	r2, [r3, #4]
			  Discrete_Inputs[5] = GET_Bit(rxDataValue[0], 5);
 80010d0:	4b3f      	ldr	r3, [pc, #252]	@ (80011d0 <main+0x1dc>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	095b      	lsrs	r3, r3, #5
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	f003 0301 	and.w	r3, r3, #1
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4b3e      	ldr	r3, [pc, #248]	@ (80011d8 <main+0x1e4>)
 80010e0:	715a      	strb	r2, [r3, #5]
			  Discrete_Inputs[6] = GET_Bit(rxDataValue[0], 6);
 80010e2:	4b3b      	ldr	r3, [pc, #236]	@ (80011d0 <main+0x1dc>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	099b      	lsrs	r3, r3, #6
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b39      	ldr	r3, [pc, #228]	@ (80011d8 <main+0x1e4>)
 80010f2:	719a      	strb	r2, [r3, #6]
			  Discrete_Inputs[7] = GET_Bit(rxDataValue[0], 7);
 80010f4:	4b36      	ldr	r3, [pc, #216]	@ (80011d0 <main+0x1dc>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	09db      	lsrs	r3, r3, #7
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	4b36      	ldr	r3, [pc, #216]	@ (80011d8 <main+0x1e4>)
 80010fe:	71da      	strb	r2, [r3, #7]
			  Discrete_Inputs[8] = GET_Bit(rxDataValue[1], 0);
 8001100:	4b33      	ldr	r3, [pc, #204]	@ (80011d0 <main+0x1dc>)
 8001102:	785b      	ldrb	r3, [r3, #1]
 8001104:	f003 0301 	and.w	r3, r3, #1
 8001108:	b2da      	uxtb	r2, r3
 800110a:	4b33      	ldr	r3, [pc, #204]	@ (80011d8 <main+0x1e4>)
 800110c:	721a      	strb	r2, [r3, #8]
			  Discrete_Inputs[9] = GET_Bit(rxDataValue[1], 1);
 800110e:	4b30      	ldr	r3, [pc, #192]	@ (80011d0 <main+0x1dc>)
 8001110:	785b      	ldrb	r3, [r3, #1]
 8001112:	085b      	lsrs	r3, r3, #1
 8001114:	b2db      	uxtb	r3, r3
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	b2da      	uxtb	r2, r3
 800111c:	4b2e      	ldr	r3, [pc, #184]	@ (80011d8 <main+0x1e4>)
 800111e:	725a      	strb	r2, [r3, #9]
			  Discrete_Inputs[10] = GET_Bit(rxDataValue[1], 2);
 8001120:	4b2b      	ldr	r3, [pc, #172]	@ (80011d0 <main+0x1dc>)
 8001122:	785b      	ldrb	r3, [r3, #1]
 8001124:	089b      	lsrs	r3, r3, #2
 8001126:	b2db      	uxtb	r3, r3
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	b2da      	uxtb	r2, r3
 800112e:	4b2a      	ldr	r3, [pc, #168]	@ (80011d8 <main+0x1e4>)
 8001130:	729a      	strb	r2, [r3, #10]
			  Discrete_Inputs[11] = GET_Bit(rxDataValue[1], 3);
 8001132:	4b27      	ldr	r3, [pc, #156]	@ (80011d0 <main+0x1dc>)
 8001134:	785b      	ldrb	r3, [r3, #1]
 8001136:	08db      	lsrs	r3, r3, #3
 8001138:	b2db      	uxtb	r3, r3
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	b2da      	uxtb	r2, r3
 8001140:	4b25      	ldr	r3, [pc, #148]	@ (80011d8 <main+0x1e4>)
 8001142:	72da      	strb	r2, [r3, #11]
			  Discrete_Inputs[Falha_I2C] = 0;
 8001144:	4b24      	ldr	r3, [pc, #144]	@ (80011d8 <main+0x1e4>)
 8001146:	2200      	movs	r2, #0
 8001148:	731a      	strb	r2, [r3, #12]
 800114a:	e010      	b.n	800116e <main+0x17a>
	      }
	      else
	      {
	    	  // Falha na leitura!
			  // 1. Zera os registradores para o supervisor Modbus saber que o sensor caiu
	    	  Discrete_Inputs[Falha_I2C] = 1;
 800114c:	4b22      	ldr	r3, [pc, #136]	@ (80011d8 <main+0x1e4>)
 800114e:	2201      	movs	r2, #1
 8001150:	731a      	strb	r2, [r3, #12]

			  // 2. TENTATIVA DE RECUPERAÇÃO DO HARDWARE I2C
			  // Verifica se o periférico I2C ficou preso/travado
			  if (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY)
 8001152:	4822      	ldr	r0, [pc, #136]	@ (80011dc <main+0x1e8>)
 8001154:	f002 faae 	bl	80036b4 <HAL_I2C_GetState>
 8001158:	4603      	mov	r3, r0
 800115a:	2b20      	cmp	r3, #32
 800115c:	d007      	beq.n	800116e <main+0x17a>
			  {
				  // Desinicializa o periférico I2C (libera os pinos e reseta o hardware interno)
				  HAL_I2C_DeInit(&hi2c1);
 800115e:	481f      	ldr	r0, [pc, #124]	@ (80011dc <main+0x1e8>)
 8001160:	f001 fdb2 	bl	8002cc8 <HAL_I2C_DeInit>

				  // Dá um pequeno tempo para as linhas físicas relaxarem (pull-ups agirem)
				  HAL_Delay(2);
 8001164:	2002      	movs	r0, #2
 8001166:	f000 fc71 	bl	8001a4c <HAL_Delay>

				  // Chama a função de inicialização padrão gerada pelo CubeMX para reviver o I2C
				  MX_I2C1_Init();
 800116a:	f000 f8ad 	bl	80012c8 <MX_I2C1_Init>
			  }
	      }
	      flagI2C = 0;
 800116e:	4b17      	ldr	r3, [pc, #92]	@ (80011cc <main+0x1d8>)
 8001170:	2200      	movs	r2, #0
 8001172:	701a      	strb	r2, [r3, #0]
	  }

		if (!__HAL_UART_GET_IT_SOURCE(&MODBUS_RTU_USART, UART_IT_RXNE))
 8001174:	4b1a      	ldr	r3, [pc, #104]	@ (80011e0 <main+0x1ec>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	68db      	ldr	r3, [r3, #12]
 800117a:	f003 0320 	and.w	r3, r3, #32
 800117e:	2b00      	cmp	r3, #0
 8001180:	d105      	bne.n	800118e <main+0x19a>
		{
			HAL_UARTEx_ReceiveToIdle_DMA(&MODBUS_RTU_USART, MODBUS_RTU_Buffer_RX_Auxiliar, MODBUS_RTU_Tamanho_Buffer_RX);
 8001182:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001186:	490e      	ldr	r1, [pc, #56]	@ (80011c0 <main+0x1cc>)
 8001188:	4815      	ldr	r0, [pc, #84]	@ (80011e0 <main+0x1ec>)
 800118a:	f005 f918 	bl	80063be <HAL_UARTEx_ReceiveToIdle_DMA>
		}

		if (TemporizadorInterrupcaoUsartModbus >= 8000)
 800118e:	4b15      	ldr	r3, [pc, #84]	@ (80011e4 <main+0x1f0>)
 8001190:	781b      	ldrb	r3, [r3, #0]
			ContadorInterrupcaoUsartModbus = 0;
			TemporizadorInterrupcaoUsartModbus = 0;

		}

		if (Bit.WD_MODBUS_RTU == 0 && ContadorErroModbus < QTD_ERRO_MODBUS)
 8001192:	4b15      	ldr	r3, [pc, #84]	@ (80011e8 <main+0x1f4>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	b2db      	uxtb	r3, r3
 800119c:	2b00      	cmp	r3, #0
 800119e:	f47f af53 	bne.w	8001048 <main+0x54>
 80011a2:	4b12      	ldr	r3, [pc, #72]	@ (80011ec <main+0x1f8>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b09      	cmp	r3, #9
 80011aa:	f63f af4d 	bhi.w	8001048 <main+0x54>
		{
		  HAL_IWDG_Refresh(&hiwdg);
 80011ae:	4810      	ldr	r0, [pc, #64]	@ (80011f0 <main+0x1fc>)
 80011b0:	f003 ff8e 	bl	80050d0 <HAL_IWDG_Refresh>

		  Bit.WD_MODBUS_RTU = 1;
 80011b4:	4a0c      	ldr	r2, [pc, #48]	@ (80011e8 <main+0x1f4>)
 80011b6:	7813      	ldrb	r3, [r2, #0]
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	7013      	strb	r3, [r2, #0]
	  if (flagI2C == 1)
 80011be:	e743      	b.n	8001048 <main+0x54>
 80011c0:	20000384 	.word	0x20000384
 80011c4:	2000008c 	.word	0x2000008c
 80011c8:	40020800 	.word	0x40020800
 80011cc:	2000048c 	.word	0x2000048c
 80011d0:	20000180 	.word	0x20000180
 80011d4:	200004b4 	.word	0x200004b4
 80011d8:	20000494 	.word	0x20000494
 80011dc:	2000002c 	.word	0x2000002c
 80011e0:	200000d4 	.word	0x200000d4
 80011e4:	20000490 	.word	0x20000490
 80011e8:	2000017c 	.word	0x2000017c
 80011ec:	2000048e 	.word	0x2000048e
 80011f0:	20000080 	.word	0x20000080

080011f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b094      	sub	sp, #80	@ 0x50
 80011f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011fa:	f107 0320 	add.w	r3, r7, #32
 80011fe:	2230      	movs	r2, #48	@ 0x30
 8001200:	2100      	movs	r1, #0
 8001202:	4618      	mov	r0, r3
 8001204:	f006 fa3a 	bl	800767c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001218:	2300      	movs	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	4b28      	ldr	r3, [pc, #160]	@ (80012c0 <SystemClock_Config+0xcc>)
 800121e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001220:	4a27      	ldr	r2, [pc, #156]	@ (80012c0 <SystemClock_Config+0xcc>)
 8001222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001226:	6413      	str	r3, [r2, #64]	@ 0x40
 8001228:	4b25      	ldr	r3, [pc, #148]	@ (80012c0 <SystemClock_Config+0xcc>)
 800122a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001230:	60bb      	str	r3, [r7, #8]
 8001232:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001234:	2300      	movs	r3, #0
 8001236:	607b      	str	r3, [r7, #4]
 8001238:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <SystemClock_Config+0xd0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a21      	ldr	r2, [pc, #132]	@ (80012c4 <SystemClock_Config+0xd0>)
 800123e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001242:	6013      	str	r3, [r2, #0]
 8001244:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <SystemClock_Config+0xd0>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800124c:	607b      	str	r3, [r7, #4]
 800124e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001250:	2309      	movs	r3, #9
 8001252:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001254:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800125a:	2301      	movs	r3, #1
 800125c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800125e:	2302      	movs	r3, #2
 8001260:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001262:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001266:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001268:	230c      	movs	r3, #12
 800126a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 800126c:	2360      	movs	r3, #96	@ 0x60
 800126e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001270:	2302      	movs	r3, #2
 8001272:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001274:	2304      	movs	r3, #4
 8001276:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001278:	f107 0320 	add.w	r3, r7, #32
 800127c:	4618      	mov	r0, r3
 800127e:	f003 ff37 	bl	80050f0 <HAL_RCC_OscConfig>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001288:	f000 f976 	bl	8001578 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800128c:	230f      	movs	r3, #15
 800128e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001290:	2302      	movs	r3, #2
 8001292:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001298:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800129c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800129e:	2300      	movs	r3, #0
 80012a0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80012a2:	f107 030c 	add.w	r3, r7, #12
 80012a6:	2103      	movs	r1, #3
 80012a8:	4618      	mov	r0, r3
 80012aa:	f004 f999 	bl	80055e0 <HAL_RCC_ClockConfig>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80012b4:	f000 f960 	bl	8001578 <Error_Handler>
  }
}
 80012b8:	bf00      	nop
 80012ba:	3750      	adds	r7, #80	@ 0x50
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40023800 	.word	0x40023800
 80012c4:	40007000 	.word	0x40007000

080012c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012cc:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012ce:	4a13      	ldr	r2, [pc, #76]	@ (800131c <MX_I2C1_Init+0x54>)
 80012d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012d2:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012d4:	4a12      	ldr	r2, [pc, #72]	@ (8001320 <MX_I2C1_Init+0x58>)
 80012d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012de:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012ea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012f2:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012f8:	4b07      	ldr	r3, [pc, #28]	@ (8001318 <MX_I2C1_Init+0x50>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012fe:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <MX_I2C1_Init+0x50>)
 8001300:	2200      	movs	r2, #0
 8001302:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001304:	4804      	ldr	r0, [pc, #16]	@ (8001318 <MX_I2C1_Init+0x50>)
 8001306:	f001 fb9b 	bl	8002a40 <HAL_I2C_Init>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001310:	f000 f932 	bl	8001578 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	2000002c 	.word	0x2000002c
 800131c:	40005400 	.word	0x40005400
 8001320:	000186a0 	.word	0x000186a0

08001324 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001328:	4b09      	ldr	r3, [pc, #36]	@ (8001350 <MX_IWDG_Init+0x2c>)
 800132a:	4a0a      	ldr	r2, [pc, #40]	@ (8001354 <MX_IWDG_Init+0x30>)
 800132c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 800132e:	4b08      	ldr	r3, [pc, #32]	@ (8001350 <MX_IWDG_Init+0x2c>)
 8001330:	2206      	movs	r2, #6
 8001332:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1500-1;
 8001334:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <MX_IWDG_Init+0x2c>)
 8001336:	f240 52db 	movw	r2, #1499	@ 0x5db
 800133a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800133c:	4804      	ldr	r0, [pc, #16]	@ (8001350 <MX_IWDG_Init+0x2c>)
 800133e:	f003 fe83 	bl	8005048 <HAL_IWDG_Init>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d001      	beq.n	800134c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001348:	f000 f916 	bl	8001578 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800134c:	bf00      	nop
 800134e:	bd80      	pop	{r7, pc}
 8001350:	20000080 	.word	0x20000080
 8001354:	40003000 	.word	0x40003000

08001358 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800135e:	f107 0308 	add.w	r3, r7, #8
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136c:	463b      	mov	r3, r7
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001374:	4b1d      	ldr	r3, [pc, #116]	@ (80013ec <MX_TIM3_Init+0x94>)
 8001376:	4a1e      	ldr	r2, [pc, #120]	@ (80013f0 <MX_TIM3_Init+0x98>)
 8001378:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000-1;
 800137a:	4b1c      	ldr	r3, [pc, #112]	@ (80013ec <MX_TIM3_Init+0x94>)
 800137c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001380:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001382:	4b1a      	ldr	r3, [pc, #104]	@ (80013ec <MX_TIM3_Init+0x94>)
 8001384:	2200      	movs	r2, #0
 8001386:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10-1;
 8001388:	4b18      	ldr	r3, [pc, #96]	@ (80013ec <MX_TIM3_Init+0x94>)
 800138a:	2209      	movs	r2, #9
 800138c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138e:	4b17      	ldr	r3, [pc, #92]	@ (80013ec <MX_TIM3_Init+0x94>)
 8001390:	2200      	movs	r2, #0
 8001392:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001394:	4b15      	ldr	r3, [pc, #84]	@ (80013ec <MX_TIM3_Init+0x94>)
 8001396:	2280      	movs	r2, #128	@ 0x80
 8001398:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800139a:	4814      	ldr	r0, [pc, #80]	@ (80013ec <MX_TIM3_Init+0x94>)
 800139c:	f004 fb00 	bl	80059a0 <HAL_TIM_Base_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80013a6:	f000 f8e7 	bl	8001578 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013ae:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013b0:	f107 0308 	add.w	r3, r7, #8
 80013b4:	4619      	mov	r1, r3
 80013b6:	480d      	ldr	r0, [pc, #52]	@ (80013ec <MX_TIM3_Init+0x94>)
 80013b8:	f004 fc94 	bl	8005ce4 <HAL_TIM_ConfigClockSource>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80013c2:	f000 f8d9 	bl	8001578 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c6:	2300      	movs	r3, #0
 80013c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013ce:	463b      	mov	r3, r7
 80013d0:	4619      	mov	r1, r3
 80013d2:	4806      	ldr	r0, [pc, #24]	@ (80013ec <MX_TIM3_Init+0x94>)
 80013d4:	f004 fe96 	bl	8006104 <HAL_TIMEx_MasterConfigSynchronization>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80013de:	f000 f8cb 	bl	8001578 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013e2:	bf00      	nop
 80013e4:	3718      	adds	r7, #24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	2000008c 	.word	0x2000008c
 80013f0:	40000400 	.word	0x40000400

080013f4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80013f8:	4b11      	ldr	r3, [pc, #68]	@ (8001440 <MX_USART6_UART_Init+0x4c>)
 80013fa:	4a12      	ldr	r2, [pc, #72]	@ (8001444 <MX_USART6_UART_Init+0x50>)
 80013fc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80013fe:	4b10      	ldr	r3, [pc, #64]	@ (8001440 <MX_USART6_UART_Init+0x4c>)
 8001400:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001404:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001406:	4b0e      	ldr	r3, [pc, #56]	@ (8001440 <MX_USART6_UART_Init+0x4c>)
 8001408:	2200      	movs	r2, #0
 800140a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800140c:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <MX_USART6_UART_Init+0x4c>)
 800140e:	2200      	movs	r2, #0
 8001410:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001412:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <MX_USART6_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001418:	4b09      	ldr	r3, [pc, #36]	@ (8001440 <MX_USART6_UART_Init+0x4c>)
 800141a:	220c      	movs	r2, #12
 800141c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800141e:	4b08      	ldr	r3, [pc, #32]	@ (8001440 <MX_USART6_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001424:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <MX_USART6_UART_Init+0x4c>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800142a:	4805      	ldr	r0, [pc, #20]	@ (8001440 <MX_USART6_UART_Init+0x4c>)
 800142c:	f004 feec 	bl	8006208 <HAL_UART_Init>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001436:	f000 f89f 	bl	8001578 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800143a:	bf00      	nop
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	200000d4 	.word	0x200000d4
 8001444:	40011400 	.word	0x40011400

08001448 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	607b      	str	r3, [r7, #4]
 8001452:	4b0c      	ldr	r3, [pc, #48]	@ (8001484 <MX_DMA_Init+0x3c>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	4a0b      	ldr	r2, [pc, #44]	@ (8001484 <MX_DMA_Init+0x3c>)
 8001458:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800145c:	6313      	str	r3, [r2, #48]	@ 0x30
 800145e:	4b09      	ldr	r3, [pc, #36]	@ (8001484 <MX_DMA_Init+0x3c>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001462:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800146a:	2200      	movs	r2, #0
 800146c:	2100      	movs	r1, #0
 800146e:	2039      	movs	r0, #57	@ 0x39
 8001470:	f000 fc0f 	bl	8001c92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001474:	2039      	movs	r0, #57	@ 0x39
 8001476:	f000 fc28 	bl	8001cca <HAL_NVIC_EnableIRQ>

}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	40023800 	.word	0x40023800

08001488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	@ 0x28
 800148c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	4b32      	ldr	r3, [pc, #200]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a6:	4a31      	ldr	r2, [pc, #196]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014a8:	f043 0304 	orr.w	r3, r3, #4
 80014ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ae:	4b2f      	ldr	r3, [pc, #188]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	f003 0304 	and.w	r3, r3, #4
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b2b      	ldr	r3, [pc, #172]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c2:	4a2a      	ldr	r2, [pc, #168]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ca:	4b28      	ldr	r3, [pc, #160]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	4b24      	ldr	r3, [pc, #144]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	4a23      	ldr	r2, [pc, #140]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014e0:	f043 0302 	orr.w	r3, r3, #2
 80014e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e6:	4b21      	ldr	r3, [pc, #132]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	4b1d      	ldr	r3, [pc, #116]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fa:	4a1c      	ldr	r2, [pc, #112]	@ (800156c <MX_GPIO_Init+0xe4>)
 80014fc:	f043 0301 	orr.w	r3, r3, #1
 8001500:	6313      	str	r3, [r2, #48]	@ 0x30
 8001502:	4b1a      	ldr	r3, [pc, #104]	@ (800156c <MX_GPIO_Init+0xe4>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	f003 0301 	and.w	r3, r3, #1
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BP_GPIO_Port, LED_BP_Pin, GPIO_PIN_RESET);
 800150e:	2200      	movs	r2, #0
 8001510:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001514:	4816      	ldr	r0, [pc, #88]	@ (8001570 <MX_GPIO_Init+0xe8>)
 8001516:	f001 fa79 	bl	8002a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Erro_GPIO_Port, LED_Erro_Pin, GPIO_PIN_RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001520:	4814      	ldr	r0, [pc, #80]	@ (8001574 <MX_GPIO_Init+0xec>)
 8001522:	f001 fa73 	bl	8002a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BP_Pin */
  GPIO_InitStruct.Pin = LED_BP_Pin;
 8001526:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800152a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152c:	2301      	movs	r3, #1
 800152e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001534:	2300      	movs	r3, #0
 8001536:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_BP_GPIO_Port, &GPIO_InitStruct);
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	4619      	mov	r1, r3
 800153e:	480c      	ldr	r0, [pc, #48]	@ (8001570 <MX_GPIO_Init+0xe8>)
 8001540:	f000 fffc 	bl	800253c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Erro_Pin */
  GPIO_InitStruct.Pin = LED_Erro_Pin;
 8001544:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154a:	2301      	movs	r3, #1
 800154c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2300      	movs	r3, #0
 8001554:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Erro_GPIO_Port, &GPIO_InitStruct);
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	4619      	mov	r1, r3
 800155c:	4805      	ldr	r0, [pc, #20]	@ (8001574 <MX_GPIO_Init+0xec>)
 800155e:	f000 ffed 	bl	800253c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001562:	bf00      	nop
 8001564:	3728      	adds	r7, #40	@ 0x28
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40023800 	.word	0x40023800
 8001570:	40020800 	.word	0x40020800
 8001574:	40020400 	.word	0x40020400

08001578 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800157c:	b672      	cpsid	i
}
 800157e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <Error_Handler+0x8>

08001584 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <HAL_MspInit+0x4c>)
 8001590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001592:	4a0f      	ldr	r2, [pc, #60]	@ (80015d0 <HAL_MspInit+0x4c>)
 8001594:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001598:	6453      	str	r3, [r2, #68]	@ 0x44
 800159a:	4b0d      	ldr	r3, [pc, #52]	@ (80015d0 <HAL_MspInit+0x4c>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015a2:	607b      	str	r3, [r7, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	603b      	str	r3, [r7, #0]
 80015aa:	4b09      	ldr	r3, [pc, #36]	@ (80015d0 <HAL_MspInit+0x4c>)
 80015ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ae:	4a08      	ldr	r2, [pc, #32]	@ (80015d0 <HAL_MspInit+0x4c>)
 80015b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015b6:	4b06      	ldr	r3, [pc, #24]	@ (80015d0 <HAL_MspInit+0x4c>)
 80015b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015be:	603b      	str	r3, [r7, #0]
 80015c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015c2:	bf00      	nop
 80015c4:	370c      	adds	r7, #12
 80015c6:	46bd      	mov	sp, r7
 80015c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	40023800 	.word	0x40023800

080015d4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b08a      	sub	sp, #40	@ 0x28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
 80015ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a21      	ldr	r2, [pc, #132]	@ (8001678 <HAL_I2C_MspInit+0xa4>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d13b      	bne.n	800166e <HAL_I2C_MspInit+0x9a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	613b      	str	r3, [r7, #16]
 80015fa:	4b20      	ldr	r3, [pc, #128]	@ (800167c <HAL_I2C_MspInit+0xa8>)
 80015fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015fe:	4a1f      	ldr	r2, [pc, #124]	@ (800167c <HAL_I2C_MspInit+0xa8>)
 8001600:	f043 0302 	orr.w	r3, r3, #2
 8001604:	6313      	str	r3, [r2, #48]	@ 0x30
 8001606:	4b1d      	ldr	r3, [pc, #116]	@ (800167c <HAL_I2C_MspInit+0xa8>)
 8001608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160a:	f003 0302 	and.w	r3, r3, #2
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001612:	23c0      	movs	r3, #192	@ 0xc0
 8001614:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001616:	2312      	movs	r3, #18
 8001618:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161e:	2303      	movs	r3, #3
 8001620:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001622:	2304      	movs	r3, #4
 8001624:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001626:	f107 0314 	add.w	r3, r7, #20
 800162a:	4619      	mov	r1, r3
 800162c:	4814      	ldr	r0, [pc, #80]	@ (8001680 <HAL_I2C_MspInit+0xac>)
 800162e:	f000 ff85 	bl	800253c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	4b11      	ldr	r3, [pc, #68]	@ (800167c <HAL_I2C_MspInit+0xa8>)
 8001638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163a:	4a10      	ldr	r2, [pc, #64]	@ (800167c <HAL_I2C_MspInit+0xa8>)
 800163c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001640:	6413      	str	r3, [r2, #64]	@ 0x40
 8001642:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <HAL_I2C_MspInit+0xa8>)
 8001644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001646:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	2100      	movs	r1, #0
 8001652:	201f      	movs	r0, #31
 8001654:	f000 fb1d 	bl	8001c92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001658:	201f      	movs	r0, #31
 800165a:	f000 fb36 	bl	8001cca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800165e:	2200      	movs	r2, #0
 8001660:	2100      	movs	r1, #0
 8001662:	2020      	movs	r0, #32
 8001664:	f000 fb15 	bl	8001c92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001668:	2020      	movs	r0, #32
 800166a:	f000 fb2e 	bl	8001cca <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800166e:	bf00      	nop
 8001670:	3728      	adds	r7, #40	@ 0x28
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40005400 	.word	0x40005400
 800167c:	40023800 	.word	0x40023800
 8001680:	40020400 	.word	0x40020400

08001684 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a0d      	ldr	r2, [pc, #52]	@ (80016c8 <HAL_I2C_MspDeInit+0x44>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d113      	bne.n	80016be <HAL_I2C_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001696:	4b0d      	ldr	r3, [pc, #52]	@ (80016cc <HAL_I2C_MspDeInit+0x48>)
 8001698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800169a:	4a0c      	ldr	r2, [pc, #48]	@ (80016cc <HAL_I2C_MspDeInit+0x48>)
 800169c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80016a0:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80016a2:	2140      	movs	r1, #64	@ 0x40
 80016a4:	480a      	ldr	r0, [pc, #40]	@ (80016d0 <HAL_I2C_MspDeInit+0x4c>)
 80016a6:	f001 f8cd 	bl	8002844 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80016aa:	2180      	movs	r1, #128	@ 0x80
 80016ac:	4808      	ldr	r0, [pc, #32]	@ (80016d0 <HAL_I2C_MspDeInit+0x4c>)
 80016ae:	f001 f8c9 	bl	8002844 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 80016b2:	201f      	movs	r0, #31
 80016b4:	f000 fb17 	bl	8001ce6 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 80016b8:	2020      	movs	r0, #32
 80016ba:	f000 fb14 	bl	8001ce6 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80016be:	bf00      	nop
 80016c0:	3708      	adds	r7, #8
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	40005400 	.word	0x40005400
 80016cc:	40023800 	.word	0x40023800
 80016d0:	40020400 	.word	0x40020400

080016d4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a0e      	ldr	r2, [pc, #56]	@ (800171c <HAL_TIM_Base_MspInit+0x48>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d115      	bne.n	8001712 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001720 <HAL_TIM_Base_MspInit+0x4c>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001720 <HAL_TIM_Base_MspInit+0x4c>)
 80016f0:	f043 0302 	orr.w	r3, r3, #2
 80016f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001720 <HAL_TIM_Base_MspInit+0x4c>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001702:	2200      	movs	r2, #0
 8001704:	2100      	movs	r1, #0
 8001706:	201d      	movs	r0, #29
 8001708:	f000 fac3 	bl	8001c92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800170c:	201d      	movs	r0, #29
 800170e:	f000 fadc 	bl	8001cca <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001712:	bf00      	nop
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40000400 	.word	0x40000400
 8001720:	40023800 	.word	0x40023800

08001724 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08a      	sub	sp, #40	@ 0x28
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a35      	ldr	r2, [pc, #212]	@ (8001818 <HAL_UART_MspInit+0xf4>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d163      	bne.n	800180e <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART6_MspInit 0 */

    /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	613b      	str	r3, [r7, #16]
 800174a:	4b34      	ldr	r3, [pc, #208]	@ (800181c <HAL_UART_MspInit+0xf8>)
 800174c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800174e:	4a33      	ldr	r2, [pc, #204]	@ (800181c <HAL_UART_MspInit+0xf8>)
 8001750:	f043 0320 	orr.w	r3, r3, #32
 8001754:	6453      	str	r3, [r2, #68]	@ 0x44
 8001756:	4b31      	ldr	r3, [pc, #196]	@ (800181c <HAL_UART_MspInit+0xf8>)
 8001758:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800175a:	f003 0320 	and.w	r3, r3, #32
 800175e:	613b      	str	r3, [r7, #16]
 8001760:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	60fb      	str	r3, [r7, #12]
 8001766:	4b2d      	ldr	r3, [pc, #180]	@ (800181c <HAL_UART_MspInit+0xf8>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	4a2c      	ldr	r2, [pc, #176]	@ (800181c <HAL_UART_MspInit+0xf8>)
 800176c:	f043 0301 	orr.w	r3, r3, #1
 8001770:	6313      	str	r3, [r2, #48]	@ 0x30
 8001772:	4b2a      	ldr	r3, [pc, #168]	@ (800181c <HAL_UART_MspInit+0xf8>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800177e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001782:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001784:	2302      	movs	r3, #2
 8001786:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001788:	2300      	movs	r3, #0
 800178a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800178c:	2303      	movs	r3, #3
 800178e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001790:	2308      	movs	r3, #8
 8001792:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	4619      	mov	r1, r3
 800179a:	4821      	ldr	r0, [pc, #132]	@ (8001820 <HAL_UART_MspInit+0xfc>)
 800179c:	f000 fece 	bl	800253c <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80017a0:	4b20      	ldr	r3, [pc, #128]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017a2:	4a21      	ldr	r2, [pc, #132]	@ (8001828 <HAL_UART_MspInit+0x104>)
 80017a4:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80017a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017a8:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80017ac:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017c0:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017c2:	4b18      	ldr	r3, [pc, #96]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017c8:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80017ce:	4b15      	ldr	r3, [pc, #84]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80017d4:	4b13      	ldr	r3, [pc, #76]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017da:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017dc:	4b11      	ldr	r3, [pc, #68]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017de:	2200      	movs	r2, #0
 80017e0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80017e2:	4810      	ldr	r0, [pc, #64]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017e4:	f000 fa9a 	bl	8001d1c <HAL_DMA_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80017ee:	f7ff fec3 	bl	8001578 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001824 <HAL_UART_MspInit+0x100>)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80017fe:	2200      	movs	r2, #0
 8001800:	2100      	movs	r1, #0
 8001802:	2047      	movs	r0, #71	@ 0x47
 8001804:	f000 fa45 	bl	8001c92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001808:	2047      	movs	r0, #71	@ 0x47
 800180a:	f000 fa5e 	bl	8001cca <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 800180e:	bf00      	nop
 8001810:	3728      	adds	r7, #40	@ 0x28
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40011400 	.word	0x40011400
 800181c:	40023800 	.word	0x40023800
 8001820:	40020000 	.word	0x40020000
 8001824:	2000011c 	.word	0x2000011c
 8001828:	40026428 	.word	0x40026428

0800182c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001830:	bf00      	nop
 8001832:	e7fd      	b.n	8001830 <NMI_Handler+0x4>

08001834 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001838:	bf00      	nop
 800183a:	e7fd      	b.n	8001838 <HardFault_Handler+0x4>

0800183c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <MemManage_Handler+0x4>

08001844 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001844:	b480      	push	{r7}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001848:	bf00      	nop
 800184a:	e7fd      	b.n	8001848 <BusFault_Handler+0x4>

0800184c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001850:	bf00      	nop
 8001852:	e7fd      	b.n	8001850 <UsageFault_Handler+0x4>

08001854 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001858:	bf00      	nop
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001862:	b480      	push	{r7}
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr

08001870 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001874:	bf00      	nop
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr

0800187e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001882:	f000 f8c3 	bl	8001a0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
	...

0800188c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001890:	4802      	ldr	r0, [pc, #8]	@ (800189c <TIM3_IRQHandler+0x10>)
 8001892:	f004 f937 	bl	8005b04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	2000008c 	.word	0x2000008c

080018a0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80018a4:	4802      	ldr	r0, [pc, #8]	@ (80018b0 <I2C1_EV_IRQHandler+0x10>)
 80018a6:	f001 fc85 	bl	80031b4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	2000002c 	.word	0x2000002c

080018b4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80018b8:	4802      	ldr	r0, [pc, #8]	@ (80018c4 <I2C1_ER_IRQHandler+0x10>)
 80018ba:	f001 fdec 	bl	8003496 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	2000002c 	.word	0x2000002c

080018c8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80018cc:	4802      	ldr	r0, [pc, #8]	@ (80018d8 <DMA2_Stream1_IRQHandler+0x10>)
 80018ce:	f000 fbbd 	bl	800204c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	2000011c 	.word	0x2000011c

080018dc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80018e0:	4802      	ldr	r0, [pc, #8]	@ (80018ec <USART6_IRQHandler+0x10>)
 80018e2:	f004 fdc5 	bl	8006470 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	200000d4 	.word	0x200000d4

080018f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018f4:	4b06      	ldr	r3, [pc, #24]	@ (8001910 <SystemInit+0x20>)
 80018f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018fa:	4a05      	ldr	r2, [pc, #20]	@ (8001910 <SystemInit+0x20>)
 80018fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001900:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001904:	bf00      	nop
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001914:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800194c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001918:	f7ff ffea 	bl	80018f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800191c:	480c      	ldr	r0, [pc, #48]	@ (8001950 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800191e:	490d      	ldr	r1, [pc, #52]	@ (8001954 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001920:	4a0d      	ldr	r2, [pc, #52]	@ (8001958 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001922:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001924:	e002      	b.n	800192c <LoopCopyDataInit>

08001926 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001926:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001928:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800192a:	3304      	adds	r3, #4

0800192c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800192c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800192e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001930:	d3f9      	bcc.n	8001926 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001932:	4a0a      	ldr	r2, [pc, #40]	@ (800195c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001934:	4c0a      	ldr	r4, [pc, #40]	@ (8001960 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001936:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001938:	e001      	b.n	800193e <LoopFillZerobss>

0800193a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800193a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800193c:	3204      	adds	r2, #4

0800193e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800193e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001940:	d3fb      	bcc.n	800193a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001942:	f005 fea3 	bl	800768c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001946:	f7ff fb55 	bl	8000ff4 <main>
  bx  lr    
 800194a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800194c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001950:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001954:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001958:	08007738 	.word	0x08007738
  ldr r2, =_sbss
 800195c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001960:	200004bc 	.word	0x200004bc

08001964 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001964:	e7fe      	b.n	8001964 <ADC_IRQHandler>
	...

08001968 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800196c:	4b0e      	ldr	r3, [pc, #56]	@ (80019a8 <HAL_Init+0x40>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a0d      	ldr	r2, [pc, #52]	@ (80019a8 <HAL_Init+0x40>)
 8001972:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001976:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001978:	4b0b      	ldr	r3, [pc, #44]	@ (80019a8 <HAL_Init+0x40>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a0a      	ldr	r2, [pc, #40]	@ (80019a8 <HAL_Init+0x40>)
 800197e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001982:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001984:	4b08      	ldr	r3, [pc, #32]	@ (80019a8 <HAL_Init+0x40>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a07      	ldr	r2, [pc, #28]	@ (80019a8 <HAL_Init+0x40>)
 800198a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800198e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001990:	2003      	movs	r0, #3
 8001992:	f000 f973 	bl	8001c7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001996:	200f      	movs	r0, #15
 8001998:	f000 f808 	bl	80019ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800199c:	f7ff fdf2 	bl	8001584 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40023c00 	.word	0x40023c00

080019ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019b4:	4b12      	ldr	r3, [pc, #72]	@ (8001a00 <HAL_InitTick+0x54>)
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	4b12      	ldr	r3, [pc, #72]	@ (8001a04 <HAL_InitTick+0x58>)
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	4619      	mov	r1, r3
 80019be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80019c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 f999 	bl	8001d02 <HAL_SYSTICK_Config>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e00e      	b.n	80019f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b0f      	cmp	r3, #15
 80019de:	d80a      	bhi.n	80019f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e0:	2200      	movs	r2, #0
 80019e2:	6879      	ldr	r1, [r7, #4]
 80019e4:	f04f 30ff 	mov.w	r0, #4294967295
 80019e8:	f000 f953 	bl	8001c92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019ec:	4a06      	ldr	r2, [pc, #24]	@ (8001a08 <HAL_InitTick+0x5c>)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019f2:	2300      	movs	r3, #0
 80019f4:	e000      	b.n	80019f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	20000004 	.word	0x20000004
 8001a04:	2000000c 	.word	0x2000000c
 8001a08:	20000008 	.word	0x20000008

08001a0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a10:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <HAL_IncTick+0x20>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	461a      	mov	r2, r3
 8001a16:	4b06      	ldr	r3, [pc, #24]	@ (8001a30 <HAL_IncTick+0x24>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	4a04      	ldr	r2, [pc, #16]	@ (8001a30 <HAL_IncTick+0x24>)
 8001a1e:	6013      	str	r3, [r2, #0]
}
 8001a20:	bf00      	nop
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	2000000c 	.word	0x2000000c
 8001a30:	200004b8 	.word	0x200004b8

08001a34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  return uwTick;
 8001a38:	4b03      	ldr	r3, [pc, #12]	@ (8001a48 <HAL_GetTick+0x14>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	200004b8 	.word	0x200004b8

08001a4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a54:	f7ff ffee 	bl	8001a34 <HAL_GetTick>
 8001a58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a64:	d005      	beq.n	8001a72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a66:	4b0a      	ldr	r3, [pc, #40]	@ (8001a90 <HAL_Delay+0x44>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	4413      	add	r3, r2
 8001a70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a72:	bf00      	nop
 8001a74:	f7ff ffde 	bl	8001a34 <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d8f7      	bhi.n	8001a74 <HAL_Delay+0x28>
  {
  }
}
 8001a84:	bf00      	nop
 8001a86:	bf00      	nop
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	2000000c 	.word	0x2000000c

08001a94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f003 0307 	and.w	r3, r3, #7
 8001aa2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aaa:	68ba      	ldr	r2, [r7, #8]
 8001aac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ab8:	68bb      	ldr	r3, [r7, #8]
 8001aba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001abc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ac0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ac4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ac6:	4a04      	ldr	r2, [pc, #16]	@ (8001ad8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac8:	68bb      	ldr	r3, [r7, #8]
 8001aca:	60d3      	str	r3, [r2, #12]
}
 8001acc:	bf00      	nop
 8001ace:	3714      	adds	r7, #20
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	e000ed00 	.word	0xe000ed00

08001adc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ae0:	4b04      	ldr	r3, [pc, #16]	@ (8001af4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	0a1b      	lsrs	r3, r3, #8
 8001ae6:	f003 0307 	and.w	r3, r3, #7
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	e000ed00 	.word	0xe000ed00

08001af8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4603      	mov	r3, r0
 8001b00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	db0b      	blt.n	8001b22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	f003 021f 	and.w	r2, r3, #31
 8001b10:	4907      	ldr	r1, [pc, #28]	@ (8001b30 <__NVIC_EnableIRQ+0x38>)
 8001b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b16:	095b      	lsrs	r3, r3, #5
 8001b18:	2001      	movs	r0, #1
 8001b1a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b22:	bf00      	nop
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	e000e100 	.word	0xe000e100

08001b34 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	db12      	blt.n	8001b6c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b46:	79fb      	ldrb	r3, [r7, #7]
 8001b48:	f003 021f 	and.w	r2, r3, #31
 8001b4c:	490a      	ldr	r1, [pc, #40]	@ (8001b78 <__NVIC_DisableIRQ+0x44>)
 8001b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b52:	095b      	lsrs	r3, r3, #5
 8001b54:	2001      	movs	r0, #1
 8001b56:	fa00 f202 	lsl.w	r2, r0, r2
 8001b5a:	3320      	adds	r3, #32
 8001b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001b60:	f3bf 8f4f 	dsb	sy
}
 8001b64:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b66:	f3bf 8f6f 	isb	sy
}
 8001b6a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001b6c:	bf00      	nop
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	e000e100 	.word	0xe000e100

08001b7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	6039      	str	r1, [r7, #0]
 8001b86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	db0a      	blt.n	8001ba6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	490c      	ldr	r1, [pc, #48]	@ (8001bc8 <__NVIC_SetPriority+0x4c>)
 8001b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9a:	0112      	lsls	r2, r2, #4
 8001b9c:	b2d2      	uxtb	r2, r2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ba4:	e00a      	b.n	8001bbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	4908      	ldr	r1, [pc, #32]	@ (8001bcc <__NVIC_SetPriority+0x50>)
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	f003 030f 	and.w	r3, r3, #15
 8001bb2:	3b04      	subs	r3, #4
 8001bb4:	0112      	lsls	r2, r2, #4
 8001bb6:	b2d2      	uxtb	r2, r2
 8001bb8:	440b      	add	r3, r1
 8001bba:	761a      	strb	r2, [r3, #24]
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000e100 	.word	0xe000e100
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b089      	sub	sp, #36	@ 0x24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f003 0307 	and.w	r3, r3, #7
 8001be2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	f1c3 0307 	rsb	r3, r3, #7
 8001bea:	2b04      	cmp	r3, #4
 8001bec:	bf28      	it	cs
 8001bee:	2304      	movcs	r3, #4
 8001bf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	2b06      	cmp	r3, #6
 8001bf8:	d902      	bls.n	8001c00 <NVIC_EncodePriority+0x30>
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	3b03      	subs	r3, #3
 8001bfe:	e000      	b.n	8001c02 <NVIC_EncodePriority+0x32>
 8001c00:	2300      	movs	r3, #0
 8001c02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c04:	f04f 32ff 	mov.w	r2, #4294967295
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	43da      	mvns	r2, r3
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	401a      	ands	r2, r3
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c18:	f04f 31ff 	mov.w	r1, #4294967295
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c22:	43d9      	mvns	r1, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c28:	4313      	orrs	r3, r2
         );
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3724      	adds	r7, #36	@ 0x24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
	...

08001c38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3b01      	subs	r3, #1
 8001c44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c48:	d301      	bcc.n	8001c4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e00f      	b.n	8001c6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c78 <SysTick_Config+0x40>)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c56:	210f      	movs	r1, #15
 8001c58:	f04f 30ff 	mov.w	r0, #4294967295
 8001c5c:	f7ff ff8e 	bl	8001b7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c60:	4b05      	ldr	r3, [pc, #20]	@ (8001c78 <SysTick_Config+0x40>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c66:	4b04      	ldr	r3, [pc, #16]	@ (8001c78 <SysTick_Config+0x40>)
 8001c68:	2207      	movs	r2, #7
 8001c6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	e000e010 	.word	0xe000e010

08001c7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f7ff ff05 	bl	8001a94 <__NVIC_SetPriorityGrouping>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b086      	sub	sp, #24
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	4603      	mov	r3, r0
 8001c9a:	60b9      	str	r1, [r7, #8]
 8001c9c:	607a      	str	r2, [r7, #4]
 8001c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ca4:	f7ff ff1a 	bl	8001adc <__NVIC_GetPriorityGrouping>
 8001ca8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	68b9      	ldr	r1, [r7, #8]
 8001cae:	6978      	ldr	r0, [r7, #20]
 8001cb0:	f7ff ff8e 	bl	8001bd0 <NVIC_EncodePriority>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cba:	4611      	mov	r1, r2
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff5d 	bl	8001b7c <__NVIC_SetPriority>
}
 8001cc2:	bf00      	nop
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b082      	sub	sp, #8
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7ff ff0d 	bl	8001af8 <__NVIC_EnableIRQ>
}
 8001cde:	bf00      	nop
 8001ce0:	3708      	adds	r7, #8
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}

08001ce6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b082      	sub	sp, #8
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	4603      	mov	r3, r0
 8001cee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001cf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff ff1d 	bl	8001b34 <__NVIC_DisableIRQ>
}
 8001cfa:	bf00      	nop
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b082      	sub	sp, #8
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f7ff ff94 	bl	8001c38 <SysTick_Config>
 8001d10:	4603      	mov	r3, r0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3708      	adds	r7, #8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
	...

08001d1c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001d28:	f7ff fe84 	bl	8001a34 <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d101      	bne.n	8001d38 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e099      	b.n	8001e6c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f022 0201 	bic.w	r2, r2, #1
 8001d56:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d58:	e00f      	b.n	8001d7a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d5a:	f7ff fe6b 	bl	8001a34 <HAL_GetTick>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	2b05      	cmp	r3, #5
 8001d66:	d908      	bls.n	8001d7a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2220      	movs	r2, #32
 8001d6c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2203      	movs	r2, #3
 8001d72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e078      	b.n	8001e6c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d1e8      	bne.n	8001d5a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d90:	697a      	ldr	r2, [r7, #20]
 8001d92:	4b38      	ldr	r3, [pc, #224]	@ (8001e74 <HAL_DMA_Init+0x158>)
 8001d94:	4013      	ands	r3, r2
 8001d96:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001da6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dc6:	697a      	ldr	r2, [r7, #20]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dd0:	2b04      	cmp	r3, #4
 8001dd2:	d107      	bne.n	8001de4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	697a      	ldr	r2, [r7, #20]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	695b      	ldr	r3, [r3, #20]
 8001df2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	f023 0307 	bic.w	r3, r3, #7
 8001dfa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e00:	697a      	ldr	r2, [r7, #20]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0a:	2b04      	cmp	r3, #4
 8001e0c:	d117      	bne.n	8001e3e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e12:	697a      	ldr	r2, [r7, #20]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d00e      	beq.n	8001e3e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f000 fb0f 	bl	8002444 <DMA_CheckFifoParam>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d008      	beq.n	8001e3e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2240      	movs	r2, #64	@ 0x40
 8001e30:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2201      	movs	r2, #1
 8001e36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e016      	b.n	8001e6c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	697a      	ldr	r2, [r7, #20]
 8001e44:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 fac6 	bl	80023d8 <DMA_CalcBaseAndBitshift>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e54:	223f      	movs	r2, #63	@ 0x3f
 8001e56:	409a      	lsls	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2201      	movs	r2, #1
 8001e66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3718      	adds	r7, #24
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	f010803f 	.word	0xf010803f

08001e78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
 8001e84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e86:	2300      	movs	r3, #0
 8001e88:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d101      	bne.n	8001e9e <HAL_DMA_Start_IT+0x26>
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e040      	b.n	8001f20 <HAL_DMA_Start_IT+0xa8>
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d12f      	bne.n	8001f12 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	68b9      	ldr	r1, [r7, #8]
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	f000 fa58 	bl	800237c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ed0:	223f      	movs	r2, #63	@ 0x3f
 8001ed2:	409a      	lsls	r2, r3
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f042 0216 	orr.w	r2, r2, #22
 8001ee6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d007      	beq.n	8001f00 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f042 0208 	orr.w	r2, r2, #8
 8001efe:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f042 0201 	orr.w	r2, r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	e005      	b.n	8001f1e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001f1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f34:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f36:	f7ff fd7d 	bl	8001a34 <HAL_GetTick>
 8001f3a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b02      	cmp	r3, #2
 8001f46:	d008      	beq.n	8001f5a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2280      	movs	r2, #128	@ 0x80
 8001f4c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e052      	b.n	8002000 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f022 0216 	bic.w	r2, r2, #22
 8001f68:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	695a      	ldr	r2, [r3, #20]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f78:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d103      	bne.n	8001f8a <HAL_DMA_Abort+0x62>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d007      	beq.n	8001f9a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f022 0208 	bic.w	r2, r2, #8
 8001f98:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f022 0201 	bic.w	r2, r2, #1
 8001fa8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001faa:	e013      	b.n	8001fd4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001fac:	f7ff fd42 	bl	8001a34 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b05      	cmp	r3, #5
 8001fb8:	d90c      	bls.n	8001fd4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2220      	movs	r2, #32
 8001fbe:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2203      	movs	r2, #3
 8001fc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e015      	b.n	8002000 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1e4      	bne.n	8001fac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fe6:	223f      	movs	r2, #63	@ 0x3f
 8001fe8:	409a      	lsls	r2, r3
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3710      	adds	r7, #16
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b02      	cmp	r3, #2
 800201a:	d004      	beq.n	8002026 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2280      	movs	r2, #128	@ 0x80
 8002020:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e00c      	b.n	8002040 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2205      	movs	r2, #5
 800202a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f022 0201 	bic.w	r2, r2, #1
 800203c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	370c      	adds	r7, #12
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002054:	2300      	movs	r3, #0
 8002056:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002058:	4b8e      	ldr	r3, [pc, #568]	@ (8002294 <HAL_DMA_IRQHandler+0x248>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a8e      	ldr	r2, [pc, #568]	@ (8002298 <HAL_DMA_IRQHandler+0x24c>)
 800205e:	fba2 2303 	umull	r2, r3, r2, r3
 8002062:	0a9b      	lsrs	r3, r3, #10
 8002064:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002076:	2208      	movs	r2, #8
 8002078:	409a      	lsls	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	4013      	ands	r3, r2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d01a      	beq.n	80020b8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d013      	beq.n	80020b8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0204 	bic.w	r2, r2, #4
 800209e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a4:	2208      	movs	r2, #8
 80020a6:	409a      	lsls	r2, r3
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b0:	f043 0201 	orr.w	r2, r3, #1
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020bc:	2201      	movs	r2, #1
 80020be:	409a      	lsls	r2, r3
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	4013      	ands	r3, r2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d012      	beq.n	80020ee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	695b      	ldr	r3, [r3, #20]
 80020ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00b      	beq.n	80020ee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020da:	2201      	movs	r2, #1
 80020dc:	409a      	lsls	r2, r3
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020e6:	f043 0202 	orr.w	r2, r3, #2
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020f2:	2204      	movs	r2, #4
 80020f4:	409a      	lsls	r2, r3
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	4013      	ands	r3, r2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d012      	beq.n	8002124 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d00b      	beq.n	8002124 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002110:	2204      	movs	r2, #4
 8002112:	409a      	lsls	r2, r3
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800211c:	f043 0204 	orr.w	r2, r3, #4
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002128:	2210      	movs	r2, #16
 800212a:	409a      	lsls	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	4013      	ands	r3, r2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d043      	beq.n	80021bc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0308 	and.w	r3, r3, #8
 800213e:	2b00      	cmp	r3, #0
 8002140:	d03c      	beq.n	80021bc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002146:	2210      	movs	r2, #16
 8002148:	409a      	lsls	r2, r3
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d018      	beq.n	800218e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d108      	bne.n	800217c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	2b00      	cmp	r3, #0
 8002170:	d024      	beq.n	80021bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	4798      	blx	r3
 800217a:	e01f      	b.n	80021bc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002180:	2b00      	cmp	r3, #0
 8002182:	d01b      	beq.n	80021bc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	4798      	blx	r3
 800218c:	e016      	b.n	80021bc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002198:	2b00      	cmp	r3, #0
 800219a:	d107      	bne.n	80021ac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 0208 	bic.w	r2, r2, #8
 80021aa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d003      	beq.n	80021bc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021c0:	2220      	movs	r2, #32
 80021c2:	409a      	lsls	r2, r3
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	4013      	ands	r3, r2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 808f 	beq.w	80022ec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0310 	and.w	r3, r3, #16
 80021d8:	2b00      	cmp	r3, #0
 80021da:	f000 8087 	beq.w	80022ec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e2:	2220      	movs	r2, #32
 80021e4:	409a      	lsls	r2, r3
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b05      	cmp	r3, #5
 80021f4:	d136      	bne.n	8002264 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f022 0216 	bic.w	r2, r2, #22
 8002204:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	695a      	ldr	r2, [r3, #20]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002214:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221a:	2b00      	cmp	r3, #0
 800221c:	d103      	bne.n	8002226 <HAL_DMA_IRQHandler+0x1da>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002222:	2b00      	cmp	r3, #0
 8002224:	d007      	beq.n	8002236 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 0208 	bic.w	r2, r2, #8
 8002234:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800223a:	223f      	movs	r2, #63	@ 0x3f
 800223c:	409a      	lsls	r2, r3
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2201      	movs	r2, #1
 8002246:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002256:	2b00      	cmp	r3, #0
 8002258:	d07e      	beq.n	8002358 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	4798      	blx	r3
        }
        return;
 8002262:	e079      	b.n	8002358 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d01d      	beq.n	80022ae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d10d      	bne.n	800229c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002284:	2b00      	cmp	r3, #0
 8002286:	d031      	beq.n	80022ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	4798      	blx	r3
 8002290:	e02c      	b.n	80022ec <HAL_DMA_IRQHandler+0x2a0>
 8002292:	bf00      	nop
 8002294:	20000004 	.word	0x20000004
 8002298:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d023      	beq.n	80022ec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	4798      	blx	r3
 80022ac:	e01e      	b.n	80022ec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10f      	bne.n	80022dc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f022 0210 	bic.w	r2, r2, #16
 80022ca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d003      	beq.n	80022ec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d032      	beq.n	800235a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f8:	f003 0301 	and.w	r3, r3, #1
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d022      	beq.n	8002346 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2205      	movs	r2, #5
 8002304:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f022 0201 	bic.w	r2, r2, #1
 8002316:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	3301      	adds	r3, #1
 800231c:	60bb      	str	r3, [r7, #8]
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	429a      	cmp	r2, r3
 8002322:	d307      	bcc.n	8002334 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f2      	bne.n	8002318 <HAL_DMA_IRQHandler+0x2cc>
 8002332:	e000      	b.n	8002336 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002334:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800234a:	2b00      	cmp	r3, #0
 800234c:	d005      	beq.n	800235a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	4798      	blx	r3
 8002356:	e000      	b.n	800235a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002358:	bf00      	nop
    }
  }
}
 800235a:	3718      	adds	r7, #24
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}

08002360 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800236e:	b2db      	uxtb	r3, r3
}
 8002370:	4618      	mov	r0, r3
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
 8002388:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002398:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	683a      	ldr	r2, [r7, #0]
 80023a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	2b40      	cmp	r3, #64	@ 0x40
 80023a8:	d108      	bne.n	80023bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	68ba      	ldr	r2, [r7, #8]
 80023b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80023ba:	e007      	b.n	80023cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	60da      	str	r2, [r3, #12]
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr

080023d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	3b10      	subs	r3, #16
 80023e8:	4a14      	ldr	r2, [pc, #80]	@ (800243c <DMA_CalcBaseAndBitshift+0x64>)
 80023ea:	fba2 2303 	umull	r2, r3, r2, r3
 80023ee:	091b      	lsrs	r3, r3, #4
 80023f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80023f2:	4a13      	ldr	r2, [pc, #76]	@ (8002440 <DMA_CalcBaseAndBitshift+0x68>)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	4413      	add	r3, r2
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	461a      	mov	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2b03      	cmp	r3, #3
 8002404:	d909      	bls.n	800241a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800240e:	f023 0303 	bic.w	r3, r3, #3
 8002412:	1d1a      	adds	r2, r3, #4
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	659a      	str	r2, [r3, #88]	@ 0x58
 8002418:	e007      	b.n	800242a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002422:	f023 0303 	bic.w	r3, r3, #3
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800242e:	4618      	mov	r0, r3
 8002430:	3714      	adds	r7, #20
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	aaaaaaab 	.word	0xaaaaaaab
 8002440:	08007720 	.word	0x08007720

08002444 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800244c:	2300      	movs	r3, #0
 800244e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002454:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d11f      	bne.n	800249e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	2b03      	cmp	r3, #3
 8002462:	d856      	bhi.n	8002512 <DMA_CheckFifoParam+0xce>
 8002464:	a201      	add	r2, pc, #4	@ (adr r2, 800246c <DMA_CheckFifoParam+0x28>)
 8002466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800246a:	bf00      	nop
 800246c:	0800247d 	.word	0x0800247d
 8002470:	0800248f 	.word	0x0800248f
 8002474:	0800247d 	.word	0x0800247d
 8002478:	08002513 	.word	0x08002513
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002480:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d046      	beq.n	8002516 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800248c:	e043      	b.n	8002516 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002492:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002496:	d140      	bne.n	800251a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800249c:	e03d      	b.n	800251a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024a6:	d121      	bne.n	80024ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	2b03      	cmp	r3, #3
 80024ac:	d837      	bhi.n	800251e <DMA_CheckFifoParam+0xda>
 80024ae:	a201      	add	r2, pc, #4	@ (adr r2, 80024b4 <DMA_CheckFifoParam+0x70>)
 80024b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024b4:	080024c5 	.word	0x080024c5
 80024b8:	080024cb 	.word	0x080024cb
 80024bc:	080024c5 	.word	0x080024c5
 80024c0:	080024dd 	.word	0x080024dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	73fb      	strb	r3, [r7, #15]
      break;
 80024c8:	e030      	b.n	800252c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d025      	beq.n	8002522 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80024d6:	2301      	movs	r3, #1
 80024d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024da:	e022      	b.n	8002522 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80024e4:	d11f      	bne.n	8002526 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80024ea:	e01c      	b.n	8002526 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d903      	bls.n	80024fa <DMA_CheckFifoParam+0xb6>
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d003      	beq.n	8002500 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80024f8:	e018      	b.n	800252c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	73fb      	strb	r3, [r7, #15]
      break;
 80024fe:	e015      	b.n	800252c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002504:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00e      	beq.n	800252a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	73fb      	strb	r3, [r7, #15]
      break;
 8002510:	e00b      	b.n	800252a <DMA_CheckFifoParam+0xe6>
      break;
 8002512:	bf00      	nop
 8002514:	e00a      	b.n	800252c <DMA_CheckFifoParam+0xe8>
      break;
 8002516:	bf00      	nop
 8002518:	e008      	b.n	800252c <DMA_CheckFifoParam+0xe8>
      break;
 800251a:	bf00      	nop
 800251c:	e006      	b.n	800252c <DMA_CheckFifoParam+0xe8>
      break;
 800251e:	bf00      	nop
 8002520:	e004      	b.n	800252c <DMA_CheckFifoParam+0xe8>
      break;
 8002522:	bf00      	nop
 8002524:	e002      	b.n	800252c <DMA_CheckFifoParam+0xe8>
      break;   
 8002526:	bf00      	nop
 8002528:	e000      	b.n	800252c <DMA_CheckFifoParam+0xe8>
      break;
 800252a:	bf00      	nop
    }
  } 
  
  return status; 
 800252c:	7bfb      	ldrb	r3, [r7, #15]
}
 800252e:	4618      	mov	r0, r3
 8002530:	3714      	adds	r7, #20
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop

0800253c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800253c:	b480      	push	{r7}
 800253e:	b089      	sub	sp, #36	@ 0x24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002546:	2300      	movs	r3, #0
 8002548:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800254a:	2300      	movs	r3, #0
 800254c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800254e:	2300      	movs	r3, #0
 8002550:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002552:	2300      	movs	r3, #0
 8002554:	61fb      	str	r3, [r7, #28]
 8002556:	e159      	b.n	800280c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002558:	2201      	movs	r2, #1
 800255a:	69fb      	ldr	r3, [r7, #28]
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	4013      	ands	r3, r2
 800256a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	429a      	cmp	r2, r3
 8002572:	f040 8148 	bne.w	8002806 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f003 0303 	and.w	r3, r3, #3
 800257e:	2b01      	cmp	r3, #1
 8002580:	d005      	beq.n	800258e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800258a:	2b02      	cmp	r3, #2
 800258c:	d130      	bne.n	80025f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	2203      	movs	r2, #3
 800259a:	fa02 f303 	lsl.w	r3, r2, r3
 800259e:	43db      	mvns	r3, r3
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	4013      	ands	r3, r2
 80025a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	68da      	ldr	r2, [r3, #12]
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	fa02 f303 	lsl.w	r3, r2, r3
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025c4:	2201      	movs	r2, #1
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	4013      	ands	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	091b      	lsrs	r3, r3, #4
 80025da:	f003 0201 	and.w	r2, r3, #1
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	69ba      	ldr	r2, [r7, #24]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	2b03      	cmp	r3, #3
 80025fa:	d017      	beq.n	800262c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	005b      	lsls	r3, r3, #1
 8002606:	2203      	movs	r2, #3
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	4013      	ands	r3, r2
 8002612:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	69fb      	ldr	r3, [r7, #28]
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	69ba      	ldr	r2, [r7, #24]
 8002622:	4313      	orrs	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f003 0303 	and.w	r3, r3, #3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d123      	bne.n	8002680 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	08da      	lsrs	r2, r3, #3
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	3208      	adds	r2, #8
 8002640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002644:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002646:	69fb      	ldr	r3, [r7, #28]
 8002648:	f003 0307 	and.w	r3, r3, #7
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	220f      	movs	r2, #15
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	43db      	mvns	r3, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4013      	ands	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	691a      	ldr	r2, [r3, #16]
 8002660:	69fb      	ldr	r3, [r7, #28]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	4313      	orrs	r3, r2
 8002670:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	08da      	lsrs	r2, r3, #3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	3208      	adds	r2, #8
 800267a:	69b9      	ldr	r1, [r7, #24]
 800267c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	2203      	movs	r2, #3
 800268c:	fa02 f303 	lsl.w	r3, r2, r3
 8002690:	43db      	mvns	r3, r3
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	4013      	ands	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f003 0203 	and.w	r2, r3, #3
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	f000 80a2 	beq.w	8002806 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026c2:	2300      	movs	r3, #0
 80026c4:	60fb      	str	r3, [r7, #12]
 80026c6:	4b57      	ldr	r3, [pc, #348]	@ (8002824 <HAL_GPIO_Init+0x2e8>)
 80026c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ca:	4a56      	ldr	r2, [pc, #344]	@ (8002824 <HAL_GPIO_Init+0x2e8>)
 80026cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026d2:	4b54      	ldr	r3, [pc, #336]	@ (8002824 <HAL_GPIO_Init+0x2e8>)
 80026d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026da:	60fb      	str	r3, [r7, #12]
 80026dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026de:	4a52      	ldr	r2, [pc, #328]	@ (8002828 <HAL_GPIO_Init+0x2ec>)
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	089b      	lsrs	r3, r3, #2
 80026e4:	3302      	adds	r3, #2
 80026e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f003 0303 	and.w	r3, r3, #3
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	220f      	movs	r2, #15
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43db      	mvns	r3, r3
 80026fc:	69ba      	ldr	r2, [r7, #24]
 80026fe:	4013      	ands	r3, r2
 8002700:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a49      	ldr	r2, [pc, #292]	@ (800282c <HAL_GPIO_Init+0x2f0>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d019      	beq.n	800273e <HAL_GPIO_Init+0x202>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a48      	ldr	r2, [pc, #288]	@ (8002830 <HAL_GPIO_Init+0x2f4>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d013      	beq.n	800273a <HAL_GPIO_Init+0x1fe>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a47      	ldr	r2, [pc, #284]	@ (8002834 <HAL_GPIO_Init+0x2f8>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d00d      	beq.n	8002736 <HAL_GPIO_Init+0x1fa>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a46      	ldr	r2, [pc, #280]	@ (8002838 <HAL_GPIO_Init+0x2fc>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d007      	beq.n	8002732 <HAL_GPIO_Init+0x1f6>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a45      	ldr	r2, [pc, #276]	@ (800283c <HAL_GPIO_Init+0x300>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d101      	bne.n	800272e <HAL_GPIO_Init+0x1f2>
 800272a:	2304      	movs	r3, #4
 800272c:	e008      	b.n	8002740 <HAL_GPIO_Init+0x204>
 800272e:	2307      	movs	r3, #7
 8002730:	e006      	b.n	8002740 <HAL_GPIO_Init+0x204>
 8002732:	2303      	movs	r3, #3
 8002734:	e004      	b.n	8002740 <HAL_GPIO_Init+0x204>
 8002736:	2302      	movs	r3, #2
 8002738:	e002      	b.n	8002740 <HAL_GPIO_Init+0x204>
 800273a:	2301      	movs	r3, #1
 800273c:	e000      	b.n	8002740 <HAL_GPIO_Init+0x204>
 800273e:	2300      	movs	r3, #0
 8002740:	69fa      	ldr	r2, [r7, #28]
 8002742:	f002 0203 	and.w	r2, r2, #3
 8002746:	0092      	lsls	r2, r2, #2
 8002748:	4093      	lsls	r3, r2
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	4313      	orrs	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002750:	4935      	ldr	r1, [pc, #212]	@ (8002828 <HAL_GPIO_Init+0x2ec>)
 8002752:	69fb      	ldr	r3, [r7, #28]
 8002754:	089b      	lsrs	r3, r3, #2
 8002756:	3302      	adds	r3, #2
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800275e:	4b38      	ldr	r3, [pc, #224]	@ (8002840 <HAL_GPIO_Init+0x304>)
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	43db      	mvns	r3, r3
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	4013      	ands	r3, r2
 800276c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	4313      	orrs	r3, r2
 8002780:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002782:	4a2f      	ldr	r2, [pc, #188]	@ (8002840 <HAL_GPIO_Init+0x304>)
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002788:	4b2d      	ldr	r3, [pc, #180]	@ (8002840 <HAL_GPIO_Init+0x304>)
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	43db      	mvns	r3, r3
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4013      	ands	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d003      	beq.n	80027ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	4313      	orrs	r3, r2
 80027aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027ac:	4a24      	ldr	r2, [pc, #144]	@ (8002840 <HAL_GPIO_Init+0x304>)
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027b2:	4b23      	ldr	r3, [pc, #140]	@ (8002840 <HAL_GPIO_Init+0x304>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	43db      	mvns	r3, r3
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	4013      	ands	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	4313      	orrs	r3, r2
 80027d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027d6:	4a1a      	ldr	r2, [pc, #104]	@ (8002840 <HAL_GPIO_Init+0x304>)
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027dc:	4b18      	ldr	r3, [pc, #96]	@ (8002840 <HAL_GPIO_Init+0x304>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	43db      	mvns	r3, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4013      	ands	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d003      	beq.n	8002800 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80027f8:	69ba      	ldr	r2, [r7, #24]
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002800:	4a0f      	ldr	r2, [pc, #60]	@ (8002840 <HAL_GPIO_Init+0x304>)
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	3301      	adds	r3, #1
 800280a:	61fb      	str	r3, [r7, #28]
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	2b0f      	cmp	r3, #15
 8002810:	f67f aea2 	bls.w	8002558 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002814:	bf00      	nop
 8002816:	bf00      	nop
 8002818:	3724      	adds	r7, #36	@ 0x24
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	40023800 	.word	0x40023800
 8002828:	40013800 	.word	0x40013800
 800282c:	40020000 	.word	0x40020000
 8002830:	40020400 	.word	0x40020400
 8002834:	40020800 	.word	0x40020800
 8002838:	40020c00 	.word	0x40020c00
 800283c:	40021000 	.word	0x40021000
 8002840:	40013c00 	.word	0x40013c00

08002844 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002844:	b480      	push	{r7}
 8002846:	b087      	sub	sp, #28
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800284e:	2300      	movs	r3, #0
 8002850:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002856:	2300      	movs	r3, #0
 8002858:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800285a:	2300      	movs	r3, #0
 800285c:	617b      	str	r3, [r7, #20]
 800285e:	e0bb      	b.n	80029d8 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002860:	2201      	movs	r2, #1
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	fa02 f303 	lsl.w	r3, r2, r3
 8002868:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800286a:	683a      	ldr	r2, [r7, #0]
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	4013      	ands	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002872:	68fa      	ldr	r2, [r7, #12]
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	429a      	cmp	r2, r3
 8002878:	f040 80ab 	bne.w	80029d2 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800287c:	4a5c      	ldr	r2, [pc, #368]	@ (80029f0 <HAL_GPIO_DeInit+0x1ac>)
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	089b      	lsrs	r3, r3, #2
 8002882:	3302      	adds	r3, #2
 8002884:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002888:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	f003 0303 	and.w	r3, r3, #3
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	220f      	movs	r2, #15
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	4013      	ands	r3, r2
 800289c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a54      	ldr	r2, [pc, #336]	@ (80029f4 <HAL_GPIO_DeInit+0x1b0>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d019      	beq.n	80028da <HAL_GPIO_DeInit+0x96>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a53      	ldr	r2, [pc, #332]	@ (80029f8 <HAL_GPIO_DeInit+0x1b4>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d013      	beq.n	80028d6 <HAL_GPIO_DeInit+0x92>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4a52      	ldr	r2, [pc, #328]	@ (80029fc <HAL_GPIO_DeInit+0x1b8>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d00d      	beq.n	80028d2 <HAL_GPIO_DeInit+0x8e>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a51      	ldr	r2, [pc, #324]	@ (8002a00 <HAL_GPIO_DeInit+0x1bc>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d007      	beq.n	80028ce <HAL_GPIO_DeInit+0x8a>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4a50      	ldr	r2, [pc, #320]	@ (8002a04 <HAL_GPIO_DeInit+0x1c0>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d101      	bne.n	80028ca <HAL_GPIO_DeInit+0x86>
 80028c6:	2304      	movs	r3, #4
 80028c8:	e008      	b.n	80028dc <HAL_GPIO_DeInit+0x98>
 80028ca:	2307      	movs	r3, #7
 80028cc:	e006      	b.n	80028dc <HAL_GPIO_DeInit+0x98>
 80028ce:	2303      	movs	r3, #3
 80028d0:	e004      	b.n	80028dc <HAL_GPIO_DeInit+0x98>
 80028d2:	2302      	movs	r3, #2
 80028d4:	e002      	b.n	80028dc <HAL_GPIO_DeInit+0x98>
 80028d6:	2301      	movs	r3, #1
 80028d8:	e000      	b.n	80028dc <HAL_GPIO_DeInit+0x98>
 80028da:	2300      	movs	r3, #0
 80028dc:	697a      	ldr	r2, [r7, #20]
 80028de:	f002 0203 	and.w	r2, r2, #3
 80028e2:	0092      	lsls	r2, r2, #2
 80028e4:	4093      	lsls	r3, r2
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d132      	bne.n	8002952 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80028ec:	4b46      	ldr	r3, [pc, #280]	@ (8002a08 <HAL_GPIO_DeInit+0x1c4>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	43db      	mvns	r3, r3
 80028f4:	4944      	ldr	r1, [pc, #272]	@ (8002a08 <HAL_GPIO_DeInit+0x1c4>)
 80028f6:	4013      	ands	r3, r2
 80028f8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80028fa:	4b43      	ldr	r3, [pc, #268]	@ (8002a08 <HAL_GPIO_DeInit+0x1c4>)
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	43db      	mvns	r3, r3
 8002902:	4941      	ldr	r1, [pc, #260]	@ (8002a08 <HAL_GPIO_DeInit+0x1c4>)
 8002904:	4013      	ands	r3, r2
 8002906:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002908:	4b3f      	ldr	r3, [pc, #252]	@ (8002a08 <HAL_GPIO_DeInit+0x1c4>)
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	43db      	mvns	r3, r3
 8002910:	493d      	ldr	r1, [pc, #244]	@ (8002a08 <HAL_GPIO_DeInit+0x1c4>)
 8002912:	4013      	ands	r3, r2
 8002914:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002916:	4b3c      	ldr	r3, [pc, #240]	@ (8002a08 <HAL_GPIO_DeInit+0x1c4>)
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	43db      	mvns	r3, r3
 800291e:	493a      	ldr	r1, [pc, #232]	@ (8002a08 <HAL_GPIO_DeInit+0x1c4>)
 8002920:	4013      	ands	r3, r2
 8002922:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	f003 0303 	and.w	r3, r3, #3
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	220f      	movs	r2, #15
 800292e:	fa02 f303 	lsl.w	r3, r2, r3
 8002932:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002934:	4a2e      	ldr	r2, [pc, #184]	@ (80029f0 <HAL_GPIO_DeInit+0x1ac>)
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	089b      	lsrs	r3, r3, #2
 800293a:	3302      	adds	r3, #2
 800293c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	43da      	mvns	r2, r3
 8002944:	482a      	ldr	r0, [pc, #168]	@ (80029f0 <HAL_GPIO_DeInit+0x1ac>)
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	089b      	lsrs	r3, r3, #2
 800294a:	400a      	ands	r2, r1
 800294c:	3302      	adds	r3, #2
 800294e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	2103      	movs	r1, #3
 800295c:	fa01 f303 	lsl.w	r3, r1, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	401a      	ands	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	08da      	lsrs	r2, r3, #3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3208      	adds	r2, #8
 8002970:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	220f      	movs	r2, #15
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	08d2      	lsrs	r2, r2, #3
 8002988:	4019      	ands	r1, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	3208      	adds	r2, #8
 800298e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	005b      	lsls	r3, r3, #1
 800299a:	2103      	movs	r1, #3
 800299c:	fa01 f303 	lsl.w	r3, r1, r3
 80029a0:	43db      	mvns	r3, r3
 80029a2:	401a      	ands	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	2101      	movs	r1, #1
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	fa01 f303 	lsl.w	r3, r1, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	401a      	ands	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	2103      	movs	r1, #3
 80029c6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ca:	43db      	mvns	r3, r3
 80029cc:	401a      	ands	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	3301      	adds	r3, #1
 80029d6:	617b      	str	r3, [r7, #20]
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	2b0f      	cmp	r3, #15
 80029dc:	f67f af40 	bls.w	8002860 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80029e0:	bf00      	nop
 80029e2:	bf00      	nop
 80029e4:	371c      	adds	r7, #28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	40013800 	.word	0x40013800
 80029f4:	40020000 	.word	0x40020000
 80029f8:	40020400 	.word	0x40020400
 80029fc:	40020800 	.word	0x40020800
 8002a00:	40020c00 	.word	0x40020c00
 8002a04:	40021000 	.word	0x40021000
 8002a08:	40013c00 	.word	0x40013c00

08002a0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b083      	sub	sp, #12
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	460b      	mov	r3, r1
 8002a16:	807b      	strh	r3, [r7, #2]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a1c:	787b      	ldrb	r3, [r7, #1]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a22:	887a      	ldrh	r2, [r7, #2]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a28:	e003      	b.n	8002a32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a2a:	887b      	ldrh	r3, [r7, #2]
 8002a2c:	041a      	lsls	r2, r3, #16
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	619a      	str	r2, [r3, #24]
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
	...

08002a40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e12b      	b.n	8002caa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d106      	bne.n	8002a6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2200      	movs	r2, #0
 8002a62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f7fe fdb4 	bl	80015d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2224      	movs	r2, #36	@ 0x24
 8002a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 0201 	bic.w	r2, r2, #1
 8002a82:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a92:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002aa2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002aa4:	f002 ff54 	bl	8005950 <HAL_RCC_GetPCLK1Freq>
 8002aa8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	4a81      	ldr	r2, [pc, #516]	@ (8002cb4 <HAL_I2C_Init+0x274>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d807      	bhi.n	8002ac4 <HAL_I2C_Init+0x84>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4a80      	ldr	r2, [pc, #512]	@ (8002cb8 <HAL_I2C_Init+0x278>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	bf94      	ite	ls
 8002abc:	2301      	movls	r3, #1
 8002abe:	2300      	movhi	r3, #0
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	e006      	b.n	8002ad2 <HAL_I2C_Init+0x92>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	4a7d      	ldr	r2, [pc, #500]	@ (8002cbc <HAL_I2C_Init+0x27c>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	bf94      	ite	ls
 8002acc:	2301      	movls	r3, #1
 8002ace:	2300      	movhi	r3, #0
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e0e7      	b.n	8002caa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	4a78      	ldr	r2, [pc, #480]	@ (8002cc0 <HAL_I2C_Init+0x280>)
 8002ade:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae2:	0c9b      	lsrs	r3, r3, #18
 8002ae4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68ba      	ldr	r2, [r7, #8]
 8002af6:	430a      	orrs	r2, r1
 8002af8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6a1b      	ldr	r3, [r3, #32]
 8002b00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	4a6a      	ldr	r2, [pc, #424]	@ (8002cb4 <HAL_I2C_Init+0x274>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d802      	bhi.n	8002b14 <HAL_I2C_Init+0xd4>
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	3301      	adds	r3, #1
 8002b12:	e009      	b.n	8002b28 <HAL_I2C_Init+0xe8>
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	4a69      	ldr	r2, [pc, #420]	@ (8002cc4 <HAL_I2C_Init+0x284>)
 8002b20:	fba2 2303 	umull	r2, r3, r2, r3
 8002b24:	099b      	lsrs	r3, r3, #6
 8002b26:	3301      	adds	r3, #1
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	6812      	ldr	r2, [r2, #0]
 8002b2c:	430b      	orrs	r3, r1
 8002b2e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	69db      	ldr	r3, [r3, #28]
 8002b36:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b3a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	495c      	ldr	r1, [pc, #368]	@ (8002cb4 <HAL_I2C_Init+0x274>)
 8002b44:	428b      	cmp	r3, r1
 8002b46:	d819      	bhi.n	8002b7c <HAL_I2C_Init+0x13c>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	1e59      	subs	r1, r3, #1
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b56:	1c59      	adds	r1, r3, #1
 8002b58:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b5c:	400b      	ands	r3, r1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d00a      	beq.n	8002b78 <HAL_I2C_Init+0x138>
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	1e59      	subs	r1, r3, #1
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b70:	3301      	adds	r3, #1
 8002b72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b76:	e051      	b.n	8002c1c <HAL_I2C_Init+0x1dc>
 8002b78:	2304      	movs	r3, #4
 8002b7a:	e04f      	b.n	8002c1c <HAL_I2C_Init+0x1dc>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d111      	bne.n	8002ba8 <HAL_I2C_Init+0x168>
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	1e58      	subs	r0, r3, #1
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6859      	ldr	r1, [r3, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	440b      	add	r3, r1
 8002b92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b96:	3301      	adds	r3, #1
 8002b98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	bf0c      	ite	eq
 8002ba0:	2301      	moveq	r3, #1
 8002ba2:	2300      	movne	r3, #0
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	e012      	b.n	8002bce <HAL_I2C_Init+0x18e>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	1e58      	subs	r0, r3, #1
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6859      	ldr	r1, [r3, #4]
 8002bb0:	460b      	mov	r3, r1
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	440b      	add	r3, r1
 8002bb6:	0099      	lsls	r1, r3, #2
 8002bb8:	440b      	add	r3, r1
 8002bba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	bf0c      	ite	eq
 8002bc8:	2301      	moveq	r3, #1
 8002bca:	2300      	movne	r3, #0
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <HAL_I2C_Init+0x196>
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e022      	b.n	8002c1c <HAL_I2C_Init+0x1dc>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d10e      	bne.n	8002bfc <HAL_I2C_Init+0x1bc>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	1e58      	subs	r0, r3, #1
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6859      	ldr	r1, [r3, #4]
 8002be6:	460b      	mov	r3, r1
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	440b      	add	r3, r1
 8002bec:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bfa:	e00f      	b.n	8002c1c <HAL_I2C_Init+0x1dc>
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	1e58      	subs	r0, r3, #1
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6859      	ldr	r1, [r3, #4]
 8002c04:	460b      	mov	r3, r1
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	440b      	add	r3, r1
 8002c0a:	0099      	lsls	r1, r3, #2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c12:	3301      	adds	r3, #1
 8002c14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	6809      	ldr	r1, [r1, #0]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	69da      	ldr	r2, [r3, #28]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a1b      	ldr	r3, [r3, #32]
 8002c36:	431a      	orrs	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c4a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	6911      	ldr	r1, [r2, #16]
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	68d2      	ldr	r2, [r2, #12]
 8002c56:	4311      	orrs	r1, r2
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6812      	ldr	r2, [r2, #0]
 8002c5c:	430b      	orrs	r3, r1
 8002c5e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	695a      	ldr	r2, [r3, #20]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	430a      	orrs	r2, r1
 8002c7a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f042 0201 	orr.w	r2, r2, #1
 8002c8a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2220      	movs	r2, #32
 8002c96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	000186a0 	.word	0x000186a0
 8002cb8:	001e847f 	.word	0x001e847f
 8002cbc:	003d08ff 	.word	0x003d08ff
 8002cc0:	431bde83 	.word	0x431bde83
 8002cc4:	10624dd3 	.word	0x10624dd3

08002cc8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e021      	b.n	8002d1e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2224      	movs	r2, #36	@ 0x24
 8002cde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0201 	bic.w	r2, r2, #1
 8002cf0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7fe fcc6 	bl	8001684 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d38:	2b80      	cmp	r3, #128	@ 0x80
 8002d3a:	d103      	bne.n	8002d44 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2200      	movs	r2, #0
 8002d42:	611a      	str	r2, [r3, #16]
  }
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b08c      	sub	sp, #48	@ 0x30
 8002d54:	af02      	add	r7, sp, #8
 8002d56:	60f8      	str	r0, [r7, #12]
 8002d58:	607a      	str	r2, [r7, #4]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	817b      	strh	r3, [r7, #10]
 8002d60:	4613      	mov	r3, r2
 8002d62:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d64:	f7fe fe66 	bl	8001a34 <HAL_GetTick>
 8002d68:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b20      	cmp	r3, #32
 8002d74:	f040 8217 	bne.w	80031a6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	2319      	movs	r3, #25
 8002d7e:	2201      	movs	r2, #1
 8002d80:	497c      	ldr	r1, [pc, #496]	@ (8002f74 <HAL_I2C_Master_Receive+0x224>)
 8002d82:	68f8      	ldr	r0, [r7, #12]
 8002d84:	f001 ff9c 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d001      	beq.n	8002d92 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e20a      	b.n	80031a8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d101      	bne.n	8002da0 <HAL_I2C_Master_Receive+0x50>
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	e203      	b.n	80031a8 <HAL_I2C_Master_Receive+0x458>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d007      	beq.n	8002dc6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f042 0201 	orr.w	r2, r2, #1
 8002dc4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002dd4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2222      	movs	r2, #34	@ 0x22
 8002dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2210      	movs	r2, #16
 8002de2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	2200      	movs	r2, #0
 8002dea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	893a      	ldrh	r2, [r7, #8]
 8002df6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dfc:	b29a      	uxth	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	4a5c      	ldr	r2, [pc, #368]	@ (8002f78 <HAL_I2C_Master_Receive+0x228>)
 8002e06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e08:	8979      	ldrh	r1, [r7, #10]
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f001 fde0 	bl	80049d4 <I2C_MasterRequestRead>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e1c4      	b.n	80031a8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d113      	bne.n	8002e4e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e26:	2300      	movs	r3, #0
 8002e28:	623b      	str	r3, [r7, #32]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	695b      	ldr	r3, [r3, #20]
 8002e30:	623b      	str	r3, [r7, #32]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	699b      	ldr	r3, [r3, #24]
 8002e38:	623b      	str	r3, [r7, #32]
 8002e3a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	e198      	b.n	8003180 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d11b      	bne.n	8002e8e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e64:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e66:	2300      	movs	r3, #0
 8002e68:	61fb      	str	r3, [r7, #28]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	61fb      	str	r3, [r7, #28]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e8a:	601a      	str	r2, [r3, #0]
 8002e8c:	e178      	b.n	8003180 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d11b      	bne.n	8002ece <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ea4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002eb4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	61bb      	str	r3, [r7, #24]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	695b      	ldr	r3, [r3, #20]
 8002ec0:	61bb      	str	r3, [r7, #24]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	61bb      	str	r3, [r7, #24]
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	e158      	b.n	8003180 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002edc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ede:	2300      	movs	r3, #0
 8002ee0:	617b      	str	r3, [r7, #20]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	695b      	ldr	r3, [r3, #20]
 8002ee8:	617b      	str	r3, [r7, #20]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	617b      	str	r3, [r7, #20]
 8002ef2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002ef4:	e144      	b.n	8003180 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	f200 80f1 	bhi.w	80030e2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d123      	bne.n	8002f50 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f0a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002f0c:	68f8      	ldr	r0, [r7, #12]
 8002f0e:	f002 f823 	bl	8004f58 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e145      	b.n	80031a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	691a      	ldr	r2, [r3, #16]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f26:	b2d2      	uxtb	r2, r2
 8002f28:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2e:	1c5a      	adds	r2, r3, #1
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	3b01      	subs	r3, #1
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002f4e:	e117      	b.n	8003180 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d14e      	bne.n	8002ff6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f5e:	2200      	movs	r2, #0
 8002f60:	4906      	ldr	r1, [pc, #24]	@ (8002f7c <HAL_I2C_Master_Receive+0x22c>)
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f001 feac 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d008      	beq.n	8002f80 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e11a      	b.n	80031a8 <HAL_I2C_Master_Receive+0x458>
 8002f72:	bf00      	nop
 8002f74:	00100002 	.word	0x00100002
 8002f78:	ffff0000 	.word	0xffff0000
 8002f7c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	691a      	ldr	r2, [r3, #16]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f9a:	b2d2      	uxtb	r2, r2
 8002f9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa2:	1c5a      	adds	r2, r3, #1
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fac:	3b01      	subs	r3, #1
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	b29a      	uxth	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	691a      	ldr	r2, [r3, #16]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fcc:	b2d2      	uxtb	r2, r2
 8002fce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd4:	1c5a      	adds	r2, r3, #1
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	b29a      	uxth	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	3b01      	subs	r3, #1
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ff4:	e0c4      	b.n	8003180 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	9300      	str	r3, [sp, #0]
 8002ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	496c      	ldr	r1, [pc, #432]	@ (80031b0 <HAL_I2C_Master_Receive+0x460>)
 8003000:	68f8      	ldr	r0, [r7, #12]
 8003002:	f001 fe5d 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d001      	beq.n	8003010 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e0cb      	b.n	80031a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800301e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	691a      	ldr	r2, [r3, #16]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302a:	b2d2      	uxtb	r2, r2
 800302c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003032:	1c5a      	adds	r2, r3, #1
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800303c:	3b01      	subs	r3, #1
 800303e:	b29a      	uxth	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003048:	b29b      	uxth	r3, r3
 800304a:	3b01      	subs	r3, #1
 800304c:	b29a      	uxth	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003058:	2200      	movs	r2, #0
 800305a:	4955      	ldr	r1, [pc, #340]	@ (80031b0 <HAL_I2C_Master_Receive+0x460>)
 800305c:	68f8      	ldr	r0, [r7, #12]
 800305e:	f001 fe2f 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e09d      	b.n	80031a8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800307a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	691a      	ldr	r2, [r3, #16]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003098:	3b01      	subs	r3, #1
 800309a:	b29a      	uxth	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	3b01      	subs	r3, #1
 80030a8:	b29a      	uxth	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	691a      	ldr	r2, [r3, #16]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030b8:	b2d2      	uxtb	r2, r2
 80030ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ca:	3b01      	subs	r3, #1
 80030cc:	b29a      	uxth	r2, r3
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	3b01      	subs	r3, #1
 80030da:	b29a      	uxth	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030e0:	e04e      	b.n	8003180 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80030e6:	68f8      	ldr	r0, [r7, #12]
 80030e8:	f001 ff36 	bl	8004f58 <I2C_WaitOnRXNEFlagUntilTimeout>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e058      	b.n	80031a8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	691a      	ldr	r2, [r3, #16]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003100:	b2d2      	uxtb	r2, r2
 8003102:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003108:	1c5a      	adds	r2, r3, #1
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003112:	3b01      	subs	r3, #1
 8003114:	b29a      	uxth	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800311e:	b29b      	uxth	r3, r3
 8003120:	3b01      	subs	r3, #1
 8003122:	b29a      	uxth	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	f003 0304 	and.w	r3, r3, #4
 8003132:	2b04      	cmp	r3, #4
 8003134:	d124      	bne.n	8003180 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313a:	2b03      	cmp	r3, #3
 800313c:	d107      	bne.n	800314e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800314c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	691a      	ldr	r2, [r3, #16]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003160:	1c5a      	adds	r2, r3, #1
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800316a:	3b01      	subs	r3, #1
 800316c:	b29a      	uxth	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003176:	b29b      	uxth	r3, r3
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003184:	2b00      	cmp	r3, #0
 8003186:	f47f aeb6 	bne.w	8002ef6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2220      	movs	r2, #32
 800318e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031a2:	2300      	movs	r3, #0
 80031a4:	e000      	b.n	80031a8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80031a6:	2302      	movs	r3, #2
  }
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3728      	adds	r7, #40	@ 0x28
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	00010004 	.word	0x00010004

080031b4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b088      	sub	sp, #32
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80031bc:	2300      	movs	r3, #0
 80031be:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031cc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80031d4:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031dc:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80031de:	7bfb      	ldrb	r3, [r7, #15]
 80031e0:	2b10      	cmp	r3, #16
 80031e2:	d003      	beq.n	80031ec <HAL_I2C_EV_IRQHandler+0x38>
 80031e4:	7bfb      	ldrb	r3, [r7, #15]
 80031e6:	2b40      	cmp	r3, #64	@ 0x40
 80031e8:	f040 80c1 	bne.w	800336e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d10d      	bne.n	8003222 <HAL_I2C_EV_IRQHandler+0x6e>
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800320c:	d003      	beq.n	8003216 <HAL_I2C_EV_IRQHandler+0x62>
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003214:	d101      	bne.n	800321a <HAL_I2C_EV_IRQHandler+0x66>
 8003216:	2301      	movs	r3, #1
 8003218:	e000      	b.n	800321c <HAL_I2C_EV_IRQHandler+0x68>
 800321a:	2300      	movs	r3, #0
 800321c:	2b01      	cmp	r3, #1
 800321e:	f000 8132 	beq.w	8003486 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00c      	beq.n	8003246 <HAL_I2C_EV_IRQHandler+0x92>
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	0a5b      	lsrs	r3, r3, #9
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	d006      	beq.n	8003246 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f001 feea 	bl	8005012 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 fda9 	bl	8003d96 <I2C_Master_SB>
 8003244:	e092      	b.n	800336c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	08db      	lsrs	r3, r3, #3
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d009      	beq.n	8003266 <HAL_I2C_EV_IRQHandler+0xb2>
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	0a5b      	lsrs	r3, r3, #9
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 fe1f 	bl	8003ea2 <I2C_Master_ADD10>
 8003264:	e082      	b.n	800336c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	085b      	lsrs	r3, r3, #1
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d009      	beq.n	8003286 <HAL_I2C_EV_IRQHandler+0xd2>
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	0a5b      	lsrs	r3, r3, #9
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d003      	beq.n	8003286 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 fe39 	bl	8003ef6 <I2C_Master_ADDR>
 8003284:	e072      	b.n	800336c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003286:	69bb      	ldr	r3, [r7, #24]
 8003288:	089b      	lsrs	r3, r3, #2
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d03b      	beq.n	800330a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800329c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032a0:	f000 80f3 	beq.w	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	09db      	lsrs	r3, r3, #7
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00f      	beq.n	80032d0 <HAL_I2C_EV_IRQHandler+0x11c>
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	0a9b      	lsrs	r3, r3, #10
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d009      	beq.n	80032d0 <HAL_I2C_EV_IRQHandler+0x11c>
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	089b      	lsrs	r3, r3, #2
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d103      	bne.n	80032d0 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 fa01 	bl	80036d0 <I2C_MasterTransmit_TXE>
 80032ce:	e04d      	b.n	800336c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	089b      	lsrs	r3, r3, #2
 80032d4:	f003 0301 	and.w	r3, r3, #1
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 80d6 	beq.w	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	0a5b      	lsrs	r3, r3, #9
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 80cf 	beq.w	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80032ec:	7bbb      	ldrb	r3, [r7, #14]
 80032ee:	2b21      	cmp	r3, #33	@ 0x21
 80032f0:	d103      	bne.n	80032fa <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 fa88 	bl	8003808 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032f8:	e0c7      	b.n	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80032fa:	7bfb      	ldrb	r3, [r7, #15]
 80032fc:	2b40      	cmp	r3, #64	@ 0x40
 80032fe:	f040 80c4 	bne.w	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 faf6 	bl	80038f4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003308:	e0bf      	b.n	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003314:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003318:	f000 80b7 	beq.w	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	099b      	lsrs	r3, r3, #6
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00f      	beq.n	8003348 <HAL_I2C_EV_IRQHandler+0x194>
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	0a9b      	lsrs	r3, r3, #10
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b00      	cmp	r3, #0
 8003332:	d009      	beq.n	8003348 <HAL_I2C_EV_IRQHandler+0x194>
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	089b      	lsrs	r3, r3, #2
 8003338:	f003 0301 	and.w	r3, r3, #1
 800333c:	2b00      	cmp	r3, #0
 800333e:	d103      	bne.n	8003348 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	f000 fb6f 	bl	8003a24 <I2C_MasterReceive_RXNE>
 8003346:	e011      	b.n	800336c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	089b      	lsrs	r3, r3, #2
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	2b00      	cmp	r3, #0
 8003352:	f000 809a 	beq.w	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	0a5b      	lsrs	r3, r3, #9
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	f000 8093 	beq.w	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	f000 fc25 	bl	8003bb4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800336a:	e08e      	b.n	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
 800336c:	e08d      	b.n	800348a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003372:	2b00      	cmp	r3, #0
 8003374:	d004      	beq.n	8003380 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	61fb      	str	r3, [r7, #28]
 800337e:	e007      	b.n	8003390 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	085b      	lsrs	r3, r3, #1
 8003394:	f003 0301 	and.w	r3, r3, #1
 8003398:	2b00      	cmp	r3, #0
 800339a:	d012      	beq.n	80033c2 <HAL_I2C_EV_IRQHandler+0x20e>
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	0a5b      	lsrs	r3, r3, #9
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00c      	beq.n	80033c2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699b      	ldr	r3, [r3, #24]
 80033b6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80033b8:	69b9      	ldr	r1, [r7, #24]
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 ffea 	bl	8004394 <I2C_Slave_ADDR>
 80033c0:	e066      	b.n	8003490 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	091b      	lsrs	r3, r3, #4
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d009      	beq.n	80033e2 <HAL_I2C_EV_IRQHandler+0x22e>
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	0a5b      	lsrs	r3, r3, #9
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d003      	beq.n	80033e2 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f001 f824 	bl	8004428 <I2C_Slave_STOPF>
 80033e0:	e056      	b.n	8003490 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80033e2:	7bbb      	ldrb	r3, [r7, #14]
 80033e4:	2b21      	cmp	r3, #33	@ 0x21
 80033e6:	d002      	beq.n	80033ee <HAL_I2C_EV_IRQHandler+0x23a>
 80033e8:	7bbb      	ldrb	r3, [r7, #14]
 80033ea:	2b29      	cmp	r3, #41	@ 0x29
 80033ec:	d125      	bne.n	800343a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	09db      	lsrs	r3, r3, #7
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d00f      	beq.n	800341a <HAL_I2C_EV_IRQHandler+0x266>
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	0a9b      	lsrs	r3, r3, #10
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b00      	cmp	r3, #0
 8003404:	d009      	beq.n	800341a <HAL_I2C_EV_IRQHandler+0x266>
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	089b      	lsrs	r3, r3, #2
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d103      	bne.n	800341a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	f000 ff00 	bl	8004218 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003418:	e039      	b.n	800348e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	089b      	lsrs	r3, r3, #2
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d033      	beq.n	800348e <HAL_I2C_EV_IRQHandler+0x2da>
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	0a5b      	lsrs	r3, r3, #9
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b00      	cmp	r3, #0
 8003430:	d02d      	beq.n	800348e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 ff2d 	bl	8004292 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003438:	e029      	b.n	800348e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	099b      	lsrs	r3, r3, #6
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00f      	beq.n	8003466 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	0a9b      	lsrs	r3, r3, #10
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d009      	beq.n	8003466 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	089b      	lsrs	r3, r3, #2
 8003456:	f003 0301 	and.w	r3, r3, #1
 800345a:	2b00      	cmp	r3, #0
 800345c:	d103      	bne.n	8003466 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 ff38 	bl	80042d4 <I2C_SlaveReceive_RXNE>
 8003464:	e014      	b.n	8003490 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003466:	69fb      	ldr	r3, [r7, #28]
 8003468:	089b      	lsrs	r3, r3, #2
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00e      	beq.n	8003490 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	0a5b      	lsrs	r3, r3, #9
 8003476:	f003 0301 	and.w	r3, r3, #1
 800347a:	2b00      	cmp	r3, #0
 800347c:	d008      	beq.n	8003490 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 ff66 	bl	8004350 <I2C_SlaveReceive_BTF>
 8003484:	e004      	b.n	8003490 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003486:	bf00      	nop
 8003488:	e002      	b.n	8003490 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800348a:	bf00      	nop
 800348c:	e000      	b.n	8003490 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800348e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003490:	3720      	adds	r7, #32
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b08a      	sub	sp, #40	@ 0x28
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	695b      	ldr	r3, [r3, #20]
 80034a4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80034ae:	2300      	movs	r3, #0
 80034b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80034b8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034ba:	6a3b      	ldr	r3, [r7, #32]
 80034bc:	0a1b      	lsrs	r3, r3, #8
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00e      	beq.n	80034e4 <HAL_I2C_ER_IRQHandler+0x4e>
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	0a1b      	lsrs	r3, r3, #8
 80034ca:	f003 0301 	and.w	r3, r3, #1
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d008      	beq.n	80034e4 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80034d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80034e2:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80034e4:	6a3b      	ldr	r3, [r7, #32]
 80034e6:	0a5b      	lsrs	r3, r3, #9
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00e      	beq.n	800350e <HAL_I2C_ER_IRQHandler+0x78>
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	0a1b      	lsrs	r3, r3, #8
 80034f4:	f003 0301 	and.w	r3, r3, #1
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d008      	beq.n	800350e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80034fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034fe:	f043 0302 	orr.w	r3, r3, #2
 8003502:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800350c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800350e:	6a3b      	ldr	r3, [r7, #32]
 8003510:	0a9b      	lsrs	r3, r3, #10
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b00      	cmp	r3, #0
 8003518:	d03f      	beq.n	800359a <HAL_I2C_ER_IRQHandler+0x104>
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	0a1b      	lsrs	r3, r3, #8
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d039      	beq.n	800359a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003526:	7efb      	ldrb	r3, [r7, #27]
 8003528:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800352e:	b29b      	uxth	r3, r3
 8003530:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003538:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003540:	7ebb      	ldrb	r3, [r7, #26]
 8003542:	2b20      	cmp	r3, #32
 8003544:	d112      	bne.n	800356c <HAL_I2C_ER_IRQHandler+0xd6>
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10f      	bne.n	800356c <HAL_I2C_ER_IRQHandler+0xd6>
 800354c:	7cfb      	ldrb	r3, [r7, #19]
 800354e:	2b21      	cmp	r3, #33	@ 0x21
 8003550:	d008      	beq.n	8003564 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003552:	7cfb      	ldrb	r3, [r7, #19]
 8003554:	2b29      	cmp	r3, #41	@ 0x29
 8003556:	d005      	beq.n	8003564 <HAL_I2C_ER_IRQHandler+0xce>
 8003558:	7cfb      	ldrb	r3, [r7, #19]
 800355a:	2b28      	cmp	r3, #40	@ 0x28
 800355c:	d106      	bne.n	800356c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2b21      	cmp	r3, #33	@ 0x21
 8003562:	d103      	bne.n	800356c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f001 f88f 	bl	8004688 <I2C_Slave_AF>
 800356a:	e016      	b.n	800359a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003574:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003578:	f043 0304 	orr.w	r3, r3, #4
 800357c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800357e:	7efb      	ldrb	r3, [r7, #27]
 8003580:	2b10      	cmp	r3, #16
 8003582:	d002      	beq.n	800358a <HAL_I2C_ER_IRQHandler+0xf4>
 8003584:	7efb      	ldrb	r3, [r7, #27]
 8003586:	2b40      	cmp	r3, #64	@ 0x40
 8003588:	d107      	bne.n	800359a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003598:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800359a:	6a3b      	ldr	r3, [r7, #32]
 800359c:	0adb      	lsrs	r3, r3, #11
 800359e:	f003 0301 	and.w	r3, r3, #1
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00e      	beq.n	80035c4 <HAL_I2C_ER_IRQHandler+0x12e>
 80035a6:	69fb      	ldr	r3, [r7, #28]
 80035a8:	0a1b      	lsrs	r3, r3, #8
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d008      	beq.n	80035c4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80035b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035b4:	f043 0308 	orr.w	r3, r3, #8
 80035b8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80035c2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80035c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d008      	beq.n	80035dc <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d0:	431a      	orrs	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f001 f8ca 	bl	8004770 <I2C_ITError>
  }
}
 80035dc:	bf00      	nop
 80035de:	3728      	adds	r7, #40	@ 0x28
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80035ec:	bf00      	nop
 80035ee:	370c      	adds	r7, #12
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003600:	bf00      	nop
 8003602:	370c      	adds	r7, #12
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003628:	bf00      	nop
 800362a:	370c      	adds	r7, #12
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003634:	b480      	push	{r7}
 8003636:	b083      	sub	sp, #12
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	460b      	mov	r3, r1
 800363e:	70fb      	strb	r3, [r7, #3]
 8003640:	4613      	mov	r3, r2
 8003642:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b083      	sub	sp, #12
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036c2:	b2db      	uxtb	r3, r3
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036de:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036e6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ec:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d150      	bne.n	8003798 <I2C_MasterTransmit_TXE+0xc8>
 80036f6:	7bfb      	ldrb	r3, [r7, #15]
 80036f8:	2b21      	cmp	r3, #33	@ 0x21
 80036fa:	d14d      	bne.n	8003798 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	2b08      	cmp	r3, #8
 8003700:	d01d      	beq.n	800373e <I2C_MasterTransmit_TXE+0x6e>
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	2b20      	cmp	r3, #32
 8003706:	d01a      	beq.n	800373e <I2C_MasterTransmit_TXE+0x6e>
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800370e:	d016      	beq.n	800373e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	685a      	ldr	r2, [r3, #4]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800371e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2211      	movs	r2, #17
 8003724:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2220      	movs	r2, #32
 8003732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7ff ff54 	bl	80035e4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800373c:	e060      	b.n	8003800 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800374c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800375c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2220      	movs	r2, #32
 8003768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b40      	cmp	r3, #64	@ 0x40
 8003776:	d107      	bne.n	8003788 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2200      	movs	r2, #0
 800377c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003780:	6878      	ldr	r0, [r7, #4]
 8003782:	f7ff ff6f 	bl	8003664 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003786:	e03b      	b.n	8003800 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f7ff ff27 	bl	80035e4 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003796:	e033      	b.n	8003800 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003798:	7bfb      	ldrb	r3, [r7, #15]
 800379a:	2b21      	cmp	r3, #33	@ 0x21
 800379c:	d005      	beq.n	80037aa <I2C_MasterTransmit_TXE+0xda>
 800379e:	7bbb      	ldrb	r3, [r7, #14]
 80037a0:	2b40      	cmp	r3, #64	@ 0x40
 80037a2:	d12d      	bne.n	8003800 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80037a4:	7bfb      	ldrb	r3, [r7, #15]
 80037a6:	2b22      	cmp	r3, #34	@ 0x22
 80037a8:	d12a      	bne.n	8003800 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d108      	bne.n	80037c6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037c2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80037c4:	e01c      	b.n	8003800 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b40      	cmp	r3, #64	@ 0x40
 80037d0:	d103      	bne.n	80037da <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f88e 	bl	80038f4 <I2C_MemoryTransmit_TXE_BTF>
}
 80037d8:	e012      	b.n	8003800 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037de:	781a      	ldrb	r2, [r3, #0]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ea:	1c5a      	adds	r2, r3, #1
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80037fe:	e7ff      	b.n	8003800 <I2C_MasterTransmit_TXE+0x130>
 8003800:	bf00      	nop
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003814:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b21      	cmp	r3, #33	@ 0x21
 8003820:	d164      	bne.n	80038ec <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003826:	b29b      	uxth	r3, r3
 8003828:	2b00      	cmp	r3, #0
 800382a:	d012      	beq.n	8003852 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003830:	781a      	ldrb	r2, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003846:	b29b      	uxth	r3, r3
 8003848:	3b01      	subs	r3, #1
 800384a:	b29a      	uxth	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003850:	e04c      	b.n	80038ec <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2b08      	cmp	r3, #8
 8003856:	d01d      	beq.n	8003894 <I2C_MasterTransmit_BTF+0x8c>
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2b20      	cmp	r3, #32
 800385c:	d01a      	beq.n	8003894 <I2C_MasterTransmit_BTF+0x8c>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003864:	d016      	beq.n	8003894 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003874:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2211      	movs	r2, #17
 800387a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2220      	movs	r2, #32
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f7ff fea9 	bl	80035e4 <HAL_I2C_MasterTxCpltCallback>
}
 8003892:	e02b      	b.n	80038ec <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	685a      	ldr	r2, [r3, #4]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80038a2:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038b2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2220      	movs	r2, #32
 80038be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80038c8:	b2db      	uxtb	r3, r3
 80038ca:	2b40      	cmp	r3, #64	@ 0x40
 80038cc:	d107      	bne.n	80038de <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7ff fec4 	bl	8003664 <HAL_I2C_MemTxCpltCallback>
}
 80038dc:	e006      	b.n	80038ec <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7ff fe7c 	bl	80035e4 <HAL_I2C_MasterTxCpltCallback>
}
 80038ec:	bf00      	nop
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003902:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003908:	2b00      	cmp	r3, #0
 800390a:	d11d      	bne.n	8003948 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003910:	2b01      	cmp	r3, #1
 8003912:	d10b      	bne.n	800392c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003918:	b2da      	uxtb	r2, r3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003924:	1c9a      	adds	r2, r3, #2
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800392a:	e077      	b.n	8003a1c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003930:	b29b      	uxth	r3, r3
 8003932:	121b      	asrs	r3, r3, #8
 8003934:	b2da      	uxtb	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003940:	1c5a      	adds	r2, r3, #1
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003946:	e069      	b.n	8003a1c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800394c:	2b01      	cmp	r3, #1
 800394e:	d10b      	bne.n	8003968 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003954:	b2da      	uxtb	r2, r3
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003960:	1c5a      	adds	r2, r3, #1
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003966:	e059      	b.n	8003a1c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800396c:	2b02      	cmp	r3, #2
 800396e:	d152      	bne.n	8003a16 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003970:	7bfb      	ldrb	r3, [r7, #15]
 8003972:	2b22      	cmp	r3, #34	@ 0x22
 8003974:	d10d      	bne.n	8003992 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003984:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800398a:	1c5a      	adds	r2, r3, #1
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003990:	e044      	b.n	8003a1c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003996:	b29b      	uxth	r3, r3
 8003998:	2b00      	cmp	r3, #0
 800399a:	d015      	beq.n	80039c8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800399c:	7bfb      	ldrb	r3, [r7, #15]
 800399e:	2b21      	cmp	r3, #33	@ 0x21
 80039a0:	d112      	bne.n	80039c8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a6:	781a      	ldrb	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b2:	1c5a      	adds	r2, r3, #1
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039bc:	b29b      	uxth	r3, r3
 80039be:	3b01      	subs	r3, #1
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80039c6:	e029      	b.n	8003a1c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d124      	bne.n	8003a1c <I2C_MemoryTransmit_TXE_BTF+0x128>
 80039d2:	7bfb      	ldrb	r3, [r7, #15]
 80039d4:	2b21      	cmp	r3, #33	@ 0x21
 80039d6:	d121      	bne.n	8003a1c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80039e6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039f6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2220      	movs	r2, #32
 8003a02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f7ff fe28 	bl	8003664 <HAL_I2C_MemTxCpltCallback>
}
 8003a14:	e002      	b.n	8003a1c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7ff f985 	bl	8002d26 <I2C_Flush_DR>
}
 8003a1c:	bf00      	nop
 8003a1e:	3710      	adds	r7, #16
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	2b22      	cmp	r3, #34	@ 0x22
 8003a36:	f040 80b9 	bne.w	8003bac <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a3e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	2b03      	cmp	r3, #3
 8003a4c:	d921      	bls.n	8003a92 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	691a      	ldr	r2, [r3, #16]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	b2d2      	uxtb	r2, r2
 8003a5a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a60:	1c5a      	adds	r2, r3, #1
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	2b03      	cmp	r3, #3
 8003a7c:	f040 8096 	bne.w	8003bac <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	685a      	ldr	r2, [r3, #4]
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a8e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003a90:	e08c      	b.n	8003bac <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d07f      	beq.n	8003b9a <I2C_MasterReceive_RXNE+0x176>
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d002      	beq.n	8003aa6 <I2C_MasterReceive_RXNE+0x82>
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d179      	bne.n	8003b9a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f001 fa24 	bl	8004ef4 <I2C_WaitOnSTOPRequestThroughIT>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d14c      	bne.n	8003b4c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ac0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ad0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	691a      	ldr	r2, [r3, #16]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003adc:	b2d2      	uxtb	r2, r2
 8003ade:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae4:	1c5a      	adds	r2, r3, #1
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	3b01      	subs	r3, #1
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2220      	movs	r2, #32
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	2b40      	cmp	r3, #64	@ 0x40
 8003b0a:	d10a      	bne.n	8003b22 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f7ff fdac 	bl	8003678 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b20:	e044      	b.n	8003bac <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2b08      	cmp	r3, #8
 8003b2e:	d002      	beq.n	8003b36 <I2C_MasterReceive_RXNE+0x112>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	2b20      	cmp	r3, #32
 8003b34:	d103      	bne.n	8003b3e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	631a      	str	r2, [r3, #48]	@ 0x30
 8003b3c:	e002      	b.n	8003b44 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2212      	movs	r2, #18
 8003b42:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f7ff fd57 	bl	80035f8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b4a:	e02f      	b.n	8003bac <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	685a      	ldr	r2, [r3, #4]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003b5a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	691a      	ldr	r2, [r3, #16]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b66:	b2d2      	uxtb	r2, r2
 8003b68:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b6e:	1c5a      	adds	r2, r3, #1
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	b29a      	uxth	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2220      	movs	r2, #32
 8003b86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f7ff fd7a 	bl	800368c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003b98:	e008      	b.n	8003bac <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ba8:	605a      	str	r2, [r3, #4]
}
 8003baa:	e7ff      	b.n	8003bac <I2C_MasterReceive_RXNE+0x188>
 8003bac:	bf00      	nop
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	2b04      	cmp	r3, #4
 8003bca:	d11b      	bne.n	8003c04 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685a      	ldr	r2, [r3, #4]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bda:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	691a      	ldr	r2, [r3, #16]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be6:	b2d2      	uxtb	r2, r2
 8003be8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8003c02:	e0c4      	b.n	8003d8e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	2b03      	cmp	r3, #3
 8003c0c:	d129      	bne.n	8003c62 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c1c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2b04      	cmp	r3, #4
 8003c22:	d00a      	beq.n	8003c3a <I2C_MasterReceive_BTF+0x86>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d007      	beq.n	8003c3a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c38:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	691a      	ldr	r2, [r3, #16]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c44:	b2d2      	uxtb	r2, r2
 8003c46:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c4c:	1c5a      	adds	r2, r3, #1
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c56:	b29b      	uxth	r3, r3
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003c60:	e095      	b.n	8003d8e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	2b02      	cmp	r3, #2
 8003c6a:	d17d      	bne.n	8003d68 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d002      	beq.n	8003c78 <I2C_MasterReceive_BTF+0xc4>
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2b10      	cmp	r3, #16
 8003c76:	d108      	bne.n	8003c8a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	e016      	b.n	8003cb8 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2b04      	cmp	r3, #4
 8003c8e:	d002      	beq.n	8003c96 <I2C_MasterReceive_BTF+0xe2>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d108      	bne.n	8003ca8 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	e007      	b.n	8003cb8 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cb6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	691a      	ldr	r2, [r3, #16]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc2:	b2d2      	uxtb	r2, r2
 8003cc4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cca:	1c5a      	adds	r2, r3, #1
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	b29a      	uxth	r2, r3
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	691a      	ldr	r2, [r3, #16]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce8:	b2d2      	uxtb	r2, r2
 8003cea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf0:	1c5a      	adds	r2, r3, #1
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685a      	ldr	r2, [r3, #4]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003d12:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2220      	movs	r2, #32
 8003d18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d22:	b2db      	uxtb	r3, r3
 8003d24:	2b40      	cmp	r3, #64	@ 0x40
 8003d26:	d10a      	bne.n	8003d3e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f7ff fc9e 	bl	8003678 <HAL_I2C_MemRxCpltCallback>
}
 8003d3c:	e027      	b.n	8003d8e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2b08      	cmp	r3, #8
 8003d4a:	d002      	beq.n	8003d52 <I2C_MasterReceive_BTF+0x19e>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2b20      	cmp	r3, #32
 8003d50:	d103      	bne.n	8003d5a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d58:	e002      	b.n	8003d60 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2212      	movs	r2, #18
 8003d5e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f7ff fc49 	bl	80035f8 <HAL_I2C_MasterRxCpltCallback>
}
 8003d66:	e012      	b.n	8003d8e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	691a      	ldr	r2, [r3, #16]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d72:	b2d2      	uxtb	r2, r2
 8003d74:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7a:	1c5a      	adds	r2, r3, #1
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	3b01      	subs	r3, #1
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003d8e:	bf00      	nop
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003d96:	b480      	push	{r7}
 8003d98:	b083      	sub	sp, #12
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	2b40      	cmp	r3, #64	@ 0x40
 8003da8:	d117      	bne.n	8003dda <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d109      	bne.n	8003dc6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	461a      	mov	r2, r3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003dc2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003dc4:	e067      	b.n	8003e96 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	f043 0301 	orr.w	r3, r3, #1
 8003dd0:	b2da      	uxtb	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	611a      	str	r2, [r3, #16]
}
 8003dd8:	e05d      	b.n	8003e96 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003de2:	d133      	bne.n	8003e4c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	2b21      	cmp	r3, #33	@ 0x21
 8003dee:	d109      	bne.n	8003e04 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	461a      	mov	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e00:	611a      	str	r2, [r3, #16]
 8003e02:	e008      	b.n	8003e16 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	f043 0301 	orr.w	r3, r3, #1
 8003e0e:	b2da      	uxtb	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d004      	beq.n	8003e28 <I2C_Master_SB+0x92>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d108      	bne.n	8003e3a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d032      	beq.n	8003e96 <I2C_Master_SB+0x100>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d02d      	beq.n	8003e96 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	685a      	ldr	r2, [r3, #4]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e48:	605a      	str	r2, [r3, #4]
}
 8003e4a:	e024      	b.n	8003e96 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10e      	bne.n	8003e72 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e58:	b29b      	uxth	r3, r3
 8003e5a:	11db      	asrs	r3, r3, #7
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	f003 0306 	and.w	r3, r3, #6
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	f063 030f 	orn	r3, r3, #15
 8003e68:	b2da      	uxtb	r2, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	611a      	str	r2, [r3, #16]
}
 8003e70:	e011      	b.n	8003e96 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d10d      	bne.n	8003e96 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	11db      	asrs	r3, r3, #7
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	f003 0306 	and.w	r3, r3, #6
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	f063 030e 	orn	r3, r3, #14
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	611a      	str	r2, [r3, #16]
}
 8003e96:	bf00      	nop
 8003e98:	370c      	adds	r7, #12
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr

08003ea2 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	b083      	sub	sp, #12
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eae:	b2da      	uxtb	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d004      	beq.n	8003ec8 <I2C_Master_ADD10+0x26>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d108      	bne.n	8003eda <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d00c      	beq.n	8003eea <I2C_Master_ADD10+0x48>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d007      	beq.n	8003eea <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	685a      	ldr	r2, [r3, #4]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ee8:	605a      	str	r2, [r3, #4]
  }
}
 8003eea:	bf00      	nop
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr

08003ef6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b091      	sub	sp, #68	@ 0x44
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003f04:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f12:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	2b22      	cmp	r3, #34	@ 0x22
 8003f1e:	f040 8169 	bne.w	80041f4 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10f      	bne.n	8003f4a <I2C_Master_ADDR+0x54>
 8003f2a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003f2e:	2b40      	cmp	r3, #64	@ 0x40
 8003f30:	d10b      	bne.n	8003f4a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f32:	2300      	movs	r3, #0
 8003f34:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f48:	e160      	b.n	800420c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d11d      	bne.n	8003f8e <I2C_Master_ADDR+0x98>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003f5a:	d118      	bne.n	8003f8e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f80:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f86:	1c5a      	adds	r2, r3, #1
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	651a      	str	r2, [r3, #80]	@ 0x50
 8003f8c:	e13e      	b.n	800420c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d113      	bne.n	8003fc0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f98:	2300      	movs	r3, #0
 8003f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	695b      	ldr	r3, [r3, #20]
 8003fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fbc:	601a      	str	r2, [r3, #0]
 8003fbe:	e115      	b.n	80041ec <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	f040 808a 	bne.w	80040e0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fce:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003fd2:	d137      	bne.n	8004044 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fe2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ff2:	d113      	bne.n	800401c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004002:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004004:	2300      	movs	r3, #0
 8004006:	627b      	str	r3, [r7, #36]	@ 0x24
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	695b      	ldr	r3, [r3, #20]
 800400e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	627b      	str	r3, [r7, #36]	@ 0x24
 8004018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401a:	e0e7      	b.n	80041ec <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800401c:	2300      	movs	r3, #0
 800401e:	623b      	str	r3, [r7, #32]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	695b      	ldr	r3, [r3, #20]
 8004026:	623b      	str	r3, [r7, #32]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	623b      	str	r3, [r7, #32]
 8004030:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004040:	601a      	str	r2, [r3, #0]
 8004042:	e0d3      	b.n	80041ec <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004046:	2b08      	cmp	r3, #8
 8004048:	d02e      	beq.n	80040a8 <I2C_Master_ADDR+0x1b2>
 800404a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800404c:	2b20      	cmp	r3, #32
 800404e:	d02b      	beq.n	80040a8 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004050:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004052:	2b12      	cmp	r3, #18
 8004054:	d102      	bne.n	800405c <I2C_Master_ADDR+0x166>
 8004056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004058:	2b01      	cmp	r3, #1
 800405a:	d125      	bne.n	80040a8 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800405c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800405e:	2b04      	cmp	r3, #4
 8004060:	d00e      	beq.n	8004080 <I2C_Master_ADDR+0x18a>
 8004062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004064:	2b02      	cmp	r3, #2
 8004066:	d00b      	beq.n	8004080 <I2C_Master_ADDR+0x18a>
 8004068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800406a:	2b10      	cmp	r3, #16
 800406c:	d008      	beq.n	8004080 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	e007      	b.n	8004090 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800408e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004090:	2300      	movs	r3, #0
 8004092:	61fb      	str	r3, [r7, #28]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	61fb      	str	r3, [r7, #28]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	61fb      	str	r3, [r7, #28]
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	e0a1      	b.n	80041ec <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040b6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040b8:	2300      	movs	r3, #0
 80040ba:	61bb      	str	r3, [r7, #24]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	61bb      	str	r3, [r7, #24]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	61bb      	str	r3, [r7, #24]
 80040cc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040dc:	601a      	str	r2, [r3, #0]
 80040de:	e085      	b.n	80041ec <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d14d      	bne.n	8004186 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80040ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ec:	2b04      	cmp	r3, #4
 80040ee:	d016      	beq.n	800411e <I2C_Master_ADDR+0x228>
 80040f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040f2:	2b02      	cmp	r3, #2
 80040f4:	d013      	beq.n	800411e <I2C_Master_ADDR+0x228>
 80040f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040f8:	2b10      	cmp	r3, #16
 80040fa:	d010      	beq.n	800411e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800410a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	e007      	b.n	800412e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800412c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004138:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800413c:	d117      	bne.n	800416e <I2C_Master_ADDR+0x278>
 800413e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004140:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004144:	d00b      	beq.n	800415e <I2C_Master_ADDR+0x268>
 8004146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004148:	2b01      	cmp	r3, #1
 800414a:	d008      	beq.n	800415e <I2C_Master_ADDR+0x268>
 800414c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800414e:	2b08      	cmp	r3, #8
 8004150:	d005      	beq.n	800415e <I2C_Master_ADDR+0x268>
 8004152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004154:	2b10      	cmp	r3, #16
 8004156:	d002      	beq.n	800415e <I2C_Master_ADDR+0x268>
 8004158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800415a:	2b20      	cmp	r3, #32
 800415c:	d107      	bne.n	800416e <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	685a      	ldr	r2, [r3, #4]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800416c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800416e:	2300      	movs	r3, #0
 8004170:	617b      	str	r3, [r7, #20]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	695b      	ldr	r3, [r3, #20]
 8004178:	617b      	str	r3, [r7, #20]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	617b      	str	r3, [r7, #20]
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	e032      	b.n	80041ec <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004194:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041a4:	d117      	bne.n	80041d6 <I2C_Master_ADDR+0x2e0>
 80041a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80041ac:	d00b      	beq.n	80041c6 <I2C_Master_ADDR+0x2d0>
 80041ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d008      	beq.n	80041c6 <I2C_Master_ADDR+0x2d0>
 80041b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b6:	2b08      	cmp	r3, #8
 80041b8:	d005      	beq.n	80041c6 <I2C_Master_ADDR+0x2d0>
 80041ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041bc:	2b10      	cmp	r3, #16
 80041be:	d002      	beq.n	80041c6 <I2C_Master_ADDR+0x2d0>
 80041c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c2:	2b20      	cmp	r3, #32
 80041c4:	d107      	bne.n	80041d6 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	685a      	ldr	r2, [r3, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80041d4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041d6:	2300      	movs	r3, #0
 80041d8:	613b      	str	r3, [r7, #16]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	613b      	str	r3, [r7, #16]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	613b      	str	r3, [r7, #16]
 80041ea:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80041f2:	e00b      	b.n	800420c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	695b      	ldr	r3, [r3, #20]
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	68fb      	ldr	r3, [r7, #12]
}
 800420a:	e7ff      	b.n	800420c <I2C_Master_ADDR+0x316>
 800420c:	bf00      	nop
 800420e:	3744      	adds	r7, #68	@ 0x44
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004226:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422c:	b29b      	uxth	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d02b      	beq.n	800428a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004236:	781a      	ldrb	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004242:	1c5a      	adds	r2, r3, #1
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800424c:	b29b      	uxth	r3, r3
 800424e:	3b01      	subs	r3, #1
 8004250:	b29a      	uxth	r2, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800425a:	b29b      	uxth	r3, r3
 800425c:	2b00      	cmp	r3, #0
 800425e:	d114      	bne.n	800428a <I2C_SlaveTransmit_TXE+0x72>
 8004260:	7bfb      	ldrb	r3, [r7, #15]
 8004262:	2b29      	cmp	r3, #41	@ 0x29
 8004264:	d111      	bne.n	800428a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004274:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2221      	movs	r2, #33	@ 0x21
 800427a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2228      	movs	r2, #40	@ 0x28
 8004280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f7ff f9c1 	bl	800360c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800428a:	bf00      	nop
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004292:	b480      	push	{r7}
 8004294:	b083      	sub	sp, #12
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800429e:	b29b      	uxth	r3, r3
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d011      	beq.n	80042c8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a8:	781a      	ldrb	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	1c5a      	adds	r2, r3, #1
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042be:	b29b      	uxth	r3, r3
 80042c0:	3b01      	subs	r3, #1
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80042c8:	bf00      	nop
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042e2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d02c      	beq.n	8004348 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	b2d2      	uxtb	r2, r2
 80042fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004300:	1c5a      	adds	r2, r3, #1
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800430a:	b29b      	uxth	r3, r3
 800430c:	3b01      	subs	r3, #1
 800430e:	b29a      	uxth	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004318:	b29b      	uxth	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d114      	bne.n	8004348 <I2C_SlaveReceive_RXNE+0x74>
 800431e:	7bfb      	ldrb	r3, [r7, #15]
 8004320:	2b2a      	cmp	r3, #42	@ 0x2a
 8004322:	d111      	bne.n	8004348 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685a      	ldr	r2, [r3, #4]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004332:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2222      	movs	r2, #34	@ 0x22
 8004338:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2228      	movs	r2, #40	@ 0x28
 800433e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f7ff f96c 	bl	8003620 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004348:	bf00      	nop
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004350:	b480      	push	{r7}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800435c:	b29b      	uxth	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d012      	beq.n	8004388 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	691a      	ldr	r2, [r3, #16]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436c:	b2d2      	uxtb	r2, r2
 800436e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004374:	1c5a      	adds	r2, r3, #1
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800437e:	b29b      	uxth	r3, r3
 8004380:	3b01      	subs	r3, #1
 8004382:	b29a      	uxth	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004388:	bf00      	nop
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr

08004394 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800439e:	2300      	movs	r3, #0
 80043a0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80043ae:	2b28      	cmp	r3, #40	@ 0x28
 80043b0:	d127      	bne.n	8004402 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043c0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	089b      	lsrs	r3, r3, #2
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d101      	bne.n	80043d2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80043ce:	2301      	movs	r3, #1
 80043d0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	09db      	lsrs	r3, r3, #7
 80043d6:	f003 0301 	and.w	r3, r3, #1
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d103      	bne.n	80043e6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	81bb      	strh	r3, [r7, #12]
 80043e4:	e002      	b.n	80043ec <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	699b      	ldr	r3, [r3, #24]
 80043ea:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80043f4:	89ba      	ldrh	r2, [r7, #12]
 80043f6:	7bfb      	ldrb	r3, [r7, #15]
 80043f8:	4619      	mov	r1, r3
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f7ff f91a 	bl	8003634 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004400:	e00e      	b.n	8004420 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004402:	2300      	movs	r3, #0
 8004404:	60bb      	str	r3, [r7, #8]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	695b      	ldr	r3, [r3, #20]
 800440c:	60bb      	str	r3, [r7, #8]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	60bb      	str	r3, [r7, #8]
 8004416:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004420:	bf00      	nop
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004436:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	685a      	ldr	r2, [r3, #4]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004446:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004448:	2300      	movs	r3, #0
 800444a:	60bb      	str	r3, [r7, #8]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	695b      	ldr	r3, [r3, #20]
 8004452:	60bb      	str	r3, [r7, #8]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0201 	orr.w	r2, r2, #1
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004474:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004480:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004484:	d172      	bne.n	800456c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004486:	7bfb      	ldrb	r3, [r7, #15]
 8004488:	2b22      	cmp	r3, #34	@ 0x22
 800448a:	d002      	beq.n	8004492 <I2C_Slave_STOPF+0x6a>
 800448c:	7bfb      	ldrb	r3, [r7, #15]
 800448e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004490:	d135      	bne.n	80044fe <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	b29a      	uxth	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d005      	beq.n	80044b6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ae:	f043 0204 	orr.w	r2, r3, #4
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044c4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7fd ff48 	bl	8002360 <HAL_DMA_GetState>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b01      	cmp	r3, #1
 80044d4:	d049      	beq.n	800456a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044da:	4a69      	ldr	r2, [pc, #420]	@ (8004680 <I2C_Slave_STOPF+0x258>)
 80044dc:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7fd fd90 	bl	8002008 <HAL_DMA_Abort_IT>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d03d      	beq.n	800456a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044f4:	687a      	ldr	r2, [r7, #4]
 80044f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044f8:	4610      	mov	r0, r2
 80044fa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80044fc:	e035      	b.n	800456a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	b29a      	uxth	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004510:	b29b      	uxth	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d005      	beq.n	8004522 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451a:	f043 0204 	orr.w	r2, r3, #4
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	685a      	ldr	r2, [r3, #4]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004530:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004536:	4618      	mov	r0, r3
 8004538:	f7fd ff12 	bl	8002360 <HAL_DMA_GetState>
 800453c:	4603      	mov	r3, r0
 800453e:	2b01      	cmp	r3, #1
 8004540:	d014      	beq.n	800456c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004546:	4a4e      	ldr	r2, [pc, #312]	@ (8004680 <I2C_Slave_STOPF+0x258>)
 8004548:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800454e:	4618      	mov	r0, r3
 8004550:	f7fd fd5a 	bl	8002008 <HAL_DMA_Abort_IT>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d008      	beq.n	800456c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800455e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004564:	4610      	mov	r0, r2
 8004566:	4798      	blx	r3
 8004568:	e000      	b.n	800456c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800456a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004570:	b29b      	uxth	r3, r3
 8004572:	2b00      	cmp	r3, #0
 8004574:	d03e      	beq.n	80045f4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	695b      	ldr	r3, [r3, #20]
 800457c:	f003 0304 	and.w	r3, r3, #4
 8004580:	2b04      	cmp	r3, #4
 8004582:	d112      	bne.n	80045aa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	691a      	ldr	r2, [r3, #16]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458e:	b2d2      	uxtb	r2, r2
 8004590:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004596:	1c5a      	adds	r2, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	3b01      	subs	r3, #1
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	695b      	ldr	r3, [r3, #20]
 80045b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045b4:	2b40      	cmp	r3, #64	@ 0x40
 80045b6:	d112      	bne.n	80045de <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	691a      	ldr	r2, [r3, #16]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c2:	b2d2      	uxtb	r2, r2
 80045c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ca:	1c5a      	adds	r2, r3, #1
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	3b01      	subs	r3, #1
 80045d8:	b29a      	uxth	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d005      	beq.n	80045f4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ec:	f043 0204 	orr.w	r2, r3, #4
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d003      	beq.n	8004604 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f000 f8b7 	bl	8004770 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004602:	e039      	b.n	8004678 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004604:	7bfb      	ldrb	r3, [r7, #15]
 8004606:	2b2a      	cmp	r3, #42	@ 0x2a
 8004608:	d109      	bne.n	800461e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2228      	movs	r2, #40	@ 0x28
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f7ff f801 	bl	8003620 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004624:	b2db      	uxtb	r3, r3
 8004626:	2b28      	cmp	r3, #40	@ 0x28
 8004628:	d111      	bne.n	800464e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a15      	ldr	r2, [pc, #84]	@ (8004684 <I2C_Slave_STOPF+0x25c>)
 800462e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2200      	movs	r2, #0
 8004634:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2220      	movs	r2, #32
 800463a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f7ff f802 	bl	8003650 <HAL_I2C_ListenCpltCallback>
}
 800464c:	e014      	b.n	8004678 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004652:	2b22      	cmp	r3, #34	@ 0x22
 8004654:	d002      	beq.n	800465c <I2C_Slave_STOPF+0x234>
 8004656:	7bfb      	ldrb	r3, [r7, #15]
 8004658:	2b22      	cmp	r3, #34	@ 0x22
 800465a:	d10d      	bne.n	8004678 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2220      	movs	r2, #32
 8004666:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7fe ffd4 	bl	8003620 <HAL_I2C_SlaveRxCpltCallback>
}
 8004678:	bf00      	nop
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	08004b71 	.word	0x08004b71
 8004684:	ffff0000 	.word	0xffff0000

08004688 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004696:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800469c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2b08      	cmp	r3, #8
 80046a2:	d002      	beq.n	80046aa <I2C_Slave_AF+0x22>
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	2b20      	cmp	r3, #32
 80046a8:	d129      	bne.n	80046fe <I2C_Slave_AF+0x76>
 80046aa:	7bfb      	ldrb	r3, [r7, #15]
 80046ac:	2b28      	cmp	r3, #40	@ 0x28
 80046ae:	d126      	bne.n	80046fe <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a2e      	ldr	r2, [pc, #184]	@ (800476c <I2C_Slave_AF+0xe4>)
 80046b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685a      	ldr	r2, [r3, #4]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80046c4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80046ce:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046de:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2220      	movs	r2, #32
 80046ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f7fe ffaa 	bl	8003650 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80046fc:	e031      	b.n	8004762 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80046fe:	7bfb      	ldrb	r3, [r7, #15]
 8004700:	2b21      	cmp	r3, #33	@ 0x21
 8004702:	d129      	bne.n	8004758 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a19      	ldr	r2, [pc, #100]	@ (800476c <I2C_Slave_AF+0xe4>)
 8004708:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2221      	movs	r2, #33	@ 0x21
 800470e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2220      	movs	r2, #32
 8004714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800472e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004738:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004748:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7fe faeb 	bl	8002d26 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f7fe ff5b 	bl	800360c <HAL_I2C_SlaveTxCpltCallback>
}
 8004756:	e004      	b.n	8004762 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004760:	615a      	str	r2, [r3, #20]
}
 8004762:	bf00      	nop
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	ffff0000 	.word	0xffff0000

08004770 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800477e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004786:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004788:	7bbb      	ldrb	r3, [r7, #14]
 800478a:	2b10      	cmp	r3, #16
 800478c:	d002      	beq.n	8004794 <I2C_ITError+0x24>
 800478e:	7bbb      	ldrb	r3, [r7, #14]
 8004790:	2b40      	cmp	r3, #64	@ 0x40
 8004792:	d10a      	bne.n	80047aa <I2C_ITError+0x3a>
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	2b22      	cmp	r3, #34	@ 0x22
 8004798:	d107      	bne.n	80047aa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047a8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80047aa:	7bfb      	ldrb	r3, [r7, #15]
 80047ac:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80047b0:	2b28      	cmp	r3, #40	@ 0x28
 80047b2:	d107      	bne.n	80047c4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2200      	movs	r2, #0
 80047b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2228      	movs	r2, #40	@ 0x28
 80047be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80047c2:	e015      	b.n	80047f0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047d2:	d00a      	beq.n	80047ea <I2C_ITError+0x7a>
 80047d4:	7bfb      	ldrb	r3, [r7, #15]
 80047d6:	2b60      	cmp	r3, #96	@ 0x60
 80047d8:	d007      	beq.n	80047ea <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2220      	movs	r2, #32
 80047de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047fe:	d162      	bne.n	80048c6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800480e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004814:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b01      	cmp	r3, #1
 800481c:	d020      	beq.n	8004860 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004822:	4a6a      	ldr	r2, [pc, #424]	@ (80049cc <I2C_ITError+0x25c>)
 8004824:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800482a:	4618      	mov	r0, r3
 800482c:	f7fd fbec 	bl	8002008 <HAL_DMA_Abort_IT>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	f000 8089 	beq.w	800494a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f022 0201 	bic.w	r2, r2, #1
 8004846:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2220      	movs	r2, #32
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004854:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800485a:	4610      	mov	r0, r2
 800485c:	4798      	blx	r3
 800485e:	e074      	b.n	800494a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004864:	4a59      	ldr	r2, [pc, #356]	@ (80049cc <I2C_ITError+0x25c>)
 8004866:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800486c:	4618      	mov	r0, r3
 800486e:	f7fd fbcb 	bl	8002008 <HAL_DMA_Abort_IT>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d068      	beq.n	800494a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004882:	2b40      	cmp	r3, #64	@ 0x40
 8004884:	d10b      	bne.n	800489e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	691a      	ldr	r2, [r3, #16]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004890:	b2d2      	uxtb	r2, r2
 8004892:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004898:	1c5a      	adds	r2, r3, #1
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 0201 	bic.w	r2, r2, #1
 80048ac:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2220      	movs	r2, #32
 80048b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80048c0:	4610      	mov	r0, r2
 80048c2:	4798      	blx	r3
 80048c4:	e041      	b.n	800494a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	2b60      	cmp	r3, #96	@ 0x60
 80048d0:	d125      	bne.n	800491e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2220      	movs	r2, #32
 80048d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048ea:	2b40      	cmp	r3, #64	@ 0x40
 80048ec:	d10b      	bne.n	8004906 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	691a      	ldr	r2, [r3, #16]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f8:	b2d2      	uxtb	r2, r2
 80048fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 0201 	bic.w	r2, r2, #1
 8004914:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f7fe fec2 	bl	80036a0 <HAL_I2C_AbortCpltCallback>
 800491c:	e015      	b.n	800494a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004928:	2b40      	cmp	r3, #64	@ 0x40
 800492a:	d10b      	bne.n	8004944 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	691a      	ldr	r2, [r3, #16]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004936:	b2d2      	uxtb	r2, r2
 8004938:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800493e:	1c5a      	adds	r2, r3, #1
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004944:	6878      	ldr	r0, [r7, #4]
 8004946:	f7fe fea1 	bl	800368c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	f003 0301 	and.w	r3, r3, #1
 8004956:	2b00      	cmp	r3, #0
 8004958:	d10e      	bne.n	8004978 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004960:	2b00      	cmp	r3, #0
 8004962:	d109      	bne.n	8004978 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800496a:	2b00      	cmp	r3, #0
 800496c:	d104      	bne.n	8004978 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004974:	2b00      	cmp	r3, #0
 8004976:	d007      	beq.n	8004988 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	685a      	ldr	r2, [r3, #4]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004986:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800498e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004994:	f003 0304 	and.w	r3, r3, #4
 8004998:	2b04      	cmp	r3, #4
 800499a:	d113      	bne.n	80049c4 <I2C_ITError+0x254>
 800499c:	7bfb      	ldrb	r3, [r7, #15]
 800499e:	2b28      	cmp	r3, #40	@ 0x28
 80049a0:	d110      	bne.n	80049c4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a0a      	ldr	r2, [pc, #40]	@ (80049d0 <I2C_ITError+0x260>)
 80049a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2220      	movs	r2, #32
 80049b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f7fe fe46 	bl	8003650 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80049c4:	bf00      	nop
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	08004b71 	.word	0x08004b71
 80049d0:	ffff0000 	.word	0xffff0000

080049d4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b088      	sub	sp, #32
 80049d8:	af02      	add	r7, sp, #8
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	607a      	str	r2, [r7, #4]
 80049de:	603b      	str	r3, [r7, #0]
 80049e0:	460b      	mov	r3, r1
 80049e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049e8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049f8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	2b08      	cmp	r3, #8
 80049fe:	d006      	beq.n	8004a0e <I2C_MasterRequestRead+0x3a>
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d003      	beq.n	8004a0e <I2C_MasterRequestRead+0x3a>
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a0c:	d108      	bne.n	8004a20 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a1c:	601a      	str	r2, [r3, #0]
 8004a1e:	e00b      	b.n	8004a38 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a24:	2b11      	cmp	r3, #17
 8004a26:	d107      	bne.n	8004a38 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a36:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a44:	68f8      	ldr	r0, [r7, #12]
 8004a46:	f000 f93b 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d00d      	beq.n	8004a6c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a5a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a5e:	d103      	bne.n	8004a68 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a66:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e079      	b.n	8004b60 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a74:	d108      	bne.n	8004a88 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004a76:	897b      	ldrh	r3, [r7, #10]
 8004a78:	b2db      	uxtb	r3, r3
 8004a7a:	f043 0301 	orr.w	r3, r3, #1
 8004a7e:	b2da      	uxtb	r2, r3
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	611a      	str	r2, [r3, #16]
 8004a86:	e05f      	b.n	8004b48 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004a88:	897b      	ldrh	r3, [r7, #10]
 8004a8a:	11db      	asrs	r3, r3, #7
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	f003 0306 	and.w	r3, r3, #6
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	f063 030f 	orn	r3, r3, #15
 8004a98:	b2da      	uxtb	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	4930      	ldr	r1, [pc, #192]	@ (8004b68 <I2C_MasterRequestRead+0x194>)
 8004aa6:	68f8      	ldr	r0, [r7, #12]
 8004aa8:	f000 f984 	bl	8004db4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e054      	b.n	8004b60 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004ab6:	897b      	ldrh	r3, [r7, #10]
 8004ab8:	b2da      	uxtb	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	4929      	ldr	r1, [pc, #164]	@ (8004b6c <I2C_MasterRequestRead+0x198>)
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f000 f974 	bl	8004db4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e044      	b.n	8004b60 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	613b      	str	r3, [r7, #16]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	613b      	str	r3, [r7, #16]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	613b      	str	r3, [r7, #16]
 8004aea:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004afa:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	9300      	str	r3, [sp, #0]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b08:	68f8      	ldr	r0, [r7, #12]
 8004b0a:	f000 f8d9 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00d      	beq.n	8004b30 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b22:	d103      	bne.n	8004b2c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b2a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e017      	b.n	8004b60 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004b30:	897b      	ldrh	r3, [r7, #10]
 8004b32:	11db      	asrs	r3, r3, #7
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	f003 0306 	and.w	r3, r3, #6
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	f063 030e 	orn	r3, r3, #14
 8004b40:	b2da      	uxtb	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	687a      	ldr	r2, [r7, #4]
 8004b4c:	4907      	ldr	r1, [pc, #28]	@ (8004b6c <I2C_MasterRequestRead+0x198>)
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	f000 f930 	bl	8004db4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e000      	b.n	8004b60 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004b5e:	2300      	movs	r3, #0
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3718      	adds	r7, #24
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	00010008 	.word	0x00010008
 8004b6c:	00010002 	.word	0x00010002

08004b70 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b80:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b88:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b8a:	4b4b      	ldr	r3, [pc, #300]	@ (8004cb8 <I2C_DMAAbort+0x148>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	08db      	lsrs	r3, r3, #3
 8004b90:	4a4a      	ldr	r2, [pc, #296]	@ (8004cbc <I2C_DMAAbort+0x14c>)
 8004b92:	fba2 2303 	umull	r2, r3, r2, r3
 8004b96:	0a1a      	lsrs	r2, r3, #8
 8004b98:	4613      	mov	r3, r2
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	4413      	add	r3, r2
 8004b9e:	00da      	lsls	r2, r3, #3
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d106      	bne.n	8004bb8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bae:	f043 0220 	orr.w	r2, r3, #32
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004bb6:	e00a      	b.n	8004bce <I2C_DMAAbort+0x5e>
    }
    count--;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004bbe:	697b      	ldr	r3, [r7, #20]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004bcc:	d0ea      	beq.n	8004ba4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d003      	beq.n	8004bde <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bda:	2200      	movs	r2, #0
 8004bdc:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bea:	2200      	movs	r2, #0
 8004bec:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bfc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	2200      	movs	r2, #0
 8004c02:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c10:	2200      	movs	r2, #0
 8004c12:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d003      	beq.n	8004c24 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c20:	2200      	movs	r2, #0
 8004c22:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f022 0201 	bic.w	r2, r2, #1
 8004c32:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c3a:	b2db      	uxtb	r3, r3
 8004c3c:	2b60      	cmp	r3, #96	@ 0x60
 8004c3e:	d10e      	bne.n	8004c5e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	2220      	movs	r2, #32
 8004c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	2200      	movs	r2, #0
 8004c54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004c56:	6978      	ldr	r0, [r7, #20]
 8004c58:	f7fe fd22 	bl	80036a0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004c5c:	e027      	b.n	8004cae <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c5e:	7cfb      	ldrb	r3, [r7, #19]
 8004c60:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004c64:	2b28      	cmp	r3, #40	@ 0x28
 8004c66:	d117      	bne.n	8004c98 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f042 0201 	orr.w	r2, r2, #1
 8004c76:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004c86:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	2228      	movs	r2, #40	@ 0x28
 8004c92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004c96:	e007      	b.n	8004ca8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004ca8:	6978      	ldr	r0, [r7, #20]
 8004caa:	f7fe fcef 	bl	800368c <HAL_I2C_ErrorCallback>
}
 8004cae:	bf00      	nop
 8004cb0:	3718      	adds	r7, #24
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	20000004 	.word	0x20000004
 8004cbc:	14f8b589 	.word	0x14f8b589

08004cc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	603b      	str	r3, [r7, #0]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cd0:	e048      	b.n	8004d64 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd8:	d044      	beq.n	8004d64 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cda:	f7fc feab 	bl	8001a34 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	683a      	ldr	r2, [r7, #0]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d302      	bcc.n	8004cf0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d139      	bne.n	8004d64 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	0c1b      	lsrs	r3, r3, #16
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d10d      	bne.n	8004d16 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	43da      	mvns	r2, r3
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	4013      	ands	r3, r2
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	bf0c      	ite	eq
 8004d0c:	2301      	moveq	r3, #1
 8004d0e:	2300      	movne	r3, #0
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	461a      	mov	r2, r3
 8004d14:	e00c      	b.n	8004d30 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	43da      	mvns	r2, r3
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	4013      	ands	r3, r2
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	bf0c      	ite	eq
 8004d28:	2301      	moveq	r3, #1
 8004d2a:	2300      	movne	r3, #0
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	461a      	mov	r2, r3
 8004d30:	79fb      	ldrb	r3, [r7, #7]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d116      	bne.n	8004d64 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	f043 0220 	orr.w	r2, r3, #32
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e023      	b.n	8004dac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	0c1b      	lsrs	r3, r3, #16
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d10d      	bne.n	8004d8a <I2C_WaitOnFlagUntilTimeout+0xca>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	43da      	mvns	r2, r3
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	4013      	ands	r3, r2
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	bf0c      	ite	eq
 8004d80:	2301      	moveq	r3, #1
 8004d82:	2300      	movne	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	461a      	mov	r2, r3
 8004d88:	e00c      	b.n	8004da4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	43da      	mvns	r2, r3
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	4013      	ands	r3, r2
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	bf0c      	ite	eq
 8004d9c:	2301      	moveq	r3, #1
 8004d9e:	2300      	movne	r3, #0
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	461a      	mov	r2, r3
 8004da4:	79fb      	ldrb	r3, [r7, #7]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d093      	beq.n	8004cd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004dc2:	e071      	b.n	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	695b      	ldr	r3, [r3, #20]
 8004dca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dd2:	d123      	bne.n	8004e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004de2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004dec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2220      	movs	r2, #32
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e08:	f043 0204 	orr.w	r2, r3, #4
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e067      	b.n	8004eec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e22:	d041      	beq.n	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e24:	f7fc fe06 	bl	8001a34 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d302      	bcc.n	8004e3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d136      	bne.n	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	0c1b      	lsrs	r3, r3, #16
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d10c      	bne.n	8004e5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	43da      	mvns	r2, r3
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	4013      	ands	r3, r2
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	bf14      	ite	ne
 8004e56:	2301      	movne	r3, #1
 8004e58:	2300      	moveq	r3, #0
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	e00b      	b.n	8004e76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	43da      	mvns	r2, r3
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	bf14      	ite	ne
 8004e70:	2301      	movne	r3, #1
 8004e72:	2300      	moveq	r3, #0
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d016      	beq.n	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2220      	movs	r2, #32
 8004e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e94:	f043 0220 	orr.w	r2, r3, #32
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e021      	b.n	8004eec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	0c1b      	lsrs	r3, r3, #16
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d10c      	bne.n	8004ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	695b      	ldr	r3, [r3, #20]
 8004eb8:	43da      	mvns	r2, r3
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	bf14      	ite	ne
 8004ec4:	2301      	movne	r3, #1
 8004ec6:	2300      	moveq	r3, #0
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	e00b      	b.n	8004ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	43da      	mvns	r2, r3
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	bf14      	ite	ne
 8004ede:	2301      	movne	r3, #1
 8004ee0:	2300      	moveq	r3, #0
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	f47f af6d 	bne.w	8004dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004efc:	2300      	movs	r3, #0
 8004efe:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004f00:	4b13      	ldr	r3, [pc, #76]	@ (8004f50 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	08db      	lsrs	r3, r3, #3
 8004f06:	4a13      	ldr	r2, [pc, #76]	@ (8004f54 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004f08:	fba2 2303 	umull	r2, r3, r2, r3
 8004f0c:	0a1a      	lsrs	r2, r3, #8
 8004f0e:	4613      	mov	r3, r2
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	4413      	add	r3, r2
 8004f14:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d107      	bne.n	8004f32 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f26:	f043 0220 	orr.w	r2, r3, #32
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e008      	b.n	8004f44 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f40:	d0e9      	beq.n	8004f16 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3714      	adds	r7, #20
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr
 8004f50:	20000004 	.word	0x20000004
 8004f54:	14f8b589 	.word	0x14f8b589

08004f58 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	60f8      	str	r0, [r7, #12]
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f64:	e049      	b.n	8004ffa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	695b      	ldr	r3, [r3, #20]
 8004f6c:	f003 0310 	and.w	r3, r3, #16
 8004f70:	2b10      	cmp	r3, #16
 8004f72:	d119      	bne.n	8004fa8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f06f 0210 	mvn.w	r2, #16
 8004f7c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2220      	movs	r2, #32
 8004f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e030      	b.n	800500a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fa8:	f7fc fd44 	bl	8001a34 <HAL_GetTick>
 8004fac:	4602      	mov	r2, r0
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d302      	bcc.n	8004fbe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d11d      	bne.n	8004ffa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	695b      	ldr	r3, [r3, #20]
 8004fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fc8:	2b40      	cmp	r3, #64	@ 0x40
 8004fca:	d016      	beq.n	8004ffa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2220      	movs	r2, #32
 8004fd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe6:	f043 0220 	orr.w	r2, r3, #32
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e007      	b.n	800500a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005004:	2b40      	cmp	r3, #64	@ 0x40
 8005006:	d1ae      	bne.n	8004f66 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}

08005012 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005012:	b480      	push	{r7}
 8005014:	b083      	sub	sp, #12
 8005016:	af00      	add	r7, sp, #0
 8005018:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501e:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005022:	d103      	bne.n	800502c <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800502a:	e007      	b.n	800503c <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005030:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005034:	d102      	bne.n	800503c <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2208      	movs	r2, #8
 800503a:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800503c:	bf00      	nop
 800503e:	370c      	adds	r7, #12
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e036      	b.n	80050c8 <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8005062:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f245 5255 	movw	r2, #21845	@ 0x5555
 800506c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	6852      	ldr	r2, [r2, #4]
 8005076:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	6892      	ldr	r2, [r2, #8]
 8005080:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8005082:	f7fc fcd7 	bl	8001a34 <HAL_GetTick>
 8005086:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8005088:	e011      	b.n	80050ae <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800508a:	f7fc fcd3 	bl	8001a34 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	f641 0201 	movw	r2, #6145	@ 0x1801
 8005098:	4293      	cmp	r3, r2
 800509a:	d908      	bls.n	80050ae <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	f003 0303 	and.w	r3, r3, #3
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d001      	beq.n	80050ae <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 80050aa:	2303      	movs	r3, #3
 80050ac:	e00c      	b.n	80050c8 <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	f003 0303 	and.w	r3, r3, #3
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d1e6      	bne.n	800508a <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80050c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80050e0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80050e2:	2300      	movs	r3, #0
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b086      	sub	sp, #24
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d101      	bne.n	8005102 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e267      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 0301 	and.w	r3, r3, #1
 800510a:	2b00      	cmp	r3, #0
 800510c:	d075      	beq.n	80051fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800510e:	4b88      	ldr	r3, [pc, #544]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	f003 030c 	and.w	r3, r3, #12
 8005116:	2b04      	cmp	r3, #4
 8005118:	d00c      	beq.n	8005134 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800511a:	4b85      	ldr	r3, [pc, #532]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005122:	2b08      	cmp	r3, #8
 8005124:	d112      	bne.n	800514c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005126:	4b82      	ldr	r3, [pc, #520]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800512e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005132:	d10b      	bne.n	800514c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005134:	4b7e      	ldr	r3, [pc, #504]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800513c:	2b00      	cmp	r3, #0
 800513e:	d05b      	beq.n	80051f8 <HAL_RCC_OscConfig+0x108>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d157      	bne.n	80051f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e242      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005154:	d106      	bne.n	8005164 <HAL_RCC_OscConfig+0x74>
 8005156:	4b76      	ldr	r3, [pc, #472]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a75      	ldr	r2, [pc, #468]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 800515c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005160:	6013      	str	r3, [r2, #0]
 8005162:	e01d      	b.n	80051a0 <HAL_RCC_OscConfig+0xb0>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800516c:	d10c      	bne.n	8005188 <HAL_RCC_OscConfig+0x98>
 800516e:	4b70      	ldr	r3, [pc, #448]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a6f      	ldr	r2, [pc, #444]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005174:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	4b6d      	ldr	r3, [pc, #436]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a6c      	ldr	r2, [pc, #432]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005180:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005184:	6013      	str	r3, [r2, #0]
 8005186:	e00b      	b.n	80051a0 <HAL_RCC_OscConfig+0xb0>
 8005188:	4b69      	ldr	r3, [pc, #420]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a68      	ldr	r2, [pc, #416]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 800518e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005192:	6013      	str	r3, [r2, #0]
 8005194:	4b66      	ldr	r3, [pc, #408]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a65      	ldr	r2, [pc, #404]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 800519a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800519e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d013      	beq.n	80051d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a8:	f7fc fc44 	bl	8001a34 <HAL_GetTick>
 80051ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ae:	e008      	b.n	80051c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051b0:	f7fc fc40 	bl	8001a34 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	2b64      	cmp	r3, #100	@ 0x64
 80051bc:	d901      	bls.n	80051c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e207      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051c2:	4b5b      	ldr	r3, [pc, #364]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d0f0      	beq.n	80051b0 <HAL_RCC_OscConfig+0xc0>
 80051ce:	e014      	b.n	80051fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051d0:	f7fc fc30 	bl	8001a34 <HAL_GetTick>
 80051d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051d6:	e008      	b.n	80051ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051d8:	f7fc fc2c 	bl	8001a34 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	2b64      	cmp	r3, #100	@ 0x64
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e1f3      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051ea:	4b51      	ldr	r3, [pc, #324]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d1f0      	bne.n	80051d8 <HAL_RCC_OscConfig+0xe8>
 80051f6:	e000      	b.n	80051fa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0302 	and.w	r3, r3, #2
 8005202:	2b00      	cmp	r3, #0
 8005204:	d063      	beq.n	80052ce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005206:	4b4a      	ldr	r3, [pc, #296]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f003 030c 	and.w	r3, r3, #12
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00b      	beq.n	800522a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005212:	4b47      	ldr	r3, [pc, #284]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800521a:	2b08      	cmp	r3, #8
 800521c:	d11c      	bne.n	8005258 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800521e:	4b44      	ldr	r3, [pc, #272]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d116      	bne.n	8005258 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800522a:	4b41      	ldr	r3, [pc, #260]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b00      	cmp	r3, #0
 8005234:	d005      	beq.n	8005242 <HAL_RCC_OscConfig+0x152>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	2b01      	cmp	r3, #1
 800523c:	d001      	beq.n	8005242 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e1c7      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005242:	4b3b      	ldr	r3, [pc, #236]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	691b      	ldr	r3, [r3, #16]
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	4937      	ldr	r1, [pc, #220]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005252:	4313      	orrs	r3, r2
 8005254:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005256:	e03a      	b.n	80052ce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d020      	beq.n	80052a2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005260:	4b34      	ldr	r3, [pc, #208]	@ (8005334 <HAL_RCC_OscConfig+0x244>)
 8005262:	2201      	movs	r2, #1
 8005264:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005266:	f7fc fbe5 	bl	8001a34 <HAL_GetTick>
 800526a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800526c:	e008      	b.n	8005280 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800526e:	f7fc fbe1 	bl	8001a34 <HAL_GetTick>
 8005272:	4602      	mov	r2, r0
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	1ad3      	subs	r3, r2, r3
 8005278:	2b02      	cmp	r3, #2
 800527a:	d901      	bls.n	8005280 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e1a8      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005280:	4b2b      	ldr	r3, [pc, #172]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	2b00      	cmp	r3, #0
 800528a:	d0f0      	beq.n	800526e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800528c:	4b28      	ldr	r3, [pc, #160]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	00db      	lsls	r3, r3, #3
 800529a:	4925      	ldr	r1, [pc, #148]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 800529c:	4313      	orrs	r3, r2
 800529e:	600b      	str	r3, [r1, #0]
 80052a0:	e015      	b.n	80052ce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052a2:	4b24      	ldr	r3, [pc, #144]	@ (8005334 <HAL_RCC_OscConfig+0x244>)
 80052a4:	2200      	movs	r2, #0
 80052a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a8:	f7fc fbc4 	bl	8001a34 <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052b0:	f7fc fbc0 	bl	8001a34 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e187      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052c2:	4b1b      	ldr	r3, [pc, #108]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f003 0302 	and.w	r3, r3, #2
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1f0      	bne.n	80052b0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0308 	and.w	r3, r3, #8
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d036      	beq.n	8005348 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	695b      	ldr	r3, [r3, #20]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d016      	beq.n	8005310 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052e2:	4b15      	ldr	r3, [pc, #84]	@ (8005338 <HAL_RCC_OscConfig+0x248>)
 80052e4:	2201      	movs	r2, #1
 80052e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052e8:	f7fc fba4 	bl	8001a34 <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052f0:	f7fc fba0 	bl	8001a34 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e167      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005302:	4b0b      	ldr	r3, [pc, #44]	@ (8005330 <HAL_RCC_OscConfig+0x240>)
 8005304:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d0f0      	beq.n	80052f0 <HAL_RCC_OscConfig+0x200>
 800530e:	e01b      	b.n	8005348 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005310:	4b09      	ldr	r3, [pc, #36]	@ (8005338 <HAL_RCC_OscConfig+0x248>)
 8005312:	2200      	movs	r2, #0
 8005314:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005316:	f7fc fb8d 	bl	8001a34 <HAL_GetTick>
 800531a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800531c:	e00e      	b.n	800533c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800531e:	f7fc fb89 	bl	8001a34 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	693b      	ldr	r3, [r7, #16]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	2b02      	cmp	r3, #2
 800532a:	d907      	bls.n	800533c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e150      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
 8005330:	40023800 	.word	0x40023800
 8005334:	42470000 	.word	0x42470000
 8005338:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800533c:	4b88      	ldr	r3, [pc, #544]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 800533e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1ea      	bne.n	800531e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0304 	and.w	r3, r3, #4
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 8097 	beq.w	8005484 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005356:	2300      	movs	r3, #0
 8005358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800535a:	4b81      	ldr	r3, [pc, #516]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 800535c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800535e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10f      	bne.n	8005386 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005366:	2300      	movs	r3, #0
 8005368:	60bb      	str	r3, [r7, #8]
 800536a:	4b7d      	ldr	r3, [pc, #500]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 800536c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800536e:	4a7c      	ldr	r2, [pc, #496]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 8005370:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005374:	6413      	str	r3, [r2, #64]	@ 0x40
 8005376:	4b7a      	ldr	r3, [pc, #488]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 8005378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800537e:	60bb      	str	r3, [r7, #8]
 8005380:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005382:	2301      	movs	r3, #1
 8005384:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005386:	4b77      	ldr	r3, [pc, #476]	@ (8005564 <HAL_RCC_OscConfig+0x474>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800538e:	2b00      	cmp	r3, #0
 8005390:	d118      	bne.n	80053c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005392:	4b74      	ldr	r3, [pc, #464]	@ (8005564 <HAL_RCC_OscConfig+0x474>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a73      	ldr	r2, [pc, #460]	@ (8005564 <HAL_RCC_OscConfig+0x474>)
 8005398:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800539c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800539e:	f7fc fb49 	bl	8001a34 <HAL_GetTick>
 80053a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053a4:	e008      	b.n	80053b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053a6:	f7fc fb45 	bl	8001a34 <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d901      	bls.n	80053b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	e10c      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053b8:	4b6a      	ldr	r3, [pc, #424]	@ (8005564 <HAL_RCC_OscConfig+0x474>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d0f0      	beq.n	80053a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	2b01      	cmp	r3, #1
 80053ca:	d106      	bne.n	80053da <HAL_RCC_OscConfig+0x2ea>
 80053cc:	4b64      	ldr	r3, [pc, #400]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 80053ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053d0:	4a63      	ldr	r2, [pc, #396]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 80053d2:	f043 0301 	orr.w	r3, r3, #1
 80053d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80053d8:	e01c      	b.n	8005414 <HAL_RCC_OscConfig+0x324>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	2b05      	cmp	r3, #5
 80053e0:	d10c      	bne.n	80053fc <HAL_RCC_OscConfig+0x30c>
 80053e2:	4b5f      	ldr	r3, [pc, #380]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 80053e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053e6:	4a5e      	ldr	r2, [pc, #376]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 80053e8:	f043 0304 	orr.w	r3, r3, #4
 80053ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80053ee:	4b5c      	ldr	r3, [pc, #368]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 80053f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053f2:	4a5b      	ldr	r2, [pc, #364]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 80053f4:	f043 0301 	orr.w	r3, r3, #1
 80053f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80053fa:	e00b      	b.n	8005414 <HAL_RCC_OscConfig+0x324>
 80053fc:	4b58      	ldr	r3, [pc, #352]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 80053fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005400:	4a57      	ldr	r2, [pc, #348]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 8005402:	f023 0301 	bic.w	r3, r3, #1
 8005406:	6713      	str	r3, [r2, #112]	@ 0x70
 8005408:	4b55      	ldr	r3, [pc, #340]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 800540a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800540c:	4a54      	ldr	r2, [pc, #336]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 800540e:	f023 0304 	bic.w	r3, r3, #4
 8005412:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d015      	beq.n	8005448 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800541c:	f7fc fb0a 	bl	8001a34 <HAL_GetTick>
 8005420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005422:	e00a      	b.n	800543a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005424:	f7fc fb06 	bl	8001a34 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005432:	4293      	cmp	r3, r2
 8005434:	d901      	bls.n	800543a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e0cb      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800543a:	4b49      	ldr	r3, [pc, #292]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 800543c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800543e:	f003 0302 	and.w	r3, r3, #2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d0ee      	beq.n	8005424 <HAL_RCC_OscConfig+0x334>
 8005446:	e014      	b.n	8005472 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005448:	f7fc faf4 	bl	8001a34 <HAL_GetTick>
 800544c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800544e:	e00a      	b.n	8005466 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005450:	f7fc faf0 	bl	8001a34 <HAL_GetTick>
 8005454:	4602      	mov	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800545e:	4293      	cmp	r3, r2
 8005460:	d901      	bls.n	8005466 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e0b5      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005466:	4b3e      	ldr	r3, [pc, #248]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 8005468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1ee      	bne.n	8005450 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005472:	7dfb      	ldrb	r3, [r7, #23]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d105      	bne.n	8005484 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005478:	4b39      	ldr	r3, [pc, #228]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 800547a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547c:	4a38      	ldr	r2, [pc, #224]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 800547e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005482:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	2b00      	cmp	r3, #0
 800548a:	f000 80a1 	beq.w	80055d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800548e:	4b34      	ldr	r3, [pc, #208]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	f003 030c 	and.w	r3, r3, #12
 8005496:	2b08      	cmp	r3, #8
 8005498:	d05c      	beq.n	8005554 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d141      	bne.n	8005526 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054a2:	4b31      	ldr	r3, [pc, #196]	@ (8005568 <HAL_RCC_OscConfig+0x478>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054a8:	f7fc fac4 	bl	8001a34 <HAL_GetTick>
 80054ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054ae:	e008      	b.n	80054c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054b0:	f7fc fac0 	bl	8001a34 <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d901      	bls.n	80054c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	e087      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054c2:	4b27      	ldr	r3, [pc, #156]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d1f0      	bne.n	80054b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	69da      	ldr	r2, [r3, #28]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	431a      	orrs	r2, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054dc:	019b      	lsls	r3, r3, #6
 80054de:	431a      	orrs	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e4:	085b      	lsrs	r3, r3, #1
 80054e6:	3b01      	subs	r3, #1
 80054e8:	041b      	lsls	r3, r3, #16
 80054ea:	431a      	orrs	r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f0:	061b      	lsls	r3, r3, #24
 80054f2:	491b      	ldr	r1, [pc, #108]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005568 <HAL_RCC_OscConfig+0x478>)
 80054fa:	2201      	movs	r2, #1
 80054fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054fe:	f7fc fa99 	bl	8001a34 <HAL_GetTick>
 8005502:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005504:	e008      	b.n	8005518 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005506:	f7fc fa95 	bl	8001a34 <HAL_GetTick>
 800550a:	4602      	mov	r2, r0
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	1ad3      	subs	r3, r2, r3
 8005510:	2b02      	cmp	r3, #2
 8005512:	d901      	bls.n	8005518 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005514:	2303      	movs	r3, #3
 8005516:	e05c      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005518:	4b11      	ldr	r3, [pc, #68]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005520:	2b00      	cmp	r3, #0
 8005522:	d0f0      	beq.n	8005506 <HAL_RCC_OscConfig+0x416>
 8005524:	e054      	b.n	80055d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005526:	4b10      	ldr	r3, [pc, #64]	@ (8005568 <HAL_RCC_OscConfig+0x478>)
 8005528:	2200      	movs	r2, #0
 800552a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800552c:	f7fc fa82 	bl	8001a34 <HAL_GetTick>
 8005530:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005532:	e008      	b.n	8005546 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005534:	f7fc fa7e 	bl	8001a34 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b02      	cmp	r3, #2
 8005540:	d901      	bls.n	8005546 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005542:	2303      	movs	r3, #3
 8005544:	e045      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005546:	4b06      	ldr	r3, [pc, #24]	@ (8005560 <HAL_RCC_OscConfig+0x470>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1f0      	bne.n	8005534 <HAL_RCC_OscConfig+0x444>
 8005552:	e03d      	b.n	80055d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d107      	bne.n	800556c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e038      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
 8005560:	40023800 	.word	0x40023800
 8005564:	40007000 	.word	0x40007000
 8005568:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800556c:	4b1b      	ldr	r3, [pc, #108]	@ (80055dc <HAL_RCC_OscConfig+0x4ec>)
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	699b      	ldr	r3, [r3, #24]
 8005576:	2b01      	cmp	r3, #1
 8005578:	d028      	beq.n	80055cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005584:	429a      	cmp	r2, r3
 8005586:	d121      	bne.n	80055cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005592:	429a      	cmp	r2, r3
 8005594:	d11a      	bne.n	80055cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800559c:	4013      	ands	r3, r2
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80055a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d111      	bne.n	80055cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b2:	085b      	lsrs	r3, r3, #1
 80055b4:	3b01      	subs	r3, #1
 80055b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d107      	bne.n	80055cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055c8:	429a      	cmp	r2, r3
 80055ca:	d001      	beq.n	80055d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e000      	b.n	80055d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3718      	adds	r7, #24
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	40023800 	.word	0x40023800

080055e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d101      	bne.n	80055f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e0cc      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055f4:	4b68      	ldr	r3, [pc, #416]	@ (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f003 0307 	and.w	r3, r3, #7
 80055fc:	683a      	ldr	r2, [r7, #0]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d90c      	bls.n	800561c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005602:	4b65      	ldr	r3, [pc, #404]	@ (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 8005604:	683a      	ldr	r2, [r7, #0]
 8005606:	b2d2      	uxtb	r2, r2
 8005608:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800560a:	4b63      	ldr	r3, [pc, #396]	@ (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0307 	and.w	r3, r3, #7
 8005612:	683a      	ldr	r2, [r7, #0]
 8005614:	429a      	cmp	r2, r3
 8005616:	d001      	beq.n	800561c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	e0b8      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	2b00      	cmp	r3, #0
 8005626:	d020      	beq.n	800566a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0304 	and.w	r3, r3, #4
 8005630:	2b00      	cmp	r3, #0
 8005632:	d005      	beq.n	8005640 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005634:	4b59      	ldr	r3, [pc, #356]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	4a58      	ldr	r2, [pc, #352]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 800563a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800563e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0308 	and.w	r3, r3, #8
 8005648:	2b00      	cmp	r3, #0
 800564a:	d005      	beq.n	8005658 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800564c:	4b53      	ldr	r3, [pc, #332]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	4a52      	ldr	r2, [pc, #328]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005652:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005656:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005658:	4b50      	ldr	r3, [pc, #320]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	494d      	ldr	r1, [pc, #308]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005666:	4313      	orrs	r3, r2
 8005668:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	2b00      	cmp	r3, #0
 8005674:	d044      	beq.n	8005700 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2b01      	cmp	r3, #1
 800567c:	d107      	bne.n	800568e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800567e:	4b47      	ldr	r3, [pc, #284]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d119      	bne.n	80056be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e07f      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	2b02      	cmp	r3, #2
 8005694:	d003      	beq.n	800569e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800569a:	2b03      	cmp	r3, #3
 800569c:	d107      	bne.n	80056ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800569e:	4b3f      	ldr	r3, [pc, #252]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d109      	bne.n	80056be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e06f      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ae:	4b3b      	ldr	r3, [pc, #236]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0302 	and.w	r3, r3, #2
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e067      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056be:	4b37      	ldr	r3, [pc, #220]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f023 0203 	bic.w	r2, r3, #3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	4934      	ldr	r1, [pc, #208]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056d0:	f7fc f9b0 	bl	8001a34 <HAL_GetTick>
 80056d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056d6:	e00a      	b.n	80056ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056d8:	f7fc f9ac 	bl	8001a34 <HAL_GetTick>
 80056dc:	4602      	mov	r2, r0
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d901      	bls.n	80056ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e04f      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ee:	4b2b      	ldr	r3, [pc, #172]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f003 020c 	and.w	r2, r3, #12
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d1eb      	bne.n	80056d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005700:	4b25      	ldr	r3, [pc, #148]	@ (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0307 	and.w	r3, r3, #7
 8005708:	683a      	ldr	r2, [r7, #0]
 800570a:	429a      	cmp	r2, r3
 800570c:	d20c      	bcs.n	8005728 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800570e:	4b22      	ldr	r3, [pc, #136]	@ (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 8005710:	683a      	ldr	r2, [r7, #0]
 8005712:	b2d2      	uxtb	r2, r2
 8005714:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005716:	4b20      	ldr	r3, [pc, #128]	@ (8005798 <HAL_RCC_ClockConfig+0x1b8>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0307 	and.w	r3, r3, #7
 800571e:	683a      	ldr	r2, [r7, #0]
 8005720:	429a      	cmp	r2, r3
 8005722:	d001      	beq.n	8005728 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e032      	b.n	800578e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b00      	cmp	r3, #0
 8005732:	d008      	beq.n	8005746 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005734:	4b19      	ldr	r3, [pc, #100]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	4916      	ldr	r1, [pc, #88]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005742:	4313      	orrs	r3, r2
 8005744:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0308 	and.w	r3, r3, #8
 800574e:	2b00      	cmp	r3, #0
 8005750:	d009      	beq.n	8005766 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005752:	4b12      	ldr	r3, [pc, #72]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	00db      	lsls	r3, r3, #3
 8005760:	490e      	ldr	r1, [pc, #56]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 8005762:	4313      	orrs	r3, r2
 8005764:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005766:	f000 f821 	bl	80057ac <HAL_RCC_GetSysClockFreq>
 800576a:	4602      	mov	r2, r0
 800576c:	4b0b      	ldr	r3, [pc, #44]	@ (800579c <HAL_RCC_ClockConfig+0x1bc>)
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	091b      	lsrs	r3, r3, #4
 8005772:	f003 030f 	and.w	r3, r3, #15
 8005776:	490a      	ldr	r1, [pc, #40]	@ (80057a0 <HAL_RCC_ClockConfig+0x1c0>)
 8005778:	5ccb      	ldrb	r3, [r1, r3]
 800577a:	fa22 f303 	lsr.w	r3, r2, r3
 800577e:	4a09      	ldr	r2, [pc, #36]	@ (80057a4 <HAL_RCC_ClockConfig+0x1c4>)
 8005780:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005782:	4b09      	ldr	r3, [pc, #36]	@ (80057a8 <HAL_RCC_ClockConfig+0x1c8>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4618      	mov	r0, r3
 8005788:	f7fc f910 	bl	80019ac <HAL_InitTick>

  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3710      	adds	r7, #16
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	40023c00 	.word	0x40023c00
 800579c:	40023800 	.word	0x40023800
 80057a0:	08007708 	.word	0x08007708
 80057a4:	20000004 	.word	0x20000004
 80057a8:	20000008 	.word	0x20000008

080057ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057b0:	b090      	sub	sp, #64	@ 0x40
 80057b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80057b4:	2300      	movs	r3, #0
 80057b6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80057b8:	2300      	movs	r3, #0
 80057ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80057bc:	2300      	movs	r3, #0
 80057be:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80057c0:	2300      	movs	r3, #0
 80057c2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057c4:	4b59      	ldr	r3, [pc, #356]	@ (800592c <HAL_RCC_GetSysClockFreq+0x180>)
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f003 030c 	and.w	r3, r3, #12
 80057cc:	2b08      	cmp	r3, #8
 80057ce:	d00d      	beq.n	80057ec <HAL_RCC_GetSysClockFreq+0x40>
 80057d0:	2b08      	cmp	r3, #8
 80057d2:	f200 80a1 	bhi.w	8005918 <HAL_RCC_GetSysClockFreq+0x16c>
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d002      	beq.n	80057e0 <HAL_RCC_GetSysClockFreq+0x34>
 80057da:	2b04      	cmp	r3, #4
 80057dc:	d003      	beq.n	80057e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80057de:	e09b      	b.n	8005918 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057e0:	4b53      	ldr	r3, [pc, #332]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x184>)
 80057e2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057e4:	e09b      	b.n	800591e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057e6:	4b53      	ldr	r3, [pc, #332]	@ (8005934 <HAL_RCC_GetSysClockFreq+0x188>)
 80057e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80057ea:	e098      	b.n	800591e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057ec:	4b4f      	ldr	r3, [pc, #316]	@ (800592c <HAL_RCC_GetSysClockFreq+0x180>)
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80057f4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80057f6:	4b4d      	ldr	r3, [pc, #308]	@ (800592c <HAL_RCC_GetSysClockFreq+0x180>)
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d028      	beq.n	8005854 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005802:	4b4a      	ldr	r3, [pc, #296]	@ (800592c <HAL_RCC_GetSysClockFreq+0x180>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	099b      	lsrs	r3, r3, #6
 8005808:	2200      	movs	r2, #0
 800580a:	623b      	str	r3, [r7, #32]
 800580c:	627a      	str	r2, [r7, #36]	@ 0x24
 800580e:	6a3b      	ldr	r3, [r7, #32]
 8005810:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005814:	2100      	movs	r1, #0
 8005816:	4b47      	ldr	r3, [pc, #284]	@ (8005934 <HAL_RCC_GetSysClockFreq+0x188>)
 8005818:	fb03 f201 	mul.w	r2, r3, r1
 800581c:	2300      	movs	r3, #0
 800581e:	fb00 f303 	mul.w	r3, r0, r3
 8005822:	4413      	add	r3, r2
 8005824:	4a43      	ldr	r2, [pc, #268]	@ (8005934 <HAL_RCC_GetSysClockFreq+0x188>)
 8005826:	fba0 1202 	umull	r1, r2, r0, r2
 800582a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800582c:	460a      	mov	r2, r1
 800582e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005830:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005832:	4413      	add	r3, r2
 8005834:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005838:	2200      	movs	r2, #0
 800583a:	61bb      	str	r3, [r7, #24]
 800583c:	61fa      	str	r2, [r7, #28]
 800583e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005842:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005846:	f7fa fcc7 	bl	80001d8 <__aeabi_uldivmod>
 800584a:	4602      	mov	r2, r0
 800584c:	460b      	mov	r3, r1
 800584e:	4613      	mov	r3, r2
 8005850:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005852:	e053      	b.n	80058fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005854:	4b35      	ldr	r3, [pc, #212]	@ (800592c <HAL_RCC_GetSysClockFreq+0x180>)
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	099b      	lsrs	r3, r3, #6
 800585a:	2200      	movs	r2, #0
 800585c:	613b      	str	r3, [r7, #16]
 800585e:	617a      	str	r2, [r7, #20]
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005866:	f04f 0b00 	mov.w	fp, #0
 800586a:	4652      	mov	r2, sl
 800586c:	465b      	mov	r3, fp
 800586e:	f04f 0000 	mov.w	r0, #0
 8005872:	f04f 0100 	mov.w	r1, #0
 8005876:	0159      	lsls	r1, r3, #5
 8005878:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800587c:	0150      	lsls	r0, r2, #5
 800587e:	4602      	mov	r2, r0
 8005880:	460b      	mov	r3, r1
 8005882:	ebb2 080a 	subs.w	r8, r2, sl
 8005886:	eb63 090b 	sbc.w	r9, r3, fp
 800588a:	f04f 0200 	mov.w	r2, #0
 800588e:	f04f 0300 	mov.w	r3, #0
 8005892:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005896:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800589a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800589e:	ebb2 0408 	subs.w	r4, r2, r8
 80058a2:	eb63 0509 	sbc.w	r5, r3, r9
 80058a6:	f04f 0200 	mov.w	r2, #0
 80058aa:	f04f 0300 	mov.w	r3, #0
 80058ae:	00eb      	lsls	r3, r5, #3
 80058b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058b4:	00e2      	lsls	r2, r4, #3
 80058b6:	4614      	mov	r4, r2
 80058b8:	461d      	mov	r5, r3
 80058ba:	eb14 030a 	adds.w	r3, r4, sl
 80058be:	603b      	str	r3, [r7, #0]
 80058c0:	eb45 030b 	adc.w	r3, r5, fp
 80058c4:	607b      	str	r3, [r7, #4]
 80058c6:	f04f 0200 	mov.w	r2, #0
 80058ca:	f04f 0300 	mov.w	r3, #0
 80058ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80058d2:	4629      	mov	r1, r5
 80058d4:	028b      	lsls	r3, r1, #10
 80058d6:	4621      	mov	r1, r4
 80058d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80058dc:	4621      	mov	r1, r4
 80058de:	028a      	lsls	r2, r1, #10
 80058e0:	4610      	mov	r0, r2
 80058e2:	4619      	mov	r1, r3
 80058e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058e6:	2200      	movs	r2, #0
 80058e8:	60bb      	str	r3, [r7, #8]
 80058ea:	60fa      	str	r2, [r7, #12]
 80058ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058f0:	f7fa fc72 	bl	80001d8 <__aeabi_uldivmod>
 80058f4:	4602      	mov	r2, r0
 80058f6:	460b      	mov	r3, r1
 80058f8:	4613      	mov	r3, r2
 80058fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80058fc:	4b0b      	ldr	r3, [pc, #44]	@ (800592c <HAL_RCC_GetSysClockFreq+0x180>)
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	0c1b      	lsrs	r3, r3, #16
 8005902:	f003 0303 	and.w	r3, r3, #3
 8005906:	3301      	adds	r3, #1
 8005908:	005b      	lsls	r3, r3, #1
 800590a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800590c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800590e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005910:	fbb2 f3f3 	udiv	r3, r2, r3
 8005914:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005916:	e002      	b.n	800591e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005918:	4b05      	ldr	r3, [pc, #20]	@ (8005930 <HAL_RCC_GetSysClockFreq+0x184>)
 800591a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800591c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800591e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005920:	4618      	mov	r0, r3
 8005922:	3740      	adds	r7, #64	@ 0x40
 8005924:	46bd      	mov	sp, r7
 8005926:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800592a:	bf00      	nop
 800592c:	40023800 	.word	0x40023800
 8005930:	00f42400 	.word	0x00f42400
 8005934:	017d7840 	.word	0x017d7840

08005938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005938:	b480      	push	{r7}
 800593a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800593c:	4b03      	ldr	r3, [pc, #12]	@ (800594c <HAL_RCC_GetHCLKFreq+0x14>)
 800593e:	681b      	ldr	r3, [r3, #0]
}
 8005940:	4618      	mov	r0, r3
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	20000004 	.word	0x20000004

08005950 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005954:	f7ff fff0 	bl	8005938 <HAL_RCC_GetHCLKFreq>
 8005958:	4602      	mov	r2, r0
 800595a:	4b05      	ldr	r3, [pc, #20]	@ (8005970 <HAL_RCC_GetPCLK1Freq+0x20>)
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	0a9b      	lsrs	r3, r3, #10
 8005960:	f003 0307 	and.w	r3, r3, #7
 8005964:	4903      	ldr	r1, [pc, #12]	@ (8005974 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005966:	5ccb      	ldrb	r3, [r1, r3]
 8005968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800596c:	4618      	mov	r0, r3
 800596e:	bd80      	pop	{r7, pc}
 8005970:	40023800 	.word	0x40023800
 8005974:	08007718 	.word	0x08007718

08005978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800597c:	f7ff ffdc 	bl	8005938 <HAL_RCC_GetHCLKFreq>
 8005980:	4602      	mov	r2, r0
 8005982:	4b05      	ldr	r3, [pc, #20]	@ (8005998 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	0b5b      	lsrs	r3, r3, #13
 8005988:	f003 0307 	and.w	r3, r3, #7
 800598c:	4903      	ldr	r1, [pc, #12]	@ (800599c <HAL_RCC_GetPCLK2Freq+0x24>)
 800598e:	5ccb      	ldrb	r3, [r1, r3]
 8005990:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005994:	4618      	mov	r0, r3
 8005996:	bd80      	pop	{r7, pc}
 8005998:	40023800 	.word	0x40023800
 800599c:	08007718 	.word	0x08007718

080059a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d101      	bne.n	80059b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e041      	b.n	8005a36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d106      	bne.n	80059cc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f7fb fe84 	bl	80016d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2202      	movs	r2, #2
 80059d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	3304      	adds	r3, #4
 80059dc:	4619      	mov	r1, r3
 80059de:	4610      	mov	r0, r2
 80059e0:	f000 fa70 	bl	8005ec4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3708      	adds	r7, #8
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
	...

08005a40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b085      	sub	sp, #20
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d001      	beq.n	8005a58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	e044      	b.n	8005ae2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	68da      	ldr	r2, [r3, #12]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f042 0201 	orr.w	r2, r2, #1
 8005a6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a1e      	ldr	r2, [pc, #120]	@ (8005af0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d018      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x6c>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a82:	d013      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x6c>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a1a      	ldr	r2, [pc, #104]	@ (8005af4 <HAL_TIM_Base_Start_IT+0xb4>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d00e      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x6c>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a19      	ldr	r2, [pc, #100]	@ (8005af8 <HAL_TIM_Base_Start_IT+0xb8>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d009      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x6c>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a17      	ldr	r2, [pc, #92]	@ (8005afc <HAL_TIM_Base_Start_IT+0xbc>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d004      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x6c>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a16      	ldr	r2, [pc, #88]	@ (8005b00 <HAL_TIM_Base_Start_IT+0xc0>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d111      	bne.n	8005ad0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f003 0307 	and.w	r3, r3, #7
 8005ab6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2b06      	cmp	r3, #6
 8005abc:	d010      	beq.n	8005ae0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f042 0201 	orr.w	r2, r2, #1
 8005acc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ace:	e007      	b.n	8005ae0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f042 0201 	orr.w	r2, r2, #1
 8005ade:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ae0:	2300      	movs	r3, #0
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3714      	adds	r7, #20
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	40010000 	.word	0x40010000
 8005af4:	40000400 	.word	0x40000400
 8005af8:	40000800 	.word	0x40000800
 8005afc:	40000c00 	.word	0x40000c00
 8005b00:	40014000 	.word	0x40014000

08005b04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d020      	beq.n	8005b68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	f003 0302 	and.w	r3, r3, #2
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d01b      	beq.n	8005b68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f06f 0202 	mvn.w	r2, #2
 8005b38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	f003 0303 	and.w	r3, r3, #3
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d003      	beq.n	8005b56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 f999 	bl	8005e86 <HAL_TIM_IC_CaptureCallback>
 8005b54:	e005      	b.n	8005b62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 f98b 	bl	8005e72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 f99c 	bl	8005e9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	f003 0304 	and.w	r3, r3, #4
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d020      	beq.n	8005bb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f003 0304 	and.w	r3, r3, #4
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d01b      	beq.n	8005bb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f06f 0204 	mvn.w	r2, #4
 8005b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2202      	movs	r2, #2
 8005b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d003      	beq.n	8005ba2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f973 	bl	8005e86 <HAL_TIM_IC_CaptureCallback>
 8005ba0:	e005      	b.n	8005bae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 f965 	bl	8005e72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f000 f976 	bl	8005e9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	f003 0308 	and.w	r3, r3, #8
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d020      	beq.n	8005c00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f003 0308 	and.w	r3, r3, #8
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d01b      	beq.n	8005c00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f06f 0208 	mvn.w	r2, #8
 8005bd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2204      	movs	r2, #4
 8005bd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	69db      	ldr	r3, [r3, #28]
 8005bde:	f003 0303 	and.w	r3, r3, #3
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f94d 	bl	8005e86 <HAL_TIM_IC_CaptureCallback>
 8005bec:	e005      	b.n	8005bfa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 f93f 	bl	8005e72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 f950 	bl	8005e9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	f003 0310 	and.w	r3, r3, #16
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d020      	beq.n	8005c4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	f003 0310 	and.w	r3, r3, #16
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d01b      	beq.n	8005c4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f06f 0210 	mvn.w	r2, #16
 8005c1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2208      	movs	r2, #8
 8005c22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	69db      	ldr	r3, [r3, #28]
 8005c2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d003      	beq.n	8005c3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 f927 	bl	8005e86 <HAL_TIM_IC_CaptureCallback>
 8005c38:	e005      	b.n	8005c46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f000 f919 	bl	8005e72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f000 f92a 	bl	8005e9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	f003 0301 	and.w	r3, r3, #1
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d00c      	beq.n	8005c70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d007      	beq.n	8005c70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f06f 0201 	mvn.w	r2, #1
 8005c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7fb f968 	bl	8000f40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00c      	beq.n	8005c94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d007      	beq.n	8005c94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 fab0 	bl	80061f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d00c      	beq.n	8005cb8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d007      	beq.n	8005cb8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f8fb 	bl	8005eae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	f003 0320 	and.w	r3, r3, #32
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d00c      	beq.n	8005cdc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f003 0320 	and.w	r3, r3, #32
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d007      	beq.n	8005cdc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f06f 0220 	mvn.w	r2, #32
 8005cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f000 fa82 	bl	80061e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cdc:	bf00      	nop
 8005cde:	3710      	adds	r7, #16
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}

08005ce4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d101      	bne.n	8005d00 <HAL_TIM_ConfigClockSource+0x1c>
 8005cfc:	2302      	movs	r3, #2
 8005cfe:	e0b4      	b.n	8005e6a <HAL_TIM_ConfigClockSource+0x186>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2202      	movs	r2, #2
 8005d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005d1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68ba      	ldr	r2, [r7, #8]
 8005d2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d38:	d03e      	beq.n	8005db8 <HAL_TIM_ConfigClockSource+0xd4>
 8005d3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005d3e:	f200 8087 	bhi.w	8005e50 <HAL_TIM_ConfigClockSource+0x16c>
 8005d42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d46:	f000 8086 	beq.w	8005e56 <HAL_TIM_ConfigClockSource+0x172>
 8005d4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d4e:	d87f      	bhi.n	8005e50 <HAL_TIM_ConfigClockSource+0x16c>
 8005d50:	2b70      	cmp	r3, #112	@ 0x70
 8005d52:	d01a      	beq.n	8005d8a <HAL_TIM_ConfigClockSource+0xa6>
 8005d54:	2b70      	cmp	r3, #112	@ 0x70
 8005d56:	d87b      	bhi.n	8005e50 <HAL_TIM_ConfigClockSource+0x16c>
 8005d58:	2b60      	cmp	r3, #96	@ 0x60
 8005d5a:	d050      	beq.n	8005dfe <HAL_TIM_ConfigClockSource+0x11a>
 8005d5c:	2b60      	cmp	r3, #96	@ 0x60
 8005d5e:	d877      	bhi.n	8005e50 <HAL_TIM_ConfigClockSource+0x16c>
 8005d60:	2b50      	cmp	r3, #80	@ 0x50
 8005d62:	d03c      	beq.n	8005dde <HAL_TIM_ConfigClockSource+0xfa>
 8005d64:	2b50      	cmp	r3, #80	@ 0x50
 8005d66:	d873      	bhi.n	8005e50 <HAL_TIM_ConfigClockSource+0x16c>
 8005d68:	2b40      	cmp	r3, #64	@ 0x40
 8005d6a:	d058      	beq.n	8005e1e <HAL_TIM_ConfigClockSource+0x13a>
 8005d6c:	2b40      	cmp	r3, #64	@ 0x40
 8005d6e:	d86f      	bhi.n	8005e50 <HAL_TIM_ConfigClockSource+0x16c>
 8005d70:	2b30      	cmp	r3, #48	@ 0x30
 8005d72:	d064      	beq.n	8005e3e <HAL_TIM_ConfigClockSource+0x15a>
 8005d74:	2b30      	cmp	r3, #48	@ 0x30
 8005d76:	d86b      	bhi.n	8005e50 <HAL_TIM_ConfigClockSource+0x16c>
 8005d78:	2b20      	cmp	r3, #32
 8005d7a:	d060      	beq.n	8005e3e <HAL_TIM_ConfigClockSource+0x15a>
 8005d7c:	2b20      	cmp	r3, #32
 8005d7e:	d867      	bhi.n	8005e50 <HAL_TIM_ConfigClockSource+0x16c>
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d05c      	beq.n	8005e3e <HAL_TIM_ConfigClockSource+0x15a>
 8005d84:	2b10      	cmp	r3, #16
 8005d86:	d05a      	beq.n	8005e3e <HAL_TIM_ConfigClockSource+0x15a>
 8005d88:	e062      	b.n	8005e50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d9a:	f000 f993 	bl	80060c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005dac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	609a      	str	r2, [r3, #8]
      break;
 8005db6:	e04f      	b.n	8005e58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005dc8:	f000 f97c 	bl	80060c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	689a      	ldr	r2, [r3, #8]
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005dda:	609a      	str	r2, [r3, #8]
      break;
 8005ddc:	e03c      	b.n	8005e58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dea:	461a      	mov	r2, r3
 8005dec:	f000 f8f0 	bl	8005fd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2150      	movs	r1, #80	@ 0x50
 8005df6:	4618      	mov	r0, r3
 8005df8:	f000 f949 	bl	800608e <TIM_ITRx_SetConfig>
      break;
 8005dfc:	e02c      	b.n	8005e58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	f000 f90f 	bl	800602e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2160      	movs	r1, #96	@ 0x60
 8005e16:	4618      	mov	r0, r3
 8005e18:	f000 f939 	bl	800608e <TIM_ITRx_SetConfig>
      break;
 8005e1c:	e01c      	b.n	8005e58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e2a:	461a      	mov	r2, r3
 8005e2c:	f000 f8d0 	bl	8005fd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	2140      	movs	r1, #64	@ 0x40
 8005e36:	4618      	mov	r0, r3
 8005e38:	f000 f929 	bl	800608e <TIM_ITRx_SetConfig>
      break;
 8005e3c:	e00c      	b.n	8005e58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4619      	mov	r1, r3
 8005e48:	4610      	mov	r0, r2
 8005e4a:	f000 f920 	bl	800608e <TIM_ITRx_SetConfig>
      break;
 8005e4e:	e003      	b.n	8005e58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	73fb      	strb	r3, [r7, #15]
      break;
 8005e54:	e000      	b.n	8005e58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e72:	b480      	push	{r7}
 8005e74:	b083      	sub	sp, #12
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e7a:	bf00      	nop
 8005e7c:	370c      	adds	r7, #12
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr

08005e86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b083      	sub	sp, #12
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e8e:	bf00      	nop
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr

08005e9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b083      	sub	sp, #12
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ea2:	bf00      	nop
 8005ea4:	370c      	adds	r7, #12
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr

08005eae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b083      	sub	sp, #12
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005eb6:	bf00      	nop
 8005eb8:	370c      	adds	r7, #12
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr
	...

08005ec4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a37      	ldr	r2, [pc, #220]	@ (8005fb4 <TIM_Base_SetConfig+0xf0>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d00f      	beq.n	8005efc <TIM_Base_SetConfig+0x38>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ee2:	d00b      	beq.n	8005efc <TIM_Base_SetConfig+0x38>
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	4a34      	ldr	r2, [pc, #208]	@ (8005fb8 <TIM_Base_SetConfig+0xf4>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d007      	beq.n	8005efc <TIM_Base_SetConfig+0x38>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	4a33      	ldr	r2, [pc, #204]	@ (8005fbc <TIM_Base_SetConfig+0xf8>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d003      	beq.n	8005efc <TIM_Base_SetConfig+0x38>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	4a32      	ldr	r2, [pc, #200]	@ (8005fc0 <TIM_Base_SetConfig+0xfc>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d108      	bne.n	8005f0e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	68fa      	ldr	r2, [r7, #12]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a28      	ldr	r2, [pc, #160]	@ (8005fb4 <TIM_Base_SetConfig+0xf0>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d01b      	beq.n	8005f4e <TIM_Base_SetConfig+0x8a>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f1c:	d017      	beq.n	8005f4e <TIM_Base_SetConfig+0x8a>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a25      	ldr	r2, [pc, #148]	@ (8005fb8 <TIM_Base_SetConfig+0xf4>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d013      	beq.n	8005f4e <TIM_Base_SetConfig+0x8a>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a24      	ldr	r2, [pc, #144]	@ (8005fbc <TIM_Base_SetConfig+0xf8>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d00f      	beq.n	8005f4e <TIM_Base_SetConfig+0x8a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a23      	ldr	r2, [pc, #140]	@ (8005fc0 <TIM_Base_SetConfig+0xfc>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d00b      	beq.n	8005f4e <TIM_Base_SetConfig+0x8a>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a22      	ldr	r2, [pc, #136]	@ (8005fc4 <TIM_Base_SetConfig+0x100>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d007      	beq.n	8005f4e <TIM_Base_SetConfig+0x8a>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a21      	ldr	r2, [pc, #132]	@ (8005fc8 <TIM_Base_SetConfig+0x104>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d003      	beq.n	8005f4e <TIM_Base_SetConfig+0x8a>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	4a20      	ldr	r2, [pc, #128]	@ (8005fcc <TIM_Base_SetConfig+0x108>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d108      	bne.n	8005f60 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	689a      	ldr	r2, [r3, #8]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a0c      	ldr	r2, [pc, #48]	@ (8005fb4 <TIM_Base_SetConfig+0xf0>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d103      	bne.n	8005f8e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	691a      	ldr	r2, [r3, #16]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f043 0204 	orr.w	r2, r3, #4
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2201      	movs	r2, #1
 8005f9e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	68fa      	ldr	r2, [r7, #12]
 8005fa4:	601a      	str	r2, [r3, #0]
}
 8005fa6:	bf00      	nop
 8005fa8:	3714      	adds	r7, #20
 8005faa:	46bd      	mov	sp, r7
 8005fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb0:	4770      	bx	lr
 8005fb2:	bf00      	nop
 8005fb4:	40010000 	.word	0x40010000
 8005fb8:	40000400 	.word	0x40000400
 8005fbc:	40000800 	.word	0x40000800
 8005fc0:	40000c00 	.word	0x40000c00
 8005fc4:	40014000 	.word	0x40014000
 8005fc8:	40014400 	.word	0x40014400
 8005fcc:	40014800 	.word	0x40014800

08005fd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6a1b      	ldr	r3, [r3, #32]
 8005fe0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
 8005fe6:	f023 0201 	bic.w	r2, r3, #1
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	699b      	ldr	r3, [r3, #24]
 8005ff2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ffa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	011b      	lsls	r3, r3, #4
 8006000:	693a      	ldr	r2, [r7, #16]
 8006002:	4313      	orrs	r3, r2
 8006004:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	f023 030a 	bic.w	r3, r3, #10
 800600c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800600e:	697a      	ldr	r2, [r7, #20]
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	4313      	orrs	r3, r2
 8006014:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	693a      	ldr	r2, [r7, #16]
 800601a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	697a      	ldr	r2, [r7, #20]
 8006020:	621a      	str	r2, [r3, #32]
}
 8006022:	bf00      	nop
 8006024:	371c      	adds	r7, #28
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr

0800602e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800602e:	b480      	push	{r7}
 8006030:	b087      	sub	sp, #28
 8006032:	af00      	add	r7, sp, #0
 8006034:	60f8      	str	r0, [r7, #12]
 8006036:	60b9      	str	r1, [r7, #8]
 8006038:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	f023 0210 	bic.w	r2, r3, #16
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	699b      	ldr	r3, [r3, #24]
 8006050:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006058:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	031b      	lsls	r3, r3, #12
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	4313      	orrs	r3, r2
 8006062:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800606a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	011b      	lsls	r3, r3, #4
 8006070:	697a      	ldr	r2, [r7, #20]
 8006072:	4313      	orrs	r3, r2
 8006074:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	693a      	ldr	r2, [r7, #16]
 800607a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	697a      	ldr	r2, [r7, #20]
 8006080:	621a      	str	r2, [r3, #32]
}
 8006082:	bf00      	nop
 8006084:	371c      	adds	r7, #28
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr

0800608e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800608e:	b480      	push	{r7}
 8006090:	b085      	sub	sp, #20
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
 8006096:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	4313      	orrs	r3, r2
 80060ac:	f043 0307 	orr.w	r3, r3, #7
 80060b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	68fa      	ldr	r2, [r7, #12]
 80060b6:	609a      	str	r2, [r3, #8]
}
 80060b8:	bf00      	nop
 80060ba:	3714      	adds	r7, #20
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr

080060c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b087      	sub	sp, #28
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
 80060d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	689b      	ldr	r3, [r3, #8]
 80060d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80060de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	021a      	lsls	r2, r3, #8
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	431a      	orrs	r2, r3
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	697a      	ldr	r2, [r7, #20]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	697a      	ldr	r2, [r7, #20]
 80060f6:	609a      	str	r2, [r3, #8]
}
 80060f8:	bf00      	nop
 80060fa:	371c      	adds	r7, #28
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006104:	b480      	push	{r7}
 8006106:	b085      	sub	sp, #20
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006114:	2b01      	cmp	r3, #1
 8006116:	d101      	bne.n	800611c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006118:	2302      	movs	r3, #2
 800611a:	e050      	b.n	80061be <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2202      	movs	r2, #2
 8006128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006142:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	4313      	orrs	r3, r2
 800614c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a1c      	ldr	r2, [pc, #112]	@ (80061cc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d018      	beq.n	8006192 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006168:	d013      	beq.n	8006192 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a18      	ldr	r2, [pc, #96]	@ (80061d0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d00e      	beq.n	8006192 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a16      	ldr	r2, [pc, #88]	@ (80061d4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d009      	beq.n	8006192 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a15      	ldr	r2, [pc, #84]	@ (80061d8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d004      	beq.n	8006192 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a13      	ldr	r2, [pc, #76]	@ (80061dc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d10c      	bne.n	80061ac <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006198:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	68ba      	ldr	r2, [r7, #8]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2201      	movs	r2, #1
 80061b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3714      	adds	r7, #20
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop
 80061cc:	40010000 	.word	0x40010000
 80061d0:	40000400 	.word	0x40000400
 80061d4:	40000800 	.word	0x40000800
 80061d8:	40000c00 	.word	0x40000c00
 80061dc:	40014000 	.word	0x40014000

080061e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061e8:	bf00      	nop
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr

080061f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b083      	sub	sp, #12
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80061fc:	bf00      	nop
 80061fe:	370c      	adds	r7, #12
 8006200:	46bd      	mov	sp, r7
 8006202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006206:	4770      	bx	lr

08006208 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d101      	bne.n	800621a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e042      	b.n	80062a0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006220:	b2db      	uxtb	r3, r3
 8006222:	2b00      	cmp	r3, #0
 8006224:	d106      	bne.n	8006234 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2200      	movs	r2, #0
 800622a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f7fb fa78 	bl	8001724 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2224      	movs	r2, #36	@ 0x24
 8006238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68da      	ldr	r2, [r3, #12]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800624a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f000 ffa1 	bl	8007194 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	691a      	ldr	r2, [r3, #16]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006260:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	695a      	ldr	r2, [r3, #20]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006270:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	68da      	ldr	r2, [r3, #12]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006280:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2220      	movs	r2, #32
 800628c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2220      	movs	r2, #32
 8006294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3708      	adds	r7, #8
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b08a      	sub	sp, #40	@ 0x28
 80062ac:	af02      	add	r7, sp, #8
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	603b      	str	r3, [r7, #0]
 80062b4:	4613      	mov	r3, r2
 80062b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80062b8:	2300      	movs	r3, #0
 80062ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	2b20      	cmp	r3, #32
 80062c6:	d175      	bne.n	80063b4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d002      	beq.n	80062d4 <HAL_UART_Transmit+0x2c>
 80062ce:	88fb      	ldrh	r3, [r7, #6]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d101      	bne.n	80062d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	e06e      	b.n	80063b6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2221      	movs	r2, #33	@ 0x21
 80062e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80062e6:	f7fb fba5 	bl	8001a34 <HAL_GetTick>
 80062ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	88fa      	ldrh	r2, [r7, #6]
 80062f0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	88fa      	ldrh	r2, [r7, #6]
 80062f6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006300:	d108      	bne.n	8006314 <HAL_UART_Transmit+0x6c>
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	691b      	ldr	r3, [r3, #16]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d104      	bne.n	8006314 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800630a:	2300      	movs	r3, #0
 800630c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	61bb      	str	r3, [r7, #24]
 8006312:	e003      	b.n	800631c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006318:	2300      	movs	r3, #0
 800631a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800631c:	e02e      	b.n	800637c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	2200      	movs	r2, #0
 8006326:	2180      	movs	r1, #128	@ 0x80
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f000 fc71 	bl	8006c10 <UART_WaitOnFlagUntilTimeout>
 800632e:	4603      	mov	r3, r0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d005      	beq.n	8006340 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2220      	movs	r2, #32
 8006338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e03a      	b.n	80063b6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d10b      	bne.n	800635e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	881b      	ldrh	r3, [r3, #0]
 800634a:	461a      	mov	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006354:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	3302      	adds	r3, #2
 800635a:	61bb      	str	r3, [r7, #24]
 800635c:	e007      	b.n	800636e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	781a      	ldrb	r2, [r3, #0]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	3301      	adds	r3, #1
 800636c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006372:	b29b      	uxth	r3, r3
 8006374:	3b01      	subs	r3, #1
 8006376:	b29a      	uxth	r2, r3
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006380:	b29b      	uxth	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d1cb      	bne.n	800631e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	9300      	str	r3, [sp, #0]
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	2200      	movs	r2, #0
 800638e:	2140      	movs	r1, #64	@ 0x40
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f000 fc3d 	bl	8006c10 <UART_WaitOnFlagUntilTimeout>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d005      	beq.n	80063a8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2220      	movs	r2, #32
 80063a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80063a4:	2303      	movs	r3, #3
 80063a6:	e006      	b.n	80063b6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2220      	movs	r2, #32
 80063ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80063b0:	2300      	movs	r3, #0
 80063b2:	e000      	b.n	80063b6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80063b4:	2302      	movs	r3, #2
  }
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3720      	adds	r7, #32
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}

080063be <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b08c      	sub	sp, #48	@ 0x30
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	60f8      	str	r0, [r7, #12]
 80063c6:	60b9      	str	r1, [r7, #8]
 80063c8:	4613      	mov	r3, r2
 80063ca:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	2b20      	cmp	r3, #32
 80063d6:	d146      	bne.n	8006466 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d002      	beq.n	80063e4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80063de:	88fb      	ldrh	r3, [r7, #6]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d101      	bne.n	80063e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e03f      	b.n	8006468 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2201      	movs	r2, #1
 80063ec:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2200      	movs	r2, #0
 80063f2:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80063f4:	88fb      	ldrh	r3, [r7, #6]
 80063f6:	461a      	mov	r2, r3
 80063f8:	68b9      	ldr	r1, [r7, #8]
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f000 fc62 	bl	8006cc4 <UART_Start_Receive_DMA>
 8006400:	4603      	mov	r3, r0
 8006402:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800640a:	2b01      	cmp	r3, #1
 800640c:	d125      	bne.n	800645a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800640e:	2300      	movs	r3, #0
 8006410:	613b      	str	r3, [r7, #16]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	613b      	str	r3, [r7, #16]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	613b      	str	r3, [r7, #16]
 8006422:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	330c      	adds	r3, #12
 800642a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	e853 3f00 	ldrex	r3, [r3]
 8006432:	617b      	str	r3, [r7, #20]
   return(result);
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	f043 0310 	orr.w	r3, r3, #16
 800643a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	330c      	adds	r3, #12
 8006442:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006444:	627a      	str	r2, [r7, #36]	@ 0x24
 8006446:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006448:	6a39      	ldr	r1, [r7, #32]
 800644a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800644c:	e841 2300 	strex	r3, r2, [r1]
 8006450:	61fb      	str	r3, [r7, #28]
   return(result);
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d1e5      	bne.n	8006424 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8006458:	e002      	b.n	8006460 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8006460:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006464:	e000      	b.n	8006468 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8006466:	2302      	movs	r3, #2
  }
}
 8006468:	4618      	mov	r0, r3
 800646a:	3730      	adds	r7, #48	@ 0x30
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b0ba      	sub	sp, #232	@ 0xe8
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	695b      	ldr	r3, [r3, #20]
 8006492:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006496:	2300      	movs	r3, #0
 8006498:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800649c:	2300      	movs	r3, #0
 800649e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80064a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064a6:	f003 030f 	and.w	r3, r3, #15
 80064aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80064ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d10f      	bne.n	80064d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064ba:	f003 0320 	and.w	r3, r3, #32
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d009      	beq.n	80064d6 <HAL_UART_IRQHandler+0x66>
 80064c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064c6:	f003 0320 	and.w	r3, r3, #32
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d003      	beq.n	80064d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 fda2 	bl	8007018 <UART_Receive_IT>
      return;
 80064d4:	e273      	b.n	80069be <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80064d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064da:	2b00      	cmp	r3, #0
 80064dc:	f000 80de 	beq.w	800669c <HAL_UART_IRQHandler+0x22c>
 80064e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064e4:	f003 0301 	and.w	r3, r3, #1
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d106      	bne.n	80064fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064f0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	f000 80d1 	beq.w	800669c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064fe:	f003 0301 	and.w	r3, r3, #1
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00b      	beq.n	800651e <HAL_UART_IRQHandler+0xae>
 8006506:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800650a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800650e:	2b00      	cmp	r3, #0
 8006510:	d005      	beq.n	800651e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006516:	f043 0201 	orr.w	r2, r3, #1
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800651e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006522:	f003 0304 	and.w	r3, r3, #4
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00b      	beq.n	8006542 <HAL_UART_IRQHandler+0xd2>
 800652a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800652e:	f003 0301 	and.w	r3, r3, #1
 8006532:	2b00      	cmp	r3, #0
 8006534:	d005      	beq.n	8006542 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800653a:	f043 0202 	orr.w	r2, r3, #2
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006546:	f003 0302 	and.w	r3, r3, #2
 800654a:	2b00      	cmp	r3, #0
 800654c:	d00b      	beq.n	8006566 <HAL_UART_IRQHandler+0xf6>
 800654e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006552:	f003 0301 	and.w	r3, r3, #1
 8006556:	2b00      	cmp	r3, #0
 8006558:	d005      	beq.n	8006566 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800655e:	f043 0204 	orr.w	r2, r3, #4
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800656a:	f003 0308 	and.w	r3, r3, #8
 800656e:	2b00      	cmp	r3, #0
 8006570:	d011      	beq.n	8006596 <HAL_UART_IRQHandler+0x126>
 8006572:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006576:	f003 0320 	and.w	r3, r3, #32
 800657a:	2b00      	cmp	r3, #0
 800657c:	d105      	bne.n	800658a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800657e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	d005      	beq.n	8006596 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800658e:	f043 0208 	orr.w	r2, r3, #8
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800659a:	2b00      	cmp	r3, #0
 800659c:	f000 820a 	beq.w	80069b4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065a4:	f003 0320 	and.w	r3, r3, #32
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d008      	beq.n	80065be <HAL_UART_IRQHandler+0x14e>
 80065ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065b0:	f003 0320 	and.w	r3, r3, #32
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d002      	beq.n	80065be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 fd2d 	bl	8007018 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	695b      	ldr	r3, [r3, #20]
 80065c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065c8:	2b40      	cmp	r3, #64	@ 0x40
 80065ca:	bf0c      	ite	eq
 80065cc:	2301      	moveq	r3, #1
 80065ce:	2300      	movne	r3, #0
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065da:	f003 0308 	and.w	r3, r3, #8
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d103      	bne.n	80065ea <HAL_UART_IRQHandler+0x17a>
 80065e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d04f      	beq.n	800668a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 fc38 	bl	8006e60 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	695b      	ldr	r3, [r3, #20]
 80065f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065fa:	2b40      	cmp	r3, #64	@ 0x40
 80065fc:	d141      	bne.n	8006682 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	3314      	adds	r3, #20
 8006604:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006608:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800660c:	e853 3f00 	ldrex	r3, [r3]
 8006610:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006614:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006618:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800661c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	3314      	adds	r3, #20
 8006626:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800662a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800662e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006632:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006636:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800663a:	e841 2300 	strex	r3, r2, [r1]
 800663e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006642:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d1d9      	bne.n	80065fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800664e:	2b00      	cmp	r3, #0
 8006650:	d013      	beq.n	800667a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006656:	4a8a      	ldr	r2, [pc, #552]	@ (8006880 <HAL_UART_IRQHandler+0x410>)
 8006658:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800665e:	4618      	mov	r0, r3
 8006660:	f7fb fcd2 	bl	8002008 <HAL_DMA_Abort_IT>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d016      	beq.n	8006698 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800666e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006674:	4610      	mov	r0, r2
 8006676:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006678:	e00e      	b.n	8006698 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f9c0 	bl	8006a00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006680:	e00a      	b.n	8006698 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f9bc 	bl	8006a00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006688:	e006      	b.n	8006698 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 f9b8 	bl	8006a00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2200      	movs	r2, #0
 8006694:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006696:	e18d      	b.n	80069b4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006698:	bf00      	nop
    return;
 800669a:	e18b      	b.n	80069b4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	f040 8167 	bne.w	8006974 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80066a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066aa:	f003 0310 	and.w	r3, r3, #16
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	f000 8160 	beq.w	8006974 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80066b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066b8:	f003 0310 	and.w	r3, r3, #16
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f000 8159 	beq.w	8006974 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066c2:	2300      	movs	r3, #0
 80066c4:	60bb      	str	r3, [r7, #8]
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	60bb      	str	r3, [r7, #8]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	60bb      	str	r3, [r7, #8]
 80066d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	695b      	ldr	r3, [r3, #20]
 80066de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066e2:	2b40      	cmp	r3, #64	@ 0x40
 80066e4:	f040 80ce 	bne.w	8006884 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	f000 80a9 	beq.w	8006850 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006702:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006706:	429a      	cmp	r2, r3
 8006708:	f080 80a2 	bcs.w	8006850 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006712:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006718:	69db      	ldr	r3, [r3, #28]
 800671a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800671e:	f000 8088 	beq.w	8006832 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	330c      	adds	r3, #12
 8006728:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006730:	e853 3f00 	ldrex	r3, [r3]
 8006734:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006738:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800673c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006740:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	330c      	adds	r3, #12
 800674a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800674e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006752:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800675a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800675e:	e841 2300 	strex	r3, r2, [r1]
 8006762:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006766:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1d9      	bne.n	8006722 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	3314      	adds	r3, #20
 8006774:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006776:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006778:	e853 3f00 	ldrex	r3, [r3]
 800677c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800677e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006780:	f023 0301 	bic.w	r3, r3, #1
 8006784:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	3314      	adds	r3, #20
 800678e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006792:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006796:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006798:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800679a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800679e:	e841 2300 	strex	r3, r2, [r1]
 80067a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80067a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1e1      	bne.n	800676e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	3314      	adds	r3, #20
 80067b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067b4:	e853 3f00 	ldrex	r3, [r3]
 80067b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80067ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	3314      	adds	r3, #20
 80067ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80067ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80067d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80067d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80067d6:	e841 2300 	strex	r3, r2, [r1]
 80067da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80067dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1e3      	bne.n	80067aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2220      	movs	r2, #32
 80067e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	330c      	adds	r3, #12
 80067f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067fa:	e853 3f00 	ldrex	r3, [r3]
 80067fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006800:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006802:	f023 0310 	bic.w	r3, r3, #16
 8006806:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	330c      	adds	r3, #12
 8006810:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006814:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006816:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006818:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800681a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800681c:	e841 2300 	strex	r3, r2, [r1]
 8006820:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006822:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1e3      	bne.n	80067f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800682c:	4618      	mov	r0, r3
 800682e:	f7fb fb7b 	bl	8001f28 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2202      	movs	r2, #2
 8006836:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006840:	b29b      	uxth	r3, r3
 8006842:	1ad3      	subs	r3, r2, r3
 8006844:	b29b      	uxth	r3, r3
 8006846:	4619      	mov	r1, r3
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f7fa fa7f 	bl	8000d4c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800684e:	e0b3      	b.n	80069b8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006854:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006858:	429a      	cmp	r2, r3
 800685a:	f040 80ad 	bne.w	80069b8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006862:	69db      	ldr	r3, [r3, #28]
 8006864:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006868:	f040 80a6 	bne.w	80069b8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006876:	4619      	mov	r1, r3
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f7fa fa67 	bl	8000d4c <HAL_UARTEx_RxEventCallback>
      return;
 800687e:	e09b      	b.n	80069b8 <HAL_UART_IRQHandler+0x548>
 8006880:	08006f27 	.word	0x08006f27
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800688c:	b29b      	uxth	r3, r3
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006898:	b29b      	uxth	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	f000 808e 	beq.w	80069bc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80068a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f000 8089 	beq.w	80069bc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	330c      	adds	r3, #12
 80068b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b4:	e853 3f00 	ldrex	r3, [r3]
 80068b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	330c      	adds	r3, #12
 80068ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80068ce:	647a      	str	r2, [r7, #68]	@ 0x44
 80068d0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068d4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068d6:	e841 2300 	strex	r3, r2, [r1]
 80068da:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1e3      	bne.n	80068aa <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	3314      	adds	r3, #20
 80068e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ec:	e853 3f00 	ldrex	r3, [r3]
 80068f0:	623b      	str	r3, [r7, #32]
   return(result);
 80068f2:	6a3b      	ldr	r3, [r7, #32]
 80068f4:	f023 0301 	bic.w	r3, r3, #1
 80068f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	3314      	adds	r3, #20
 8006902:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006906:	633a      	str	r2, [r7, #48]	@ 0x30
 8006908:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800690a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800690c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800690e:	e841 2300 	strex	r3, r2, [r1]
 8006912:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006916:	2b00      	cmp	r3, #0
 8006918:	d1e3      	bne.n	80068e2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2220      	movs	r2, #32
 800691e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	330c      	adds	r3, #12
 800692e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	e853 3f00 	ldrex	r3, [r3]
 8006936:	60fb      	str	r3, [r7, #12]
   return(result);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f023 0310 	bic.w	r3, r3, #16
 800693e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	330c      	adds	r3, #12
 8006948:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800694c:	61fa      	str	r2, [r7, #28]
 800694e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006950:	69b9      	ldr	r1, [r7, #24]
 8006952:	69fa      	ldr	r2, [r7, #28]
 8006954:	e841 2300 	strex	r3, r2, [r1]
 8006958:	617b      	str	r3, [r7, #20]
   return(result);
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1e3      	bne.n	8006928 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2202      	movs	r2, #2
 8006964:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006966:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800696a:	4619      	mov	r1, r3
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f7fa f9ed 	bl	8000d4c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006972:	e023      	b.n	80069bc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006978:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800697c:	2b00      	cmp	r3, #0
 800697e:	d009      	beq.n	8006994 <HAL_UART_IRQHandler+0x524>
 8006980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006984:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006988:	2b00      	cmp	r3, #0
 800698a:	d003      	beq.n	8006994 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 fadb 	bl	8006f48 <UART_Transmit_IT>
    return;
 8006992:	e014      	b.n	80069be <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006994:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800699c:	2b00      	cmp	r3, #0
 800699e:	d00e      	beq.n	80069be <HAL_UART_IRQHandler+0x54e>
 80069a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d008      	beq.n	80069be <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	f000 fb1b 	bl	8006fe8 <UART_EndTransmit_IT>
    return;
 80069b2:	e004      	b.n	80069be <HAL_UART_IRQHandler+0x54e>
    return;
 80069b4:	bf00      	nop
 80069b6:	e002      	b.n	80069be <HAL_UART_IRQHandler+0x54e>
      return;
 80069b8:	bf00      	nop
 80069ba:	e000      	b.n	80069be <HAL_UART_IRQHandler+0x54e>
      return;
 80069bc:	bf00      	nop
  }
}
 80069be:	37e8      	adds	r7, #232	@ 0xe8
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}

080069c4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80069e0:	bf00      	nop
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006a08:	bf00      	nop
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b09c      	sub	sp, #112	@ 0x70
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a20:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d172      	bne.n	8006b16 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006a30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a32:	2200      	movs	r2, #0
 8006a34:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	330c      	adds	r3, #12
 8006a3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a40:	e853 3f00 	ldrex	r3, [r3]
 8006a44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	330c      	adds	r3, #12
 8006a54:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006a56:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006a58:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006a5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006a5e:	e841 2300 	strex	r3, r2, [r1]
 8006a62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006a64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1e5      	bne.n	8006a36 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	3314      	adds	r3, #20
 8006a70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a74:	e853 3f00 	ldrex	r3, [r3]
 8006a78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a7c:	f023 0301 	bic.w	r3, r3, #1
 8006a80:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	3314      	adds	r3, #20
 8006a88:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006a8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a92:	e841 2300 	strex	r3, r2, [r1]
 8006a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d1e5      	bne.n	8006a6a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	3314      	adds	r3, #20
 8006aa4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa8:	e853 3f00 	ldrex	r3, [r3]
 8006aac:	623b      	str	r3, [r7, #32]
   return(result);
 8006aae:	6a3b      	ldr	r3, [r7, #32]
 8006ab0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ab4:	663b      	str	r3, [r7, #96]	@ 0x60
 8006ab6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	3314      	adds	r3, #20
 8006abc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006abe:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ac4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ac6:	e841 2300 	strex	r3, r2, [r1]
 8006aca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d1e5      	bne.n	8006a9e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ad2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ad4:	2220      	movs	r2, #32
 8006ad6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ada:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d119      	bne.n	8006b16 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	330c      	adds	r3, #12
 8006ae8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	e853 3f00 	ldrex	r3, [r3]
 8006af0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f023 0310 	bic.w	r3, r3, #16
 8006af8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006afa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	330c      	adds	r3, #12
 8006b00:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006b02:	61fa      	str	r2, [r7, #28]
 8006b04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b06:	69b9      	ldr	r1, [r7, #24]
 8006b08:	69fa      	ldr	r2, [r7, #28]
 8006b0a:	e841 2300 	strex	r3, r2, [r1]
 8006b0e:	617b      	str	r3, [r7, #20]
   return(result);
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d1e5      	bne.n	8006ae2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b18:	2200      	movs	r2, #0
 8006b1a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d106      	bne.n	8006b32 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b26:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b28:	4619      	mov	r1, r3
 8006b2a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006b2c:	f7fa f90e 	bl	8000d4c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b30:	e002      	b.n	8006b38 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006b32:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006b34:	f7ff ff50 	bl	80069d8 <HAL_UART_RxCpltCallback>
}
 8006b38:	bf00      	nop
 8006b3a:	3770      	adds	r7, #112	@ 0x70
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b084      	sub	sp, #16
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b4c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2201      	movs	r2, #1
 8006b52:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d108      	bne.n	8006b6e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b60:	085b      	lsrs	r3, r3, #1
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	4619      	mov	r1, r3
 8006b66:	68f8      	ldr	r0, [r7, #12]
 8006b68:	f7fa f8f0 	bl	8000d4c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006b6c:	e002      	b.n	8006b74 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	f7ff ff3c 	bl	80069ec <HAL_UART_RxHalfCpltCallback>
}
 8006b74:	bf00      	nop
 8006b76:	3710      	adds	r7, #16
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}

08006b7c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006b84:	2300      	movs	r3, #0
 8006b86:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b8c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	695b      	ldr	r3, [r3, #20]
 8006b94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b98:	2b80      	cmp	r3, #128	@ 0x80
 8006b9a:	bf0c      	ite	eq
 8006b9c:	2301      	moveq	r3, #1
 8006b9e:	2300      	movne	r3, #0
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	2b21      	cmp	r3, #33	@ 0x21
 8006bae:	d108      	bne.n	8006bc2 <UART_DMAError+0x46>
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d005      	beq.n	8006bc2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006bbc:	68b8      	ldr	r0, [r7, #8]
 8006bbe:	f000 f927 	bl	8006e10 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	695b      	ldr	r3, [r3, #20]
 8006bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bcc:	2b40      	cmp	r3, #64	@ 0x40
 8006bce:	bf0c      	ite	eq
 8006bd0:	2301      	moveq	r3, #1
 8006bd2:	2300      	movne	r3, #0
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	2b22      	cmp	r3, #34	@ 0x22
 8006be2:	d108      	bne.n	8006bf6 <UART_DMAError+0x7a>
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d005      	beq.n	8006bf6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	2200      	movs	r2, #0
 8006bee:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006bf0:	68b8      	ldr	r0, [r7, #8]
 8006bf2:	f000 f935 	bl	8006e60 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bfa:	f043 0210 	orr.w	r2, r3, #16
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c02:	68b8      	ldr	r0, [r7, #8]
 8006c04:	f7ff fefc 	bl	8006a00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c08:	bf00      	nop
 8006c0a:	3710      	adds	r7, #16
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	603b      	str	r3, [r7, #0]
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c20:	e03b      	b.n	8006c9a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c22:	6a3b      	ldr	r3, [r7, #32]
 8006c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c28:	d037      	beq.n	8006c9a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c2a:	f7fa ff03 	bl	8001a34 <HAL_GetTick>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	1ad3      	subs	r3, r2, r3
 8006c34:	6a3a      	ldr	r2, [r7, #32]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d302      	bcc.n	8006c40 <UART_WaitOnFlagUntilTimeout+0x30>
 8006c3a:	6a3b      	ldr	r3, [r7, #32]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d101      	bne.n	8006c44 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c40:	2303      	movs	r3, #3
 8006c42:	e03a      	b.n	8006cba <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	f003 0304 	and.w	r3, r3, #4
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d023      	beq.n	8006c9a <UART_WaitOnFlagUntilTimeout+0x8a>
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	2b80      	cmp	r3, #128	@ 0x80
 8006c56:	d020      	beq.n	8006c9a <UART_WaitOnFlagUntilTimeout+0x8a>
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	2b40      	cmp	r3, #64	@ 0x40
 8006c5c:	d01d      	beq.n	8006c9a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 0308 	and.w	r3, r3, #8
 8006c68:	2b08      	cmp	r3, #8
 8006c6a:	d116      	bne.n	8006c9a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	617b      	str	r3, [r7, #20]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	617b      	str	r3, [r7, #20]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	617b      	str	r3, [r7, #20]
 8006c80:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 f8ec 	bl	8006e60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2208      	movs	r2, #8
 8006c8c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2200      	movs	r2, #0
 8006c92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e00f      	b.n	8006cba <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	4013      	ands	r3, r2
 8006ca4:	68ba      	ldr	r2, [r7, #8]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	bf0c      	ite	eq
 8006caa:	2301      	moveq	r3, #1
 8006cac:	2300      	movne	r3, #0
 8006cae:	b2db      	uxtb	r3, r3
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	79fb      	ldrb	r3, [r7, #7]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d0b4      	beq.n	8006c22 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cb8:	2300      	movs	r3, #0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3718      	adds	r7, #24
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
	...

08006cc4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b098      	sub	sp, #96	@ 0x60
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	60f8      	str	r0, [r7, #12]
 8006ccc:	60b9      	str	r1, [r7, #8]
 8006cce:	4613      	mov	r3, r2
 8006cd0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006cd2:	68ba      	ldr	r2, [r7, #8]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	88fa      	ldrh	r2, [r7, #6]
 8006cdc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2222      	movs	r2, #34	@ 0x22
 8006ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf0:	4a44      	ldr	r2, [pc, #272]	@ (8006e04 <UART_Start_Receive_DMA+0x140>)
 8006cf2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf8:	4a43      	ldr	r2, [pc, #268]	@ (8006e08 <UART_Start_Receive_DMA+0x144>)
 8006cfa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d00:	4a42      	ldr	r2, [pc, #264]	@ (8006e0c <UART_Start_Receive_DMA+0x148>)
 8006d02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d08:	2200      	movs	r2, #0
 8006d0a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006d0c:	f107 0308 	add.w	r3, r7, #8
 8006d10:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	3304      	adds	r3, #4
 8006d1c:	4619      	mov	r1, r3
 8006d1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	88fb      	ldrh	r3, [r7, #6]
 8006d24:	f7fb f8a8 	bl	8001e78 <HAL_DMA_Start_IT>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d008      	beq.n	8006d40 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2210      	movs	r2, #16
 8006d32:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2220      	movs	r2, #32
 8006d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e05d      	b.n	8006dfc <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006d40:	2300      	movs	r3, #0
 8006d42:	613b      	str	r3, [r7, #16]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	613b      	str	r3, [r7, #16]
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	613b      	str	r3, [r7, #16]
 8006d54:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	691b      	ldr	r3, [r3, #16]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d019      	beq.n	8006d92 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	330c      	adds	r3, #12
 8006d64:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d68:	e853 3f00 	ldrex	r3, [r3]
 8006d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d74:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	330c      	adds	r3, #12
 8006d7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d7e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006d80:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d82:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006d84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d86:	e841 2300 	strex	r3, r2, [r1]
 8006d8a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006d8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d1e5      	bne.n	8006d5e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	3314      	adds	r3, #20
 8006d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d9c:	e853 3f00 	ldrex	r3, [r3]
 8006da0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006da4:	f043 0301 	orr.w	r3, r3, #1
 8006da8:	657b      	str	r3, [r7, #84]	@ 0x54
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	3314      	adds	r3, #20
 8006db0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006db2:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006db4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006db8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006dba:	e841 2300 	strex	r3, r2, [r1]
 8006dbe:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d1e5      	bne.n	8006d92 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	3314      	adds	r3, #20
 8006dcc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	e853 3f00 	ldrex	r3, [r3]
 8006dd4:	617b      	str	r3, [r7, #20]
   return(result);
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ddc:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	3314      	adds	r3, #20
 8006de4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006de6:	627a      	str	r2, [r7, #36]	@ 0x24
 8006de8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dea:	6a39      	ldr	r1, [r7, #32]
 8006dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dee:	e841 2300 	strex	r3, r2, [r1]
 8006df2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1e5      	bne.n	8006dc6 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8006dfa:	2300      	movs	r3, #0
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	3760      	adds	r7, #96	@ 0x60
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bd80      	pop	{r7, pc}
 8006e04:	08006a15 	.word	0x08006a15
 8006e08:	08006b41 	.word	0x08006b41
 8006e0c:	08006b7d 	.word	0x08006b7d

08006e10 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006e10:	b480      	push	{r7}
 8006e12:	b089      	sub	sp, #36	@ 0x24
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	330c      	adds	r3, #12
 8006e1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	e853 3f00 	ldrex	r3, [r3]
 8006e26:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006e2e:	61fb      	str	r3, [r7, #28]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	330c      	adds	r3, #12
 8006e36:	69fa      	ldr	r2, [r7, #28]
 8006e38:	61ba      	str	r2, [r7, #24]
 8006e3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3c:	6979      	ldr	r1, [r7, #20]
 8006e3e:	69ba      	ldr	r2, [r7, #24]
 8006e40:	e841 2300 	strex	r3, r2, [r1]
 8006e44:	613b      	str	r3, [r7, #16]
   return(result);
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d1e5      	bne.n	8006e18 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2220      	movs	r2, #32
 8006e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006e54:	bf00      	nop
 8006e56:	3724      	adds	r7, #36	@ 0x24
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr

08006e60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b095      	sub	sp, #84	@ 0x54
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	330c      	adds	r3, #12
 8006e6e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e72:	e853 3f00 	ldrex	r3, [r3]
 8006e76:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e7a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	330c      	adds	r3, #12
 8006e86:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e88:	643a      	str	r2, [r7, #64]	@ 0x40
 8006e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e8c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006e8e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e90:	e841 2300 	strex	r3, r2, [r1]
 8006e94:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1e5      	bne.n	8006e68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	3314      	adds	r3, #20
 8006ea2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ea4:	6a3b      	ldr	r3, [r7, #32]
 8006ea6:	e853 3f00 	ldrex	r3, [r3]
 8006eaa:	61fb      	str	r3, [r7, #28]
   return(result);
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	f023 0301 	bic.w	r3, r3, #1
 8006eb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	3314      	adds	r3, #20
 8006eba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ebc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ec2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ec4:	e841 2300 	strex	r3, r2, [r1]
 8006ec8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d1e5      	bne.n	8006e9c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d119      	bne.n	8006f0c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	330c      	adds	r3, #12
 8006ede:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	e853 3f00 	ldrex	r3, [r3]
 8006ee6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	f023 0310 	bic.w	r3, r3, #16
 8006eee:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	330c      	adds	r3, #12
 8006ef6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ef8:	61ba      	str	r2, [r7, #24]
 8006efa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006efc:	6979      	ldr	r1, [r7, #20]
 8006efe:	69ba      	ldr	r2, [r7, #24]
 8006f00:	e841 2300 	strex	r3, r2, [r1]
 8006f04:	613b      	str	r3, [r7, #16]
   return(result);
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d1e5      	bne.n	8006ed8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	2220      	movs	r2, #32
 8006f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006f1a:	bf00      	nop
 8006f1c:	3754      	adds	r7, #84	@ 0x54
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr

08006f26 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f26:	b580      	push	{r7, lr}
 8006f28:	b084      	sub	sp, #16
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2200      	movs	r2, #0
 8006f38:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f3a:	68f8      	ldr	r0, [r7, #12]
 8006f3c:	f7ff fd60 	bl	8006a00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f40:	bf00      	nop
 8006f42:	3710      	adds	r7, #16
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	2b21      	cmp	r3, #33	@ 0x21
 8006f5a:	d13e      	bne.n	8006fda <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f64:	d114      	bne.n	8006f90 <UART_Transmit_IT+0x48>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	691b      	ldr	r3, [r3, #16]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d110      	bne.n	8006f90 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6a1b      	ldr	r3, [r3, #32]
 8006f72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	881b      	ldrh	r3, [r3, #0]
 8006f78:	461a      	mov	r2, r3
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f82:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a1b      	ldr	r3, [r3, #32]
 8006f88:	1c9a      	adds	r2, r3, #2
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	621a      	str	r2, [r3, #32]
 8006f8e:	e008      	b.n	8006fa2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a1b      	ldr	r3, [r3, #32]
 8006f94:	1c59      	adds	r1, r3, #1
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	6211      	str	r1, [r2, #32]
 8006f9a:	781a      	ldrb	r2, [r3, #0]
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006fa6:	b29b      	uxth	r3, r3
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	4619      	mov	r1, r3
 8006fb0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d10f      	bne.n	8006fd6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	68da      	ldr	r2, [r3, #12]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006fc4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	68da      	ldr	r2, [r3, #12]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fd4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	e000      	b.n	8006fdc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006fda:	2302      	movs	r3, #2
  }
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3714      	adds	r7, #20
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr

08006fe8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	68da      	ldr	r2, [r3, #12]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ffe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2220      	movs	r2, #32
 8007004:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f7ff fcdb 	bl	80069c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800700e:	2300      	movs	r3, #0
}
 8007010:	4618      	mov	r0, r3
 8007012:	3708      	adds	r7, #8
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b08c      	sub	sp, #48	@ 0x30
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007020:	2300      	movs	r3, #0
 8007022:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007024:	2300      	movs	r3, #0
 8007026:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b22      	cmp	r3, #34	@ 0x22
 8007032:	f040 80aa 	bne.w	800718a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	689b      	ldr	r3, [r3, #8]
 800703a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800703e:	d115      	bne.n	800706c <UART_Receive_IT+0x54>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	691b      	ldr	r3, [r3, #16]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d111      	bne.n	800706c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800704c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	b29b      	uxth	r3, r3
 8007056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800705a:	b29a      	uxth	r2, r3
 800705c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800705e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007064:	1c9a      	adds	r2, r3, #2
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	629a      	str	r2, [r3, #40]	@ 0x28
 800706a:	e024      	b.n	80070b6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007070:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	689b      	ldr	r3, [r3, #8]
 8007076:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800707a:	d007      	beq.n	800708c <UART_Receive_IT+0x74>
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10a      	bne.n	800709a <UART_Receive_IT+0x82>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	691b      	ldr	r3, [r3, #16]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d106      	bne.n	800709a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	b2da      	uxtb	r2, r3
 8007094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007096:	701a      	strb	r2, [r3, #0]
 8007098:	e008      	b.n	80070ac <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070a6:	b2da      	uxtb	r2, r3
 80070a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070aa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070b0:	1c5a      	adds	r2, r3, #1
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	3b01      	subs	r3, #1
 80070be:	b29b      	uxth	r3, r3
 80070c0:	687a      	ldr	r2, [r7, #4]
 80070c2:	4619      	mov	r1, r3
 80070c4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d15d      	bne.n	8007186 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68da      	ldr	r2, [r3, #12]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f022 0220 	bic.w	r2, r2, #32
 80070d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68da      	ldr	r2, [r3, #12]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80070e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	695a      	ldr	r2, [r3, #20]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f022 0201 	bic.w	r2, r2, #1
 80070f8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2220      	movs	r2, #32
 80070fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2200      	movs	r2, #0
 8007106:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800710c:	2b01      	cmp	r3, #1
 800710e:	d135      	bne.n	800717c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	330c      	adds	r3, #12
 800711c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	e853 3f00 	ldrex	r3, [r3]
 8007124:	613b      	str	r3, [r7, #16]
   return(result);
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	f023 0310 	bic.w	r3, r3, #16
 800712c:	627b      	str	r3, [r7, #36]	@ 0x24
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	330c      	adds	r3, #12
 8007134:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007136:	623a      	str	r2, [r7, #32]
 8007138:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713a:	69f9      	ldr	r1, [r7, #28]
 800713c:	6a3a      	ldr	r2, [r7, #32]
 800713e:	e841 2300 	strex	r3, r2, [r1]
 8007142:	61bb      	str	r3, [r7, #24]
   return(result);
 8007144:	69bb      	ldr	r3, [r7, #24]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d1e5      	bne.n	8007116 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f003 0310 	and.w	r3, r3, #16
 8007154:	2b10      	cmp	r3, #16
 8007156:	d10a      	bne.n	800716e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007158:	2300      	movs	r3, #0
 800715a:	60fb      	str	r3, [r7, #12]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	60fb      	str	r3, [r7, #12]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	60fb      	str	r3, [r7, #12]
 800716c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007172:	4619      	mov	r1, r3
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f7f9 fde9 	bl	8000d4c <HAL_UARTEx_RxEventCallback>
 800717a:	e002      	b.n	8007182 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f7ff fc2b 	bl	80069d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007182:	2300      	movs	r3, #0
 8007184:	e002      	b.n	800718c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007186:	2300      	movs	r3, #0
 8007188:	e000      	b.n	800718c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800718a:	2302      	movs	r3, #2
  }
}
 800718c:	4618      	mov	r0, r3
 800718e:	3730      	adds	r7, #48	@ 0x30
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007194:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007198:	b0c0      	sub	sp, #256	@ 0x100
 800719a:	af00      	add	r7, sp, #0
 800719c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	691b      	ldr	r3, [r3, #16]
 80071a8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80071ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071b0:	68d9      	ldr	r1, [r3, #12]
 80071b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	ea40 0301 	orr.w	r3, r0, r1
 80071bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80071be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	431a      	orrs	r2, r3
 80071cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071d0:	695b      	ldr	r3, [r3, #20]
 80071d2:	431a      	orrs	r2, r3
 80071d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071d8:	69db      	ldr	r3, [r3, #28]
 80071da:	4313      	orrs	r3, r2
 80071dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80071e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80071ec:	f021 010c 	bic.w	r1, r1, #12
 80071f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80071fa:	430b      	orrs	r3, r1
 80071fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80071fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	695b      	ldr	r3, [r3, #20]
 8007206:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800720a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800720e:	6999      	ldr	r1, [r3, #24]
 8007210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	ea40 0301 	orr.w	r3, r0, r1
 800721a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800721c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	4b8f      	ldr	r3, [pc, #572]	@ (8007460 <UART_SetConfig+0x2cc>)
 8007224:	429a      	cmp	r2, r3
 8007226:	d005      	beq.n	8007234 <UART_SetConfig+0xa0>
 8007228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	4b8d      	ldr	r3, [pc, #564]	@ (8007464 <UART_SetConfig+0x2d0>)
 8007230:	429a      	cmp	r2, r3
 8007232:	d104      	bne.n	800723e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007234:	f7fe fba0 	bl	8005978 <HAL_RCC_GetPCLK2Freq>
 8007238:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800723c:	e003      	b.n	8007246 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800723e:	f7fe fb87 	bl	8005950 <HAL_RCC_GetPCLK1Freq>
 8007242:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800724a:	69db      	ldr	r3, [r3, #28]
 800724c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007250:	f040 810c 	bne.w	800746c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007254:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007258:	2200      	movs	r2, #0
 800725a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800725e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007262:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007266:	4622      	mov	r2, r4
 8007268:	462b      	mov	r3, r5
 800726a:	1891      	adds	r1, r2, r2
 800726c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800726e:	415b      	adcs	r3, r3
 8007270:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007272:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007276:	4621      	mov	r1, r4
 8007278:	eb12 0801 	adds.w	r8, r2, r1
 800727c:	4629      	mov	r1, r5
 800727e:	eb43 0901 	adc.w	r9, r3, r1
 8007282:	f04f 0200 	mov.w	r2, #0
 8007286:	f04f 0300 	mov.w	r3, #0
 800728a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800728e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007292:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007296:	4690      	mov	r8, r2
 8007298:	4699      	mov	r9, r3
 800729a:	4623      	mov	r3, r4
 800729c:	eb18 0303 	adds.w	r3, r8, r3
 80072a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80072a4:	462b      	mov	r3, r5
 80072a6:	eb49 0303 	adc.w	r3, r9, r3
 80072aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80072ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80072ba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80072be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80072c2:	460b      	mov	r3, r1
 80072c4:	18db      	adds	r3, r3, r3
 80072c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80072c8:	4613      	mov	r3, r2
 80072ca:	eb42 0303 	adc.w	r3, r2, r3
 80072ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80072d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80072d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80072d8:	f7f8 ff7e 	bl	80001d8 <__aeabi_uldivmod>
 80072dc:	4602      	mov	r2, r0
 80072de:	460b      	mov	r3, r1
 80072e0:	4b61      	ldr	r3, [pc, #388]	@ (8007468 <UART_SetConfig+0x2d4>)
 80072e2:	fba3 2302 	umull	r2, r3, r3, r2
 80072e6:	095b      	lsrs	r3, r3, #5
 80072e8:	011c      	lsls	r4, r3, #4
 80072ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072ee:	2200      	movs	r2, #0
 80072f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80072f4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80072f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80072fc:	4642      	mov	r2, r8
 80072fe:	464b      	mov	r3, r9
 8007300:	1891      	adds	r1, r2, r2
 8007302:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007304:	415b      	adcs	r3, r3
 8007306:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007308:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800730c:	4641      	mov	r1, r8
 800730e:	eb12 0a01 	adds.w	sl, r2, r1
 8007312:	4649      	mov	r1, r9
 8007314:	eb43 0b01 	adc.w	fp, r3, r1
 8007318:	f04f 0200 	mov.w	r2, #0
 800731c:	f04f 0300 	mov.w	r3, #0
 8007320:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007324:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007328:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800732c:	4692      	mov	sl, r2
 800732e:	469b      	mov	fp, r3
 8007330:	4643      	mov	r3, r8
 8007332:	eb1a 0303 	adds.w	r3, sl, r3
 8007336:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800733a:	464b      	mov	r3, r9
 800733c:	eb4b 0303 	adc.w	r3, fp, r3
 8007340:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007350:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007354:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007358:	460b      	mov	r3, r1
 800735a:	18db      	adds	r3, r3, r3
 800735c:	643b      	str	r3, [r7, #64]	@ 0x40
 800735e:	4613      	mov	r3, r2
 8007360:	eb42 0303 	adc.w	r3, r2, r3
 8007364:	647b      	str	r3, [r7, #68]	@ 0x44
 8007366:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800736a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800736e:	f7f8 ff33 	bl	80001d8 <__aeabi_uldivmod>
 8007372:	4602      	mov	r2, r0
 8007374:	460b      	mov	r3, r1
 8007376:	4611      	mov	r1, r2
 8007378:	4b3b      	ldr	r3, [pc, #236]	@ (8007468 <UART_SetConfig+0x2d4>)
 800737a:	fba3 2301 	umull	r2, r3, r3, r1
 800737e:	095b      	lsrs	r3, r3, #5
 8007380:	2264      	movs	r2, #100	@ 0x64
 8007382:	fb02 f303 	mul.w	r3, r2, r3
 8007386:	1acb      	subs	r3, r1, r3
 8007388:	00db      	lsls	r3, r3, #3
 800738a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800738e:	4b36      	ldr	r3, [pc, #216]	@ (8007468 <UART_SetConfig+0x2d4>)
 8007390:	fba3 2302 	umull	r2, r3, r3, r2
 8007394:	095b      	lsrs	r3, r3, #5
 8007396:	005b      	lsls	r3, r3, #1
 8007398:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800739c:	441c      	add	r4, r3
 800739e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073a2:	2200      	movs	r2, #0
 80073a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80073a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80073ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80073b0:	4642      	mov	r2, r8
 80073b2:	464b      	mov	r3, r9
 80073b4:	1891      	adds	r1, r2, r2
 80073b6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80073b8:	415b      	adcs	r3, r3
 80073ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80073bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80073c0:	4641      	mov	r1, r8
 80073c2:	1851      	adds	r1, r2, r1
 80073c4:	6339      	str	r1, [r7, #48]	@ 0x30
 80073c6:	4649      	mov	r1, r9
 80073c8:	414b      	adcs	r3, r1
 80073ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80073cc:	f04f 0200 	mov.w	r2, #0
 80073d0:	f04f 0300 	mov.w	r3, #0
 80073d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80073d8:	4659      	mov	r1, fp
 80073da:	00cb      	lsls	r3, r1, #3
 80073dc:	4651      	mov	r1, sl
 80073de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073e2:	4651      	mov	r1, sl
 80073e4:	00ca      	lsls	r2, r1, #3
 80073e6:	4610      	mov	r0, r2
 80073e8:	4619      	mov	r1, r3
 80073ea:	4603      	mov	r3, r0
 80073ec:	4642      	mov	r2, r8
 80073ee:	189b      	adds	r3, r3, r2
 80073f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80073f4:	464b      	mov	r3, r9
 80073f6:	460a      	mov	r2, r1
 80073f8:	eb42 0303 	adc.w	r3, r2, r3
 80073fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007404:	685b      	ldr	r3, [r3, #4]
 8007406:	2200      	movs	r2, #0
 8007408:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800740c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007410:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007414:	460b      	mov	r3, r1
 8007416:	18db      	adds	r3, r3, r3
 8007418:	62bb      	str	r3, [r7, #40]	@ 0x28
 800741a:	4613      	mov	r3, r2
 800741c:	eb42 0303 	adc.w	r3, r2, r3
 8007420:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007422:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007426:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800742a:	f7f8 fed5 	bl	80001d8 <__aeabi_uldivmod>
 800742e:	4602      	mov	r2, r0
 8007430:	460b      	mov	r3, r1
 8007432:	4b0d      	ldr	r3, [pc, #52]	@ (8007468 <UART_SetConfig+0x2d4>)
 8007434:	fba3 1302 	umull	r1, r3, r3, r2
 8007438:	095b      	lsrs	r3, r3, #5
 800743a:	2164      	movs	r1, #100	@ 0x64
 800743c:	fb01 f303 	mul.w	r3, r1, r3
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	00db      	lsls	r3, r3, #3
 8007444:	3332      	adds	r3, #50	@ 0x32
 8007446:	4a08      	ldr	r2, [pc, #32]	@ (8007468 <UART_SetConfig+0x2d4>)
 8007448:	fba2 2303 	umull	r2, r3, r2, r3
 800744c:	095b      	lsrs	r3, r3, #5
 800744e:	f003 0207 	and.w	r2, r3, #7
 8007452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4422      	add	r2, r4
 800745a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800745c:	e106      	b.n	800766c <UART_SetConfig+0x4d8>
 800745e:	bf00      	nop
 8007460:	40011000 	.word	0x40011000
 8007464:	40011400 	.word	0x40011400
 8007468:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800746c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007470:	2200      	movs	r2, #0
 8007472:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007476:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800747a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800747e:	4642      	mov	r2, r8
 8007480:	464b      	mov	r3, r9
 8007482:	1891      	adds	r1, r2, r2
 8007484:	6239      	str	r1, [r7, #32]
 8007486:	415b      	adcs	r3, r3
 8007488:	627b      	str	r3, [r7, #36]	@ 0x24
 800748a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800748e:	4641      	mov	r1, r8
 8007490:	1854      	adds	r4, r2, r1
 8007492:	4649      	mov	r1, r9
 8007494:	eb43 0501 	adc.w	r5, r3, r1
 8007498:	f04f 0200 	mov.w	r2, #0
 800749c:	f04f 0300 	mov.w	r3, #0
 80074a0:	00eb      	lsls	r3, r5, #3
 80074a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074a6:	00e2      	lsls	r2, r4, #3
 80074a8:	4614      	mov	r4, r2
 80074aa:	461d      	mov	r5, r3
 80074ac:	4643      	mov	r3, r8
 80074ae:	18e3      	adds	r3, r4, r3
 80074b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80074b4:	464b      	mov	r3, r9
 80074b6:	eb45 0303 	adc.w	r3, r5, r3
 80074ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80074be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80074ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80074ce:	f04f 0200 	mov.w	r2, #0
 80074d2:	f04f 0300 	mov.w	r3, #0
 80074d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80074da:	4629      	mov	r1, r5
 80074dc:	008b      	lsls	r3, r1, #2
 80074de:	4621      	mov	r1, r4
 80074e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074e4:	4621      	mov	r1, r4
 80074e6:	008a      	lsls	r2, r1, #2
 80074e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80074ec:	f7f8 fe74 	bl	80001d8 <__aeabi_uldivmod>
 80074f0:	4602      	mov	r2, r0
 80074f2:	460b      	mov	r3, r1
 80074f4:	4b60      	ldr	r3, [pc, #384]	@ (8007678 <UART_SetConfig+0x4e4>)
 80074f6:	fba3 2302 	umull	r2, r3, r3, r2
 80074fa:	095b      	lsrs	r3, r3, #5
 80074fc:	011c      	lsls	r4, r3, #4
 80074fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007502:	2200      	movs	r2, #0
 8007504:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007508:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800750c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007510:	4642      	mov	r2, r8
 8007512:	464b      	mov	r3, r9
 8007514:	1891      	adds	r1, r2, r2
 8007516:	61b9      	str	r1, [r7, #24]
 8007518:	415b      	adcs	r3, r3
 800751a:	61fb      	str	r3, [r7, #28]
 800751c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007520:	4641      	mov	r1, r8
 8007522:	1851      	adds	r1, r2, r1
 8007524:	6139      	str	r1, [r7, #16]
 8007526:	4649      	mov	r1, r9
 8007528:	414b      	adcs	r3, r1
 800752a:	617b      	str	r3, [r7, #20]
 800752c:	f04f 0200 	mov.w	r2, #0
 8007530:	f04f 0300 	mov.w	r3, #0
 8007534:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007538:	4659      	mov	r1, fp
 800753a:	00cb      	lsls	r3, r1, #3
 800753c:	4651      	mov	r1, sl
 800753e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007542:	4651      	mov	r1, sl
 8007544:	00ca      	lsls	r2, r1, #3
 8007546:	4610      	mov	r0, r2
 8007548:	4619      	mov	r1, r3
 800754a:	4603      	mov	r3, r0
 800754c:	4642      	mov	r2, r8
 800754e:	189b      	adds	r3, r3, r2
 8007550:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007554:	464b      	mov	r3, r9
 8007556:	460a      	mov	r2, r1
 8007558:	eb42 0303 	adc.w	r3, r2, r3
 800755c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007560:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	2200      	movs	r2, #0
 8007568:	67bb      	str	r3, [r7, #120]	@ 0x78
 800756a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800756c:	f04f 0200 	mov.w	r2, #0
 8007570:	f04f 0300 	mov.w	r3, #0
 8007574:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007578:	4649      	mov	r1, r9
 800757a:	008b      	lsls	r3, r1, #2
 800757c:	4641      	mov	r1, r8
 800757e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007582:	4641      	mov	r1, r8
 8007584:	008a      	lsls	r2, r1, #2
 8007586:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800758a:	f7f8 fe25 	bl	80001d8 <__aeabi_uldivmod>
 800758e:	4602      	mov	r2, r0
 8007590:	460b      	mov	r3, r1
 8007592:	4611      	mov	r1, r2
 8007594:	4b38      	ldr	r3, [pc, #224]	@ (8007678 <UART_SetConfig+0x4e4>)
 8007596:	fba3 2301 	umull	r2, r3, r3, r1
 800759a:	095b      	lsrs	r3, r3, #5
 800759c:	2264      	movs	r2, #100	@ 0x64
 800759e:	fb02 f303 	mul.w	r3, r2, r3
 80075a2:	1acb      	subs	r3, r1, r3
 80075a4:	011b      	lsls	r3, r3, #4
 80075a6:	3332      	adds	r3, #50	@ 0x32
 80075a8:	4a33      	ldr	r2, [pc, #204]	@ (8007678 <UART_SetConfig+0x4e4>)
 80075aa:	fba2 2303 	umull	r2, r3, r2, r3
 80075ae:	095b      	lsrs	r3, r3, #5
 80075b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80075b4:	441c      	add	r4, r3
 80075b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075ba:	2200      	movs	r2, #0
 80075bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80075be:	677a      	str	r2, [r7, #116]	@ 0x74
 80075c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80075c4:	4642      	mov	r2, r8
 80075c6:	464b      	mov	r3, r9
 80075c8:	1891      	adds	r1, r2, r2
 80075ca:	60b9      	str	r1, [r7, #8]
 80075cc:	415b      	adcs	r3, r3
 80075ce:	60fb      	str	r3, [r7, #12]
 80075d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80075d4:	4641      	mov	r1, r8
 80075d6:	1851      	adds	r1, r2, r1
 80075d8:	6039      	str	r1, [r7, #0]
 80075da:	4649      	mov	r1, r9
 80075dc:	414b      	adcs	r3, r1
 80075de:	607b      	str	r3, [r7, #4]
 80075e0:	f04f 0200 	mov.w	r2, #0
 80075e4:	f04f 0300 	mov.w	r3, #0
 80075e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80075ec:	4659      	mov	r1, fp
 80075ee:	00cb      	lsls	r3, r1, #3
 80075f0:	4651      	mov	r1, sl
 80075f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80075f6:	4651      	mov	r1, sl
 80075f8:	00ca      	lsls	r2, r1, #3
 80075fa:	4610      	mov	r0, r2
 80075fc:	4619      	mov	r1, r3
 80075fe:	4603      	mov	r3, r0
 8007600:	4642      	mov	r2, r8
 8007602:	189b      	adds	r3, r3, r2
 8007604:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007606:	464b      	mov	r3, r9
 8007608:	460a      	mov	r2, r1
 800760a:	eb42 0303 	adc.w	r3, r2, r3
 800760e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	663b      	str	r3, [r7, #96]	@ 0x60
 800761a:	667a      	str	r2, [r7, #100]	@ 0x64
 800761c:	f04f 0200 	mov.w	r2, #0
 8007620:	f04f 0300 	mov.w	r3, #0
 8007624:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007628:	4649      	mov	r1, r9
 800762a:	008b      	lsls	r3, r1, #2
 800762c:	4641      	mov	r1, r8
 800762e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007632:	4641      	mov	r1, r8
 8007634:	008a      	lsls	r2, r1, #2
 8007636:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800763a:	f7f8 fdcd 	bl	80001d8 <__aeabi_uldivmod>
 800763e:	4602      	mov	r2, r0
 8007640:	460b      	mov	r3, r1
 8007642:	4b0d      	ldr	r3, [pc, #52]	@ (8007678 <UART_SetConfig+0x4e4>)
 8007644:	fba3 1302 	umull	r1, r3, r3, r2
 8007648:	095b      	lsrs	r3, r3, #5
 800764a:	2164      	movs	r1, #100	@ 0x64
 800764c:	fb01 f303 	mul.w	r3, r1, r3
 8007650:	1ad3      	subs	r3, r2, r3
 8007652:	011b      	lsls	r3, r3, #4
 8007654:	3332      	adds	r3, #50	@ 0x32
 8007656:	4a08      	ldr	r2, [pc, #32]	@ (8007678 <UART_SetConfig+0x4e4>)
 8007658:	fba2 2303 	umull	r2, r3, r2, r3
 800765c:	095b      	lsrs	r3, r3, #5
 800765e:	f003 020f 	and.w	r2, r3, #15
 8007662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4422      	add	r2, r4
 800766a:	609a      	str	r2, [r3, #8]
}
 800766c:	bf00      	nop
 800766e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007672:	46bd      	mov	sp, r7
 8007674:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007678:	51eb851f 	.word	0x51eb851f

0800767c <memset>:
 800767c:	4402      	add	r2, r0
 800767e:	4603      	mov	r3, r0
 8007680:	4293      	cmp	r3, r2
 8007682:	d100      	bne.n	8007686 <memset+0xa>
 8007684:	4770      	bx	lr
 8007686:	f803 1b01 	strb.w	r1, [r3], #1
 800768a:	e7f9      	b.n	8007680 <memset+0x4>

0800768c <__libc_init_array>:
 800768c:	b570      	push	{r4, r5, r6, lr}
 800768e:	4d0d      	ldr	r5, [pc, #52]	@ (80076c4 <__libc_init_array+0x38>)
 8007690:	4c0d      	ldr	r4, [pc, #52]	@ (80076c8 <__libc_init_array+0x3c>)
 8007692:	1b64      	subs	r4, r4, r5
 8007694:	10a4      	asrs	r4, r4, #2
 8007696:	2600      	movs	r6, #0
 8007698:	42a6      	cmp	r6, r4
 800769a:	d109      	bne.n	80076b0 <__libc_init_array+0x24>
 800769c:	4d0b      	ldr	r5, [pc, #44]	@ (80076cc <__libc_init_array+0x40>)
 800769e:	4c0c      	ldr	r4, [pc, #48]	@ (80076d0 <__libc_init_array+0x44>)
 80076a0:	f000 f826 	bl	80076f0 <_init>
 80076a4:	1b64      	subs	r4, r4, r5
 80076a6:	10a4      	asrs	r4, r4, #2
 80076a8:	2600      	movs	r6, #0
 80076aa:	42a6      	cmp	r6, r4
 80076ac:	d105      	bne.n	80076ba <__libc_init_array+0x2e>
 80076ae:	bd70      	pop	{r4, r5, r6, pc}
 80076b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80076b4:	4798      	blx	r3
 80076b6:	3601      	adds	r6, #1
 80076b8:	e7ee      	b.n	8007698 <__libc_init_array+0xc>
 80076ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80076be:	4798      	blx	r3
 80076c0:	3601      	adds	r6, #1
 80076c2:	e7f2      	b.n	80076aa <__libc_init_array+0x1e>
 80076c4:	08007730 	.word	0x08007730
 80076c8:	08007730 	.word	0x08007730
 80076cc:	08007730 	.word	0x08007730
 80076d0:	08007734 	.word	0x08007734

080076d4 <memcpy>:
 80076d4:	440a      	add	r2, r1
 80076d6:	4291      	cmp	r1, r2
 80076d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80076dc:	d100      	bne.n	80076e0 <memcpy+0xc>
 80076de:	4770      	bx	lr
 80076e0:	b510      	push	{r4, lr}
 80076e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076ea:	4291      	cmp	r1, r2
 80076ec:	d1f9      	bne.n	80076e2 <memcpy+0xe>
 80076ee:	bd10      	pop	{r4, pc}

080076f0 <_init>:
 80076f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076f2:	bf00      	nop
 80076f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076f6:	bc08      	pop	{r3}
 80076f8:	469e      	mov	lr, r3
 80076fa:	4770      	bx	lr

080076fc <_fini>:
 80076fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076fe:	bf00      	nop
 8007700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007702:	bc08      	pop	{r3}
 8007704:	469e      	mov	lr, r3
 8007706:	4770      	bx	lr
