
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:22 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.590 ; gain = 8.980
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'game_CU_2' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (2#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_8' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_8' (3#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/pipeline_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (4#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'alu_16_6' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/alu_16_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_16_9' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/adder_16_9.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/adder_16_9.v:27]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/adder_16_9.v:30]
INFO: [Synth 8-6155] done synthesizing module 'adder_16_9' (5#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/adder_16_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_16_10' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/boolean_16_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_16_10' (6#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/boolean_16_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_16_11' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/shifter_16_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/shifter_16_11.v:18]
INFO: [Synth 8-6155] done synthesizing module 'shifter_16_11' (7#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/shifter_16_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_16_12' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/compare_16_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_16_12' (8#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/compare_16_12.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/alu_16_6.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_16_6' (9#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/alu_16_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'dice_7' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_7.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_13' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/edge_detector_13.v:12]
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_13' (10#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/edge_detector_13.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (11#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_15' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/pn_gen_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_15' (12#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/pn_gen_15.v:11]
WARNING: [Synth 8-3936] Found unconnected internal register 'M_numhold_q_reg' and it is trimmed from '5' to '3' bits. [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_7.v:103]
WARNING: [Synth 8-3936] Found unconnected internal register 'M_numhold_d_reg' and it is trimmed from '5' to '3' bits. [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_7.v:72]
INFO: [Synth 8-6155] done synthesizing module 'dice_7' (13#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_7.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:176]
WARNING: [Synth 8-6014] Unused sequential element M_temp_q_reg was removed.  [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:395]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_2' (14#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/game_CU_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'dice_seg_3' [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_seg_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'dice_seg_3' (15#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/dice_seg_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (16#1) [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 0
WARNING: [Synth 8-7129] Port alufn[5] in module compare_16_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module compare_16_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module compare_16_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[3] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module shifter_16_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module boolean_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module boolean_16_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[5] in module adder_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[4] in module adder_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[2] in module adder_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port alufn[1] in module adder_16_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1243.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cassi/Downloads/Apps/library/components/au.xdc]
Finished Parsing XDC File [C:/Users/cassi/Downloads/Apps/library/components/au.xdc]
Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1243.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_q_reg' in module 'game_CU_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IDLE_game |                  000000000000001 |                             0000
            P1_TURN_game |                  000000000000010 |                             0001
        UPDATEP1ACC_game |                  000000000000100 |                             0101
            CHKP150_game |                  000000000001000 |                             0110
              P1WIN_game |                  000000000010000 |                             0111
            P2_TURN_game |                  000000000100000 |                             1000
            P2_ROLL_game |                  000000001000000 |                             1001
       RESET_P2CURR_game |                  000000010000000 |                             1011
       UPDATEP2CURR_game |                  000000100000000 |                             1010
            P1_ROLL_game |                  000001000000000 |                             0010
       RESET_P1CURR_game |                  000010000000000 |                             0100
       UPDATEP1CURR_game |                  000100000000000 |                             0011
        UPDATEP2ACC_game |                  001000000000000 |                             1100
            CHKP250_game |                  010000000000000 |                             1101
              P2WIN_game |                  100000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_q_reg' using encoding 'one-hot' in module 'game_CU_2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'game/diceroll/edge_rng' (edge_detector_13) to 'game/diceroll/edge_seed'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 3     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 11    
	   3 Input   15 Bit        Muxes := 1     
	  15 Input    8 Bit        Muxes := 6     
	   8 Input    7 Bit        Muxes := 1     
	  15 Input    6 Bit        Muxes := 1     
	  15 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[3] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[2] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[1] driven by constant 1
WARNING: [Synth 8-3917] design au_top_0 has port io_sel[0] driven by constant 0
WARNING: [Synth 8-7129] Port rst_n in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[23] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[22] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[21] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[20] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[19] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[18] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[17] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[16] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[15] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[14] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[13] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[12] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[11] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[10] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[9] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[8] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[7] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[6] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[5] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[4] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[3] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[2] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[1] in module au_top_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dip[0] in module au_top_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1243.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1254.836 ; gain = 11.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1259.426 ; gain = 15.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    41|
|3     |LUT1   |    17|
|4     |LUT2   |    37|
|5     |LUT3   |    18|
|6     |LUT4   |    75|
|7     |LUT5   |    33|
|8     |LUT6   |    68|
|9     |FDRE   |   276|
|10    |FDSE   |    53|
|11    |IBUF   |     7|
|12    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1265.211 ; gain = 21.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 1265.211 ; gain = 21.621
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1265.211 ; gain = 21.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1277.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1284.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ff79d049
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:46 . Memory (MB): peak = 1284.895 ; gain = 41.305
INFO: [Common 17-1381] The checkpoint 'C:/Users/cassi/Workspace/repostorage/toying_with_fpga/Game2/work/vivado/Game2/Game2.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 15 13:29:32 2022...
