

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Wed Oct 12 21:00:25 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        hls_matrixmul_prj
    * Solution:       solution5 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |           Modules          | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |           & Loops          | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrixmul                 |     -|  4.48|       37|  370.000|         -|       38|     -|        no|     -|  2 (~0%)|  116 (~0%)|  252 (~0%)|    -|
    | o Row                      |     -|  7.30|       36|  360.000|        12|        -|     3|        no|     -|        -|          -|          -|    -|
    |  + matrixmul_Pipeline_Col  |     -|  4.48|        9|   90.000|         -|        9|     -|        no|     -|  2 (~0%)|   85 (~0%)|  135 (~0%)|    -|
    |   o Col                    |     -|  7.30|        7|   70.000|         6|        1|     3|       yes|     -|        -|          -|          -|    -|
    +----------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| a_0       | 8          |
| a_1       | 8          |
| a_2       | 8          |
| b_0       | 8          |
| b_1       | 8          |
| b_2       | 8          |
| res       | 16         |
+-----------+------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| a        | a_0          | interface |
| a        | a_1          | interface |
| a        | a_2          | interface |
| b        | b_0          | interface |
| b        | b_1          | interface |
| b        | b_2          | interface |
| res      | res          | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+------------------------------------+-----+--------+------------+-----+--------+---------+
| + matrixmul                        | 2   |        |            |     |        |         |
|   add_ln54_fu_103_p2               | -   |        | add_ln54   | add | fabric | 0       |
|  + matrixmul_Pipeline_Col          | 2   |        |            |     |        |         |
|    add_ln56_fu_121_p2              | -   |        | add_ln56   | add | fabric | 0       |
|    mul_8s_8s_16_1_1_U1             | -   |        | mul_ln60   | mul | auto   | 0       |
|    mac_muladd_8s_8s_16ns_16_4_1_U3 | 1   |        | mul_ln60_1 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U2  | 1   |        | mul_ln60_2 | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_16s_16_4_1_U2  | 1   |        | add_ln60   | add | dsp48  | 3       |
|    mac_muladd_8s_8s_16ns_16_4_1_U3 | 1   |        | add_ln60_1 | add | dsp48  | 3       |
+------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------+-----------------------------------------------------------------+
| Type            | Options                   | Location                                                        |
+-----------------+---------------------------+-----------------------------------------------------------------+
| array_partition | variable=a complete dim=2 | hls_matrixmul_prj/solution5/directives.tcl:10 in matrixmul, a   |
| array_partition | variable=b complete dim=1 | hls_matrixmul_prj/solution5/directives.tcl:11 in matrixmul, b   |
| interface       | ap_fifo port=a            | hls_matrixmul_prj/solution5/directives.tcl:7 in matrixmul, a    |
| interface       | ap_fifo port=b            | hls_matrixmul_prj/solution5/directives.tcl:8 in matrixmul, b    |
| interface       | ap_fifo port=res          | hls_matrixmul_prj/solution5/directives.tcl:12 in matrixmul, res |
| pipeline        |                           | hls_matrixmul_prj/solution5/directives.tcl:9 in matrixmul       |
+-----------------+---------------------------+-----------------------------------------------------------------+


